-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Nov  9 23:14:35 2024
-- Host        : fengwuyu running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ finn_design_MVAU_hls_0_0_sim_netlist.vhdl
-- Design      : finn_design_MVAU_hls_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \i_fu_474_reg[14]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \sf_fu_470_reg[0]\ : in STD_LOGIC;
    \sf_fu_470_reg[0]_0\ : in STD_LOGIC;
    \sf_fu_470_reg[0]_1\ : in STD_LOGIC;
    \sf_fu_470_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter7_reg : in STD_LOGIC;
    \i_fu_474_reg[0]\ : in STD_LOGIC;
    \i_fu_474_reg[0]_0\ : in STD_LOGIC;
    \i_fu_474_reg[0]_1\ : in STD_LOGIC;
    \i_fu_474_reg[12]\ : in STD_LOGIC;
    \i_fu_474_reg[12]_0\ : in STD_LOGIC;
    \i_fu_474_reg[4]\ : in STD_LOGIC;
    \i_fu_474_reg[8]\ : in STD_LOGIC;
    \i_fu_474_reg[4]_0\ : in STD_LOGIC;
    \i_fu_474_reg[16]\ : in STD_LOGIC;
    \i_fu_474_reg[8]_0\ : in STD_LOGIC;
    \i_fu_474_reg[12]_1\ : in STD_LOGIC;
    \i_fu_474_reg[8]_1\ : in STD_LOGIC;
    \i_fu_474_reg[12]_2\ : in STD_LOGIC;
    \i_fu_474_reg[16]_0\ : in STD_LOGIC;
    \i_fu_474_reg[18]\ : in STD_LOGIC;
    \i_fu_474_reg[18]_0\ : in STD_LOGIC;
    \i_fu_474_reg[8]_2\ : in STD_LOGIC;
    \i_fu_474_reg[0]_2\ : in STD_LOGIC;
    \i_fu_474_reg[16]_1\ : in STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__1\ : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    icmp_ln249_reg_3675 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_flow_control_loop_pipe_sequential_init is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_ready_int1 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \i_fu_474[18]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_474[18]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_474[18]_i_6_n_3\ : STD_LOGIC;
  signal \i_fu_474[18]_i_7_n_3\ : STD_LOGIC;
  signal \i_fu_474[18]_i_8_n_3\ : STD_LOGIC;
  signal icmp_ln249_fu_542_p2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_fu_474[18]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_fu_474[18]_i_4\ : label is "soft_lutpair1";
begin
  E(0) <= \^e\(0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__1\,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]_0\
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__1\,
      O => \ap_CS_fsm_reg[2]_1\
    );
\B_V_data_1_sel_rd_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__1\,
      O => \ap_CS_fsm_reg[2]_2\
    );
\B_V_data_1_sel_rd_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__1\,
      O => \ap_CS_fsm_reg[2]_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8808"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_3\,
      I1 => Q(2),
      I2 => ap_done_cache,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFFFFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I3 => icmp_ln290_reg_4804,
      I4 => ap_CS_iter7_fsm_state8,
      I5 => ap_loop_exit_ready_pp0_iter7_reg,
      O => \ap_CS_fsm[2]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => Q(2),
      I3 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(2),
      I4 => \ap_CS_fsm[2]_i_2_n_3\,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_ready_int1,
      I1 => p_reg_reg,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => icmp_ln249_fu_542_p2,
      I1 => weights_V_TVALID_int_regslice,
      I2 => in0_V_TVALID_int_regslice,
      I3 => p_reg_reg,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_ready_int1
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => \ap_CS_fsm[2]_i_2_n_3\,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08080808"
    )
        port map (
      I0 => icmp_ln249_fu_542_p2,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => p_reg_reg,
      I3 => weights_V_TVALID_int_regslice,
      I4 => in0_V_TVALID_int_regslice,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_3\,
      I1 => ap_loop_init_int,
      I2 => ap_ready_int1,
      I3 => ap_rst_n,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => icmp_ln249_fu_542_p2,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => p_reg_reg,
      I3 => Q(1),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0
    );
\i_2_fu_548_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[8]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(8)
    );
\i_2_fu_548_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[8]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(7)
    );
\i_2_fu_548_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[8]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(6)
    );
\i_2_fu_548_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(5)
    );
\i_2_fu_548_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[12]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(12)
    );
\i_2_fu_548_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[12]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(11)
    );
\i_2_fu_548_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[12]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(10)
    );
\i_2_fu_548_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[12]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(9)
    );
\i_2_fu_548_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[16]_1\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(16)
    );
\i_2_fu_548_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[16]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(15)
    );
\i_2_fu_548_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[0]\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(14)
    );
\i_2_fu_548_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[16]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(13)
    );
\i_2_fu_548_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[18]_0\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(18)
    );
\i_2_fu_548_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[18]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(17)
    );
i_2_fu_548_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[0]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(0)
    );
i_2_fu_548_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(4)
    );
i_2_fu_548_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[0]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(3)
    );
i_2_fu_548_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[0]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(2)
    );
i_2_fu_548_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_474_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_i_1(1)
    );
\i_fu_474[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => icmp_ln249_fu_542_p2,
      I1 => ap_loop_init_int,
      I2 => \i_fu_474_reg[0]_2\,
      O => ap_loop_init_int_reg_1
    );
\i_fu_474[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln249_fu_542_p2,
      I1 => \^e\(0),
      O => \i_fu_474_reg[14]\
    );
\i_fu_474[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => weights_V_TVALID_int_regslice,
      I1 => in0_V_TVALID_int_regslice,
      I2 => p_reg_reg,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => icmp_ln249_fu_542_p2,
      O => \^e\(0)
    );
\i_fu_474[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \i_fu_474_reg[0]\,
      I1 => \i_fu_474[18]_i_4_n_3\,
      I2 => \i_fu_474_reg[0]_0\,
      I3 => \i_fu_474_reg[0]_1\,
      I4 => \i_fu_474[18]_i_5_n_3\,
      I5 => \i_fu_474[18]_i_6_n_3\,
      O => icmp_ln249_fu_542_p2
    );
\i_fu_474[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_474[18]_i_4_n_3\
    );
\i_fu_474[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \i_fu_474[18]_i_7_n_3\,
      I1 => \i_fu_474_reg[12]\,
      I2 => \i_fu_474_reg[12]_0\,
      I3 => \i_fu_474_reg[4]\,
      I4 => \i_fu_474_reg[8]\,
      I5 => \i_fu_474[18]_i_8_n_3\,
      O => \i_fu_474[18]_i_5_n_3\
    );
\i_fu_474[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBFBFFFFFFFF"
    )
        port map (
      I0 => \i_fu_474_reg[8]_2\,
      I1 => \i_fu_474_reg[18]_0\,
      I2 => \i_fu_474_reg[0]_2\,
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \i_fu_474_reg[16]_1\,
      O => \i_fu_474[18]_i_6_n_3\
    );
\i_fu_474[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_fu_474_reg[12]_2\,
      I1 => \i_fu_474_reg[16]_0\,
      I2 => \i_fu_474_reg[8]_1\,
      I3 => \i_fu_474_reg[18]\,
      O => \i_fu_474[18]_i_7_n_3\
    );
\i_fu_474[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF70"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_474_reg[4]_0\,
      I3 => \i_fu_474_reg[16]\,
      I4 => \i_fu_474_reg[8]_0\,
      I5 => \i_fu_474_reg[12]_1\,
      O => \i_fu_474[18]_i_8_n_3\
    );
\icmp_ln249_reg_3675[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00AA0000"
    )
        port map (
      I0 => icmp_ln249_fu_542_p2,
      I1 => weights_V_TVALID_int_regslice,
      I2 => in0_V_TVALID_int_regslice,
      I3 => p_reg_reg,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => icmp_ln249_reg_3675,
      O => \B_V_data_1_state_reg[0]\
    );
\sf_fu_470[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F8888888888"
    )
        port map (
      I0 => ap_ready_int1,
      I1 => ap_loop_init_int,
      I2 => \sf_fu_470_reg[0]\,
      I3 => \sf_fu_470_reg[0]_0\,
      I4 => \sf_fu_470_reg[0]_1\,
      I5 => \sf_fu_470_reg[0]_2\(0),
      O => ap_loop_init_int_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter3_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  signal \^ap_cs_iter3_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_iter7_fsm_reg[1]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter3_fsm_reg[1]\ <= \^ap_cs_iter3_fsm_reg[1]\;
  \ap_CS_iter7_fsm_reg[1]\ <= \^ap_cs_iter7_fsm_reg[1]\;
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => ap_CS_iter7_fsm_state8,
      I1 => icmp_ln290_reg_4804,
      I2 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(0),
      O => \^ap_cs_iter7_fsm_reg[1]\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => \^ap_cs_iter3_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => \^ap_cs_iter3_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter3_fsm_reg[1]\,
      CEP => \^ap_cs_iter3_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFAFAE"
    )
        port map (
      I0 => ap_NS_iter2_fsm111_out,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => \^ap_cs_iter7_fsm_reg[1]\,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^ap_cs_iter3_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => p_reg_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => p_reg_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter3_fsm_reg[1]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111 is
  signal \^ap_cs_iter3_fsm_reg[1]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter3_fsm_reg[1]\ <= \^ap_cs_iter3_fsm_reg[1]\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => \^ap_cs_iter3_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => \^ap_cs_iter3_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter3_fsm_reg[1]\,
      CEP => \^ap_cs_iter3_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFAFAE"
    )
        port map (
      I0 => ap_NS_iter2_fsm111_out,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => p_reg_reg_1,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^ap_cs_iter3_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => p_reg_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA_int_regslice(7),
      B(16) => weights_V_TDATA_int_regslice(7),
      B(15) => weights_V_TDATA_int_regslice(7),
      B(14) => weights_V_TDATA_int_regslice(7),
      B(13) => weights_V_TDATA_int_regslice(7),
      B(12) => weights_V_TDATA_int_regslice(7),
      B(11) => weights_V_TDATA_int_regslice(7),
      B(10) => weights_V_TDATA_int_regslice(7),
      B(9) => weights_V_TDATA_int_regslice(7),
      B(8) => weights_V_TDATA_int_regslice(7),
      B(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3188_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3188_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3188_ce,
      CEP => grp_fu_3188_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_NS_iter2_fsm111_out : out STD_LOGIC;
    \ap_CS_iter5_fsm_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    \add_ln840_70_reg_4711_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75 is
  signal \^ap_cs_iter5_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_ns_iter2_fsm111_out\ : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter5_fsm_reg[1]\ <= \^ap_cs_iter5_fsm_reg[1]\;
  ap_NS_iter2_fsm111_out <= \^ap_ns_iter2_fsm111_out\;
\add_ln840_70_reg_4711[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_70_reg_4711_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
\icmp_ln249_reg_3675_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => p_reg_reg_3(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I4 => icmp_ln290_reg_4804,
      I5 => ap_CS_iter7_fsm_state8,
      O => \^ap_ns_iter2_fsm111_out\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_ns_iter2_fsm111_out\,
      CEA2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_ns_iter2_fsm111_out\,
      CEB2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter5_fsm_reg[1]\,
      CEP => \^ap_cs_iter5_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_iter5_fsm_state6,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => p_reg_reg_2,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^ap_cs_iter5_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_61_reg_4701_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_61_reg_4701[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_61_reg_4701_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_52_reg_4691_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_52_reg_4691[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_52_reg_4691_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_43_reg_4681_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_43_reg_4681[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_43_reg_4681_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_34_reg_4671_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_34_reg_4671[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_34_reg_4671_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_4661_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_25_reg_4661[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_25_reg_4661_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_4651_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_16_reg_4651[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_16_reg_4651_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_4641_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_7_reg_4641[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_7_reg_4641_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => grp_fu_3396_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => grp_fu_3396_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3396_ce,
      CEP => grp_fu_3396_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2 is
  port (
    \ap_CS_iter4_fsm_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_23_reg_4793_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_23_reg_4793_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    \accu_V_23_reg_4793_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_23_reg_4793_reg[3]_0\ : in STD_LOGIC;
    \accu_V_23_reg_4793_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_23_reg_4793_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_23_reg_4793_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_23_reg_4793_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_iter4_fsm_reg[1]\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_23_reg_4793_reg[10]\(3 downto 0) <= \^accu_v_23_reg_4793_reg[10]\(3 downto 0);
  \accu_V_23_reg_4793_reg[2]\(2 downto 0) <= \^accu_v_23_reg_4793_reg[2]\(2 downto 0);
  \accu_V_23_reg_4793_reg[6]\(3 downto 0) <= \^accu_v_23_reg_4793_reg[6]\(3 downto 0);
  \ap_CS_iter4_fsm_reg[1]\ <= \^ap_cs_iter4_fsm_reg[1]\;
\accu_V_23_fu_2211_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(6),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_23_reg_4793_reg[14]\(6),
      O => \^accu_v_23_reg_4793_reg[6]\(3)
    );
\accu_V_23_fu_2211_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(5),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_23_reg_4793_reg[14]\(5),
      O => \^accu_v_23_reg_4793_reg[6]\(2)
    );
\accu_V_23_fu_2211_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(4),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_23_reg_4793_reg[14]\(4),
      O => \^accu_v_23_reg_4793_reg[6]\(1)
    );
\accu_V_23_fu_2211_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(3),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_23_reg_4793_reg[14]\(3),
      O => \^accu_v_23_reg_4793_reg[6]\(0)
    );
\accu_V_23_fu_2211_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[6]\(3),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_23_reg_4793_reg[14]\(7),
      O => \accu_V_23_reg_4793_reg[7]\(3)
    );
\accu_V_23_fu_2211_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[6]\(2),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_23_reg_4793_reg[14]\(6),
      O => \accu_V_23_reg_4793_reg[7]\(2)
    );
\accu_V_23_fu_2211_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[6]\(1),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_23_reg_4793_reg[14]\(5),
      O => \accu_V_23_reg_4793_reg[7]\(1)
    );
\accu_V_23_fu_2211_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[6]\(0),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_23_reg_4793_reg[14]\(4),
      O => \accu_V_23_reg_4793_reg[7]\(0)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(10),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_23_reg_4793_reg[14]\(10),
      O => \^accu_v_23_reg_4793_reg[10]\(3)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(9),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_23_reg_4793_reg[14]\(9),
      O => \^accu_v_23_reg_4793_reg[10]\(2)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(8),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_23_reg_4793_reg[14]\(8),
      O => \^accu_v_23_reg_4793_reg[10]\(1)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(7),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_23_reg_4793_reg[14]\(7),
      O => \^accu_v_23_reg_4793_reg[10]\(0)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[10]\(3),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_23_reg_4793_reg[14]\(11),
      O => \accu_V_23_reg_4793_reg[11]\(3)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[10]\(2),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_23_reg_4793_reg[14]\(10),
      O => \accu_V_23_reg_4793_reg[11]\(2)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[10]\(1),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_23_reg_4793_reg[14]\(9),
      O => \accu_V_23_reg_4793_reg[11]\(1)
    );
\accu_V_23_fu_2211_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[10]\(0),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_23_reg_4793_reg[14]\(8),
      O => \accu_V_23_reg_4793_reg[11]\(0)
    );
\accu_V_23_fu_2211_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]\(13),
      I1 => \accu_V_23_reg_4793_reg[14]_0\(13),
      I2 => \accu_V_23_reg_4793_reg[3]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_23_fu_2211_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(11),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_23_reg_4793_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_23_fu_2211_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_23_reg_4793_reg[3]_0\,
      I3 => \accu_V_23_reg_4793_reg[14]_0\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_23_reg_4793_reg[14]_0\(13),
      O => S(2)
    );
\accu_V_23_fu_2211_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_23_reg_4793_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_23_reg_4793_reg[3]_0\,
      I4 => \accu_V_23_reg_4793_reg[14]_0\(12),
      O => S(1)
    );
\accu_V_23_fu_2211_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_23_reg_4793_reg[14]\(12),
      O => S(0)
    );
\accu_V_23_fu_2211_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(2),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_23_reg_4793_reg[14]\(2),
      O => \^accu_v_23_reg_4793_reg[2]\(2)
    );
\accu_V_23_fu_2211_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]_0\(1),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_23_reg_4793_reg[14]\(1),
      O => \^accu_v_23_reg_4793_reg[2]\(1)
    );
\accu_V_23_fu_2211_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(0),
      I3 => \accu_V_23_reg_4793_reg[14]\(0),
      O => \^accu_v_23_reg_4793_reg[2]\(0)
    );
\accu_V_23_fu_2211_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[2]\(2),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_23_reg_4793_reg[14]\(3),
      O => \accu_V_23_reg_4793_reg[3]\(3)
    );
\accu_V_23_fu_2211_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[2]\(1),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_23_reg_4793_reg[14]\(2),
      O => \accu_V_23_reg_4793_reg[3]\(2)
    );
\accu_V_23_fu_2211_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_23_reg_4793_reg[2]\(0),
      I1 => \accu_V_23_reg_4793_reg[3]_0\,
      I2 => \accu_V_23_reg_4793_reg[14]_0\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_23_reg_4793_reg[14]\(1),
      O => \accu_V_23_reg_4793_reg[3]\(1)
    );
\accu_V_23_fu_2211_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_23_reg_4793_reg[14]\(0),
      I1 => \accu_V_23_reg_4793_reg[14]_0\(0),
      I2 => \accu_V_23_reg_4793_reg[3]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_23_reg_4793_reg[3]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm110_out,
      CEA2 => \^ap_cs_iter4_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm110_out,
      CEB2 => \^ap_cs_iter4_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter4_fsm_reg[1]\,
      CEP => \^ap_cs_iter4_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => p_reg_reg_1,
      I3 => ap_CS_iter6_fsm_state7,
      I4 => ap_CS_iter5_fsm_state6,
      O => \^ap_cs_iter4_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_68 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_22_reg_4782_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_22_reg_4782_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_22_reg_4782_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_22_reg_4782_reg[3]_0\ : in STD_LOGIC;
    \accu_V_22_reg_4782_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_68 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_68 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_22_reg_4782_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_22_reg_4782_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_22_reg_4782_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_22_reg_4782_reg[10]\(3 downto 0) <= \^accu_v_22_reg_4782_reg[10]\(3 downto 0);
  \accu_V_22_reg_4782_reg[2]\(2 downto 0) <= \^accu_v_22_reg_4782_reg[2]\(2 downto 0);
  \accu_V_22_reg_4782_reg[6]\(3 downto 0) <= \^accu_v_22_reg_4782_reg[6]\(3 downto 0);
\accu_V_22_fu_2197_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(6),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_22_reg_4782_reg[14]\(6),
      O => \^accu_v_22_reg_4782_reg[6]\(3)
    );
\accu_V_22_fu_2197_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(5),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_22_reg_4782_reg[14]\(5),
      O => \^accu_v_22_reg_4782_reg[6]\(2)
    );
\accu_V_22_fu_2197_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(4),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_22_reg_4782_reg[14]\(4),
      O => \^accu_v_22_reg_4782_reg[6]\(1)
    );
\accu_V_22_fu_2197_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(3),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_22_reg_4782_reg[14]\(3),
      O => \^accu_v_22_reg_4782_reg[6]\(0)
    );
\accu_V_22_fu_2197_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[6]\(3),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_22_reg_4782_reg[14]\(7),
      O => \accu_V_22_reg_4782_reg[7]\(3)
    );
\accu_V_22_fu_2197_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[6]\(2),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_22_reg_4782_reg[14]\(6),
      O => \accu_V_22_reg_4782_reg[7]\(2)
    );
\accu_V_22_fu_2197_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[6]\(1),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_22_reg_4782_reg[14]\(5),
      O => \accu_V_22_reg_4782_reg[7]\(1)
    );
\accu_V_22_fu_2197_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[6]\(0),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_22_reg_4782_reg[14]\(4),
      O => \accu_V_22_reg_4782_reg[7]\(0)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(10),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_22_reg_4782_reg[14]\(10),
      O => \^accu_v_22_reg_4782_reg[10]\(3)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(9),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_22_reg_4782_reg[14]\(9),
      O => \^accu_v_22_reg_4782_reg[10]\(2)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(8),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_22_reg_4782_reg[14]\(8),
      O => \^accu_v_22_reg_4782_reg[10]\(1)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(7),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_22_reg_4782_reg[14]\(7),
      O => \^accu_v_22_reg_4782_reg[10]\(0)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[10]\(3),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_22_reg_4782_reg[14]\(11),
      O => \accu_V_22_reg_4782_reg[11]\(3)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[10]\(2),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_22_reg_4782_reg[14]\(10),
      O => \accu_V_22_reg_4782_reg[11]\(2)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[10]\(1),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_22_reg_4782_reg[14]\(9),
      O => \accu_V_22_reg_4782_reg[11]\(1)
    );
\accu_V_22_fu_2197_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[10]\(0),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_22_reg_4782_reg[14]\(8),
      O => \accu_V_22_reg_4782_reg[11]\(0)
    );
\accu_V_22_fu_2197_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]\(13),
      I1 => \accu_V_22_reg_4782_reg[14]_0\(13),
      I2 => \accu_V_22_reg_4782_reg[3]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_22_fu_2197_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(11),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_22_reg_4782_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_22_fu_2197_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_22_reg_4782_reg[3]_0\,
      I3 => \accu_V_22_reg_4782_reg[14]_0\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_22_reg_4782_reg[14]_0\(13),
      O => S(2)
    );
\accu_V_22_fu_2197_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_22_reg_4782_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_22_reg_4782_reg[3]_0\,
      I4 => \accu_V_22_reg_4782_reg[14]_0\(12),
      O => S(1)
    );
\accu_V_22_fu_2197_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_22_reg_4782_reg[14]\(12),
      O => S(0)
    );
\accu_V_22_fu_2197_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(2),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_22_reg_4782_reg[14]\(2),
      O => \^accu_v_22_reg_4782_reg[2]\(2)
    );
\accu_V_22_fu_2197_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]_0\(1),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_22_reg_4782_reg[14]\(1),
      O => \^accu_v_22_reg_4782_reg[2]\(1)
    );
\accu_V_22_fu_2197_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(0),
      I3 => \accu_V_22_reg_4782_reg[14]\(0),
      O => \^accu_v_22_reg_4782_reg[2]\(0)
    );
\accu_V_22_fu_2197_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[2]\(2),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_22_reg_4782_reg[14]\(3),
      O => \accu_V_22_reg_4782_reg[3]\(3)
    );
\accu_V_22_fu_2197_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[2]\(1),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_22_reg_4782_reg[14]\(2),
      O => \accu_V_22_reg_4782_reg[3]\(2)
    );
\accu_V_22_fu_2197_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_22_reg_4782_reg[2]\(0),
      I1 => \accu_V_22_reg_4782_reg[3]_0\,
      I2 => \accu_V_22_reg_4782_reg[14]_0\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_22_reg_4782_reg[14]\(1),
      O => \accu_V_22_reg_4782_reg[3]\(1)
    );
\accu_V_22_fu_2197_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_22_reg_4782_reg[14]\(0),
      I1 => \accu_V_22_reg_4782_reg[14]_0\(0),
      I2 => \accu_V_22_reg_4782_reg[3]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_22_reg_4782_reg[3]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm110_out,
      CEA2 => grp_fu_3540_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm110_out,
      CEB2 => grp_fu_3540_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3540_ce,
      CEP => grp_fu_3540_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_69 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_21_reg_4771_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_21_reg_4771_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_21_reg_4771_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_21_reg_4771_reg[3]_0\ : in STD_LOGIC;
    \accu_V_21_reg_4771_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_69 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_69 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_21_reg_4771_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_21_reg_4771_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_21_reg_4771_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_21_reg_4771_reg[10]\(3 downto 0) <= \^accu_v_21_reg_4771_reg[10]\(3 downto 0);
  \accu_V_21_reg_4771_reg[2]\(2 downto 0) <= \^accu_v_21_reg_4771_reg[2]\(2 downto 0);
  \accu_V_21_reg_4771_reg[6]\(3 downto 0) <= \^accu_v_21_reg_4771_reg[6]\(3 downto 0);
\accu_V_21_fu_2183_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(6),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_21_reg_4771_reg[14]\(6),
      O => \^accu_v_21_reg_4771_reg[6]\(3)
    );
\accu_V_21_fu_2183_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(5),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_21_reg_4771_reg[14]\(5),
      O => \^accu_v_21_reg_4771_reg[6]\(2)
    );
\accu_V_21_fu_2183_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(4),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_21_reg_4771_reg[14]\(4),
      O => \^accu_v_21_reg_4771_reg[6]\(1)
    );
\accu_V_21_fu_2183_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(3),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_21_reg_4771_reg[14]\(3),
      O => \^accu_v_21_reg_4771_reg[6]\(0)
    );
\accu_V_21_fu_2183_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[6]\(3),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_21_reg_4771_reg[14]\(7),
      O => \accu_V_21_reg_4771_reg[7]\(3)
    );
\accu_V_21_fu_2183_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[6]\(2),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_21_reg_4771_reg[14]\(6),
      O => \accu_V_21_reg_4771_reg[7]\(2)
    );
\accu_V_21_fu_2183_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[6]\(1),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_21_reg_4771_reg[14]\(5),
      O => \accu_V_21_reg_4771_reg[7]\(1)
    );
\accu_V_21_fu_2183_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[6]\(0),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_21_reg_4771_reg[14]\(4),
      O => \accu_V_21_reg_4771_reg[7]\(0)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(10),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_21_reg_4771_reg[14]\(10),
      O => \^accu_v_21_reg_4771_reg[10]\(3)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(9),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_21_reg_4771_reg[14]\(9),
      O => \^accu_v_21_reg_4771_reg[10]\(2)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(8),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_21_reg_4771_reg[14]\(8),
      O => \^accu_v_21_reg_4771_reg[10]\(1)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(7),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_21_reg_4771_reg[14]\(7),
      O => \^accu_v_21_reg_4771_reg[10]\(0)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[10]\(3),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_21_reg_4771_reg[14]\(11),
      O => \accu_V_21_reg_4771_reg[11]\(3)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[10]\(2),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_21_reg_4771_reg[14]\(10),
      O => \accu_V_21_reg_4771_reg[11]\(2)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[10]\(1),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_21_reg_4771_reg[14]\(9),
      O => \accu_V_21_reg_4771_reg[11]\(1)
    );
\accu_V_21_fu_2183_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[10]\(0),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_21_reg_4771_reg[14]\(8),
      O => \accu_V_21_reg_4771_reg[11]\(0)
    );
\accu_V_21_fu_2183_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]\(13),
      I1 => \accu_V_21_reg_4771_reg[14]_0\(13),
      I2 => \accu_V_21_reg_4771_reg[3]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_21_fu_2183_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(11),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_21_reg_4771_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_21_fu_2183_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_21_reg_4771_reg[3]_0\,
      I3 => \accu_V_21_reg_4771_reg[14]_0\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_21_reg_4771_reg[14]_0\(13),
      O => S(2)
    );
\accu_V_21_fu_2183_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_21_reg_4771_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_21_reg_4771_reg[3]_0\,
      I4 => \accu_V_21_reg_4771_reg[14]_0\(12),
      O => S(1)
    );
\accu_V_21_fu_2183_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_21_reg_4771_reg[14]\(12),
      O => S(0)
    );
\accu_V_21_fu_2183_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(2),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_21_reg_4771_reg[14]\(2),
      O => \^accu_v_21_reg_4771_reg[2]\(2)
    );
\accu_V_21_fu_2183_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]_0\(1),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_21_reg_4771_reg[14]\(1),
      O => \^accu_v_21_reg_4771_reg[2]\(1)
    );
\accu_V_21_fu_2183_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(0),
      I3 => \accu_V_21_reg_4771_reg[14]\(0),
      O => \^accu_v_21_reg_4771_reg[2]\(0)
    );
\accu_V_21_fu_2183_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[2]\(2),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_21_reg_4771_reg[14]\(3),
      O => \accu_V_21_reg_4771_reg[3]\(3)
    );
\accu_V_21_fu_2183_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[2]\(1),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_21_reg_4771_reg[14]\(2),
      O => \accu_V_21_reg_4771_reg[3]\(2)
    );
\accu_V_21_fu_2183_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_21_reg_4771_reg[2]\(0),
      I1 => \accu_V_21_reg_4771_reg[3]_0\,
      I2 => \accu_V_21_reg_4771_reg[14]_0\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_21_reg_4771_reg[14]\(1),
      O => \accu_V_21_reg_4771_reg[3]\(1)
    );
\accu_V_21_fu_2183_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_21_reg_4771_reg[14]\(0),
      I1 => \accu_V_21_reg_4771_reg[14]_0\(0),
      I2 => \accu_V_21_reg_4771_reg[3]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_21_reg_4771_reg[3]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm110_out,
      CEA2 => grp_fu_3540_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm110_out,
      CEB2 => grp_fu_3540_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3540_ce,
      CEP => grp_fu_3540_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_70 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_20_reg_4760_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_20_reg_4760_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_20_reg_4760_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_20_reg_4760_reg[3]_0\ : in STD_LOGIC;
    \accu_V_20_reg_4760_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_70 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_70 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_20_reg_4760_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_20_reg_4760_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_20_reg_4760_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_20_reg_4760_reg[10]\(3 downto 0) <= \^accu_v_20_reg_4760_reg[10]\(3 downto 0);
  \accu_V_20_reg_4760_reg[2]\(2 downto 0) <= \^accu_v_20_reg_4760_reg[2]\(2 downto 0);
  \accu_V_20_reg_4760_reg[6]\(3 downto 0) <= \^accu_v_20_reg_4760_reg[6]\(3 downto 0);
\accu_V_20_fu_2169_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(6),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_20_reg_4760_reg[14]\(6),
      O => \^accu_v_20_reg_4760_reg[6]\(3)
    );
\accu_V_20_fu_2169_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(5),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_20_reg_4760_reg[14]\(5),
      O => \^accu_v_20_reg_4760_reg[6]\(2)
    );
\accu_V_20_fu_2169_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(4),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_20_reg_4760_reg[14]\(4),
      O => \^accu_v_20_reg_4760_reg[6]\(1)
    );
\accu_V_20_fu_2169_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(3),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_20_reg_4760_reg[14]\(3),
      O => \^accu_v_20_reg_4760_reg[6]\(0)
    );
\accu_V_20_fu_2169_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[6]\(3),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_20_reg_4760_reg[14]\(7),
      O => \accu_V_20_reg_4760_reg[7]\(3)
    );
\accu_V_20_fu_2169_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[6]\(2),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_20_reg_4760_reg[14]\(6),
      O => \accu_V_20_reg_4760_reg[7]\(2)
    );
\accu_V_20_fu_2169_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[6]\(1),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_20_reg_4760_reg[14]\(5),
      O => \accu_V_20_reg_4760_reg[7]\(1)
    );
\accu_V_20_fu_2169_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[6]\(0),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_20_reg_4760_reg[14]\(4),
      O => \accu_V_20_reg_4760_reg[7]\(0)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(10),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_20_reg_4760_reg[14]\(10),
      O => \^accu_v_20_reg_4760_reg[10]\(3)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(9),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_20_reg_4760_reg[14]\(9),
      O => \^accu_v_20_reg_4760_reg[10]\(2)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(8),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_20_reg_4760_reg[14]\(8),
      O => \^accu_v_20_reg_4760_reg[10]\(1)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(7),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_20_reg_4760_reg[14]\(7),
      O => \^accu_v_20_reg_4760_reg[10]\(0)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[10]\(3),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_20_reg_4760_reg[14]\(11),
      O => \accu_V_20_reg_4760_reg[11]\(3)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[10]\(2),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_20_reg_4760_reg[14]\(10),
      O => \accu_V_20_reg_4760_reg[11]\(2)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[10]\(1),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_20_reg_4760_reg[14]\(9),
      O => \accu_V_20_reg_4760_reg[11]\(1)
    );
\accu_V_20_fu_2169_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[10]\(0),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_20_reg_4760_reg[14]\(8),
      O => \accu_V_20_reg_4760_reg[11]\(0)
    );
\accu_V_20_fu_2169_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]\(13),
      I1 => \accu_V_20_reg_4760_reg[14]_0\(13),
      I2 => \accu_V_20_reg_4760_reg[3]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_20_fu_2169_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(11),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_20_reg_4760_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_20_fu_2169_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_20_reg_4760_reg[3]_0\,
      I3 => \accu_V_20_reg_4760_reg[14]_0\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_20_reg_4760_reg[14]_0\(13),
      O => S(2)
    );
\accu_V_20_fu_2169_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_20_reg_4760_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_20_reg_4760_reg[3]_0\,
      I4 => \accu_V_20_reg_4760_reg[14]_0\(12),
      O => S(1)
    );
\accu_V_20_fu_2169_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_20_reg_4760_reg[14]\(12),
      O => S(0)
    );
\accu_V_20_fu_2169_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(2),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_20_reg_4760_reg[14]\(2),
      O => \^accu_v_20_reg_4760_reg[2]\(2)
    );
\accu_V_20_fu_2169_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]_0\(1),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_20_reg_4760_reg[14]\(1),
      O => \^accu_v_20_reg_4760_reg[2]\(1)
    );
\accu_V_20_fu_2169_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(0),
      I3 => \accu_V_20_reg_4760_reg[14]\(0),
      O => \^accu_v_20_reg_4760_reg[2]\(0)
    );
\accu_V_20_fu_2169_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[2]\(2),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_20_reg_4760_reg[14]\(3),
      O => \accu_V_20_reg_4760_reg[3]\(3)
    );
\accu_V_20_fu_2169_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[2]\(1),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_20_reg_4760_reg[14]\(2),
      O => \accu_V_20_reg_4760_reg[3]\(2)
    );
\accu_V_20_fu_2169_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_20_reg_4760_reg[2]\(0),
      I1 => \accu_V_20_reg_4760_reg[3]_0\,
      I2 => \accu_V_20_reg_4760_reg[14]_0\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_20_reg_4760_reg[14]\(1),
      O => \accu_V_20_reg_4760_reg[3]\(1)
    );
\accu_V_20_fu_2169_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_20_reg_4760_reg[14]\(0),
      I1 => \accu_V_20_reg_4760_reg[14]_0\(0),
      I2 => \accu_V_20_reg_4760_reg[3]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_20_reg_4760_reg[3]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm110_out,
      CEA2 => grp_fu_3540_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm110_out,
      CEB2 => grp_fu_3540_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3540_ce,
      CEP => grp_fu_3540_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_71 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_19_reg_4749_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_19_reg_4749_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_19_reg_4749_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_19_reg_4749_reg[3]_0\ : in STD_LOGIC;
    \accu_V_19_reg_4749_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_71 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_71 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_19_reg_4749_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_19_reg_4749_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_19_reg_4749_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_19_reg_4749_reg[10]\(3 downto 0) <= \^accu_v_19_reg_4749_reg[10]\(3 downto 0);
  \accu_V_19_reg_4749_reg[2]\(2 downto 0) <= \^accu_v_19_reg_4749_reg[2]\(2 downto 0);
  \accu_V_19_reg_4749_reg[6]\(3 downto 0) <= \^accu_v_19_reg_4749_reg[6]\(3 downto 0);
\accu_V_19_fu_2155_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(6),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_19_reg_4749_reg[14]\(6),
      O => \^accu_v_19_reg_4749_reg[6]\(3)
    );
\accu_V_19_fu_2155_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(5),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_19_reg_4749_reg[14]\(5),
      O => \^accu_v_19_reg_4749_reg[6]\(2)
    );
\accu_V_19_fu_2155_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(4),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_19_reg_4749_reg[14]\(4),
      O => \^accu_v_19_reg_4749_reg[6]\(1)
    );
\accu_V_19_fu_2155_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(3),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_19_reg_4749_reg[14]\(3),
      O => \^accu_v_19_reg_4749_reg[6]\(0)
    );
\accu_V_19_fu_2155_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[6]\(3),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_19_reg_4749_reg[14]\(7),
      O => \accu_V_19_reg_4749_reg[7]\(3)
    );
\accu_V_19_fu_2155_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[6]\(2),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_19_reg_4749_reg[14]\(6),
      O => \accu_V_19_reg_4749_reg[7]\(2)
    );
\accu_V_19_fu_2155_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[6]\(1),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_19_reg_4749_reg[14]\(5),
      O => \accu_V_19_reg_4749_reg[7]\(1)
    );
\accu_V_19_fu_2155_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[6]\(0),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_19_reg_4749_reg[14]\(4),
      O => \accu_V_19_reg_4749_reg[7]\(0)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(10),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_19_reg_4749_reg[14]\(10),
      O => \^accu_v_19_reg_4749_reg[10]\(3)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(9),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_19_reg_4749_reg[14]\(9),
      O => \^accu_v_19_reg_4749_reg[10]\(2)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(8),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_19_reg_4749_reg[14]\(8),
      O => \^accu_v_19_reg_4749_reg[10]\(1)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(7),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_19_reg_4749_reg[14]\(7),
      O => \^accu_v_19_reg_4749_reg[10]\(0)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[10]\(3),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_19_reg_4749_reg[14]\(11),
      O => \accu_V_19_reg_4749_reg[11]\(3)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[10]\(2),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_19_reg_4749_reg[14]\(10),
      O => \accu_V_19_reg_4749_reg[11]\(2)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[10]\(1),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_19_reg_4749_reg[14]\(9),
      O => \accu_V_19_reg_4749_reg[11]\(1)
    );
\accu_V_19_fu_2155_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[10]\(0),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_19_reg_4749_reg[14]\(8),
      O => \accu_V_19_reg_4749_reg[11]\(0)
    );
\accu_V_19_fu_2155_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]\(13),
      I1 => \accu_V_19_reg_4749_reg[14]_0\(13),
      I2 => \accu_V_19_reg_4749_reg[3]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_19_fu_2155_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(11),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_19_reg_4749_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_19_fu_2155_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_19_reg_4749_reg[3]_0\,
      I3 => \accu_V_19_reg_4749_reg[14]_0\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_19_reg_4749_reg[14]_0\(13),
      O => S(2)
    );
\accu_V_19_fu_2155_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_19_reg_4749_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_19_reg_4749_reg[3]_0\,
      I4 => \accu_V_19_reg_4749_reg[14]_0\(12),
      O => S(1)
    );
\accu_V_19_fu_2155_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_19_reg_4749_reg[14]\(12),
      O => S(0)
    );
\accu_V_19_fu_2155_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(2),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_19_reg_4749_reg[14]\(2),
      O => \^accu_v_19_reg_4749_reg[2]\(2)
    );
\accu_V_19_fu_2155_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]_0\(1),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_19_reg_4749_reg[14]\(1),
      O => \^accu_v_19_reg_4749_reg[2]\(1)
    );
\accu_V_19_fu_2155_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(0),
      I3 => \accu_V_19_reg_4749_reg[14]\(0),
      O => \^accu_v_19_reg_4749_reg[2]\(0)
    );
\accu_V_19_fu_2155_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[2]\(2),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_19_reg_4749_reg[14]\(3),
      O => \accu_V_19_reg_4749_reg[3]\(3)
    );
\accu_V_19_fu_2155_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[2]\(1),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_19_reg_4749_reg[14]\(2),
      O => \accu_V_19_reg_4749_reg[3]\(2)
    );
\accu_V_19_fu_2155_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_19_reg_4749_reg[2]\(0),
      I1 => \accu_V_19_reg_4749_reg[3]_0\,
      I2 => \accu_V_19_reg_4749_reg[14]_0\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_19_reg_4749_reg[14]\(1),
      O => \accu_V_19_reg_4749_reg[3]\(1)
    );
\accu_V_19_fu_2155_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_19_reg_4749_reg[14]\(0),
      I1 => \accu_V_19_reg_4749_reg[14]_0\(0),
      I2 => \accu_V_19_reg_4749_reg[3]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_19_reg_4749_reg[3]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm110_out,
      CEA2 => grp_fu_3540_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm110_out,
      CEB2 => grp_fu_3540_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3540_ce,
      CEP => grp_fu_3540_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_72 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_18_reg_4738_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_18_reg_4738_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_18_reg_4738_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_18_reg_4738_reg[14]_0\ : in STD_LOGIC;
    \accu_V_18_reg_4738_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_72 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_72 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_18_reg_4738_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_18_reg_4738_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_18_reg_4738_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_18_reg_4738_reg[10]\(3 downto 0) <= \^accu_v_18_reg_4738_reg[10]\(3 downto 0);
  \accu_V_18_reg_4738_reg[2]\(2 downto 0) <= \^accu_v_18_reg_4738_reg[2]\(2 downto 0);
  \accu_V_18_reg_4738_reg[6]\(3 downto 0) <= \^accu_v_18_reg_4738_reg[6]\(3 downto 0);
\accu_V_18_fu_2141_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(6),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_18_reg_4738_reg[14]\(6),
      O => \^accu_v_18_reg_4738_reg[6]\(3)
    );
\accu_V_18_fu_2141_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(5),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_18_reg_4738_reg[14]\(5),
      O => \^accu_v_18_reg_4738_reg[6]\(2)
    );
\accu_V_18_fu_2141_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(4),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_18_reg_4738_reg[14]\(4),
      O => \^accu_v_18_reg_4738_reg[6]\(1)
    );
\accu_V_18_fu_2141_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(3),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_18_reg_4738_reg[14]\(3),
      O => \^accu_v_18_reg_4738_reg[6]\(0)
    );
\accu_V_18_fu_2141_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[6]\(3),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_18_reg_4738_reg[14]\(7),
      O => \accu_V_18_reg_4738_reg[7]\(3)
    );
\accu_V_18_fu_2141_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[6]\(2),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_18_reg_4738_reg[14]\(6),
      O => \accu_V_18_reg_4738_reg[7]\(2)
    );
\accu_V_18_fu_2141_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[6]\(1),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_18_reg_4738_reg[14]\(5),
      O => \accu_V_18_reg_4738_reg[7]\(1)
    );
\accu_V_18_fu_2141_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[6]\(0),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_18_reg_4738_reg[14]\(4),
      O => \accu_V_18_reg_4738_reg[7]\(0)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(10),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_18_reg_4738_reg[14]\(10),
      O => \^accu_v_18_reg_4738_reg[10]\(3)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(9),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_18_reg_4738_reg[14]\(9),
      O => \^accu_v_18_reg_4738_reg[10]\(2)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(8),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_18_reg_4738_reg[14]\(8),
      O => \^accu_v_18_reg_4738_reg[10]\(1)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(7),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_18_reg_4738_reg[14]\(7),
      O => \^accu_v_18_reg_4738_reg[10]\(0)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[10]\(3),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_18_reg_4738_reg[14]\(11),
      O => \accu_V_18_reg_4738_reg[11]\(3)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[10]\(2),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_18_reg_4738_reg[14]\(10),
      O => \accu_V_18_reg_4738_reg[11]\(2)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[10]\(1),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_18_reg_4738_reg[14]\(9),
      O => \accu_V_18_reg_4738_reg[11]\(1)
    );
\accu_V_18_fu_2141_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[10]\(0),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_18_reg_4738_reg[14]\(8),
      O => \accu_V_18_reg_4738_reg[11]\(0)
    );
\accu_V_18_fu_2141_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]\(13),
      I1 => \accu_V_18_reg_4738_reg[14]_1\(13),
      I2 => \accu_V_18_reg_4738_reg[14]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_18_fu_2141_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(11),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_18_reg_4738_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_18_fu_2141_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_18_reg_4738_reg[14]_0\,
      I3 => \accu_V_18_reg_4738_reg[14]_1\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_18_reg_4738_reg[14]_1\(13),
      O => S(2)
    );
\accu_V_18_fu_2141_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_18_reg_4738_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_18_reg_4738_reg[14]_0\,
      I4 => \accu_V_18_reg_4738_reg[14]_1\(12),
      O => S(1)
    );
\accu_V_18_fu_2141_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_18_reg_4738_reg[14]\(12),
      O => S(0)
    );
\accu_V_18_fu_2141_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(2),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_18_reg_4738_reg[14]\(2),
      O => \^accu_v_18_reg_4738_reg[2]\(2)
    );
\accu_V_18_fu_2141_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]_1\(1),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_18_reg_4738_reg[14]\(1),
      O => \^accu_v_18_reg_4738_reg[2]\(1)
    );
\accu_V_18_fu_2141_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(0),
      I3 => \accu_V_18_reg_4738_reg[14]\(0),
      O => \^accu_v_18_reg_4738_reg[2]\(0)
    );
\accu_V_18_fu_2141_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[2]\(2),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_18_reg_4738_reg[14]\(3),
      O => \accu_V_18_reg_4738_reg[3]\(3)
    );
\accu_V_18_fu_2141_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[2]\(1),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_18_reg_4738_reg[14]\(2),
      O => \accu_V_18_reg_4738_reg[3]\(2)
    );
\accu_V_18_fu_2141_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_18_reg_4738_reg[2]\(0),
      I1 => \accu_V_18_reg_4738_reg[14]_0\,
      I2 => \accu_V_18_reg_4738_reg[14]_1\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_18_reg_4738_reg[14]\(1),
      O => \accu_V_18_reg_4738_reg[3]\(1)
    );
\accu_V_18_fu_2141_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_18_reg_4738_reg[14]\(0),
      I1 => \accu_V_18_reg_4738_reg[14]_1\(0),
      I2 => \accu_V_18_reg_4738_reg[14]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_18_reg_4738_reg[3]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm110_out,
      CEA2 => grp_fu_3540_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm110_out,
      CEB2 => grp_fu_3540_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3540_ce,
      CEP => grp_fu_3540_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_73 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_17_reg_4727_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_17_reg_4727_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_17_reg_4727_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_17_reg_4727_reg[14]_0\ : in STD_LOGIC;
    \accu_V_17_reg_4727_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_73 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_73 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_17_reg_4727_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_17_reg_4727_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_17_reg_4727_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_17_reg_4727_reg[10]\(3 downto 0) <= \^accu_v_17_reg_4727_reg[10]\(3 downto 0);
  \accu_V_17_reg_4727_reg[2]\(2 downto 0) <= \^accu_v_17_reg_4727_reg[2]\(2 downto 0);
  \accu_V_17_reg_4727_reg[6]\(3 downto 0) <= \^accu_v_17_reg_4727_reg[6]\(3 downto 0);
\accu_V_17_fu_2127_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(6),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_17_reg_4727_reg[14]\(6),
      O => \^accu_v_17_reg_4727_reg[6]\(3)
    );
\accu_V_17_fu_2127_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(5),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_17_reg_4727_reg[14]\(5),
      O => \^accu_v_17_reg_4727_reg[6]\(2)
    );
\accu_V_17_fu_2127_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(4),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_17_reg_4727_reg[14]\(4),
      O => \^accu_v_17_reg_4727_reg[6]\(1)
    );
\accu_V_17_fu_2127_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(3),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_17_reg_4727_reg[14]\(3),
      O => \^accu_v_17_reg_4727_reg[6]\(0)
    );
\accu_V_17_fu_2127_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[6]\(3),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_17_reg_4727_reg[14]\(7),
      O => \accu_V_17_reg_4727_reg[7]\(3)
    );
\accu_V_17_fu_2127_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[6]\(2),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_17_reg_4727_reg[14]\(6),
      O => \accu_V_17_reg_4727_reg[7]\(2)
    );
\accu_V_17_fu_2127_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[6]\(1),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_17_reg_4727_reg[14]\(5),
      O => \accu_V_17_reg_4727_reg[7]\(1)
    );
\accu_V_17_fu_2127_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[6]\(0),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_17_reg_4727_reg[14]\(4),
      O => \accu_V_17_reg_4727_reg[7]\(0)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(10),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_17_reg_4727_reg[14]\(10),
      O => \^accu_v_17_reg_4727_reg[10]\(3)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(9),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_17_reg_4727_reg[14]\(9),
      O => \^accu_v_17_reg_4727_reg[10]\(2)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(8),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_17_reg_4727_reg[14]\(8),
      O => \^accu_v_17_reg_4727_reg[10]\(1)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(7),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_17_reg_4727_reg[14]\(7),
      O => \^accu_v_17_reg_4727_reg[10]\(0)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[10]\(3),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_17_reg_4727_reg[14]\(11),
      O => \accu_V_17_reg_4727_reg[11]\(3)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[10]\(2),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_17_reg_4727_reg[14]\(10),
      O => \accu_V_17_reg_4727_reg[11]\(2)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[10]\(1),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_17_reg_4727_reg[14]\(9),
      O => \accu_V_17_reg_4727_reg[11]\(1)
    );
\accu_V_17_fu_2127_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[10]\(0),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_17_reg_4727_reg[14]\(8),
      O => \accu_V_17_reg_4727_reg[11]\(0)
    );
\accu_V_17_fu_2127_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]\(13),
      I1 => \accu_V_17_reg_4727_reg[14]_1\(13),
      I2 => \accu_V_17_reg_4727_reg[14]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_17_fu_2127_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(11),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_17_reg_4727_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_17_fu_2127_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_17_reg_4727_reg[14]_0\,
      I3 => \accu_V_17_reg_4727_reg[14]_1\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_17_reg_4727_reg[14]_1\(13),
      O => S(2)
    );
\accu_V_17_fu_2127_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_17_reg_4727_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_17_reg_4727_reg[14]_0\,
      I4 => \accu_V_17_reg_4727_reg[14]_1\(12),
      O => S(1)
    );
\accu_V_17_fu_2127_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_17_reg_4727_reg[14]\(12),
      O => S(0)
    );
\accu_V_17_fu_2127_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(2),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_17_reg_4727_reg[14]\(2),
      O => \^accu_v_17_reg_4727_reg[2]\(2)
    );
\accu_V_17_fu_2127_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]_1\(1),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_17_reg_4727_reg[14]\(1),
      O => \^accu_v_17_reg_4727_reg[2]\(1)
    );
\accu_V_17_fu_2127_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(0),
      I3 => \accu_V_17_reg_4727_reg[14]\(0),
      O => \^accu_v_17_reg_4727_reg[2]\(0)
    );
\accu_V_17_fu_2127_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[2]\(2),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_17_reg_4727_reg[14]\(3),
      O => \accu_V_17_reg_4727_reg[3]\(3)
    );
\accu_V_17_fu_2127_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[2]\(1),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_17_reg_4727_reg[14]\(2),
      O => \accu_V_17_reg_4727_reg[3]\(2)
    );
\accu_V_17_fu_2127_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_17_reg_4727_reg[2]\(0),
      I1 => \accu_V_17_reg_4727_reg[14]_0\,
      I2 => \accu_V_17_reg_4727_reg[14]_1\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_17_reg_4727_reg[14]\(1),
      O => \accu_V_17_reg_4727_reg[3]\(1)
    );
\accu_V_17_fu_2127_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_17_reg_4727_reg[14]\(0),
      I1 => \accu_V_17_reg_4727_reg[14]_1\(0),
      I2 => \accu_V_17_reg_4727_reg[14]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_17_reg_4727_reg[3]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => grp_fu_3540_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0,
      CEB2 => grp_fu_3540_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3540_ce,
      CEP => grp_fu_3540_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_74 is
  port (
    \ap_CS_iter2_fsm_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_16_reg_4716_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_16_reg_4716_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_16_reg_4716_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_16_reg_4716_reg[14]_0\ : in STD_LOGIC;
    \accu_V_16_reg_4716_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_74 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_74 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^accu_v_16_reg_4716_reg[10]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^accu_v_16_reg_4716_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accu_v_16_reg_4716_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_iter2_fsm_reg[1]\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \accu_V_16_reg_4716_reg[10]\(3 downto 0) <= \^accu_v_16_reg_4716_reg[10]\(3 downto 0);
  \accu_V_16_reg_4716_reg[2]\(2 downto 0) <= \^accu_v_16_reg_4716_reg[2]\(2 downto 0);
  \accu_V_16_reg_4716_reg[6]\(3 downto 0) <= \^accu_v_16_reg_4716_reg[6]\(3 downto 0);
  \ap_CS_iter2_fsm_reg[1]\ <= \^ap_cs_iter2_fsm_reg[1]\;
\accu_V_16_fu_2113_p2__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(6),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_102,
      I3 => \accu_V_16_reg_4716_reg[14]\(6),
      O => \^accu_v_16_reg_4716_reg[6]\(3)
    );
\accu_V_16_fu_2113_p2__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(5),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_103,
      I3 => \accu_V_16_reg_4716_reg[14]\(5),
      O => \^accu_v_16_reg_4716_reg[6]\(2)
    );
\accu_V_16_fu_2113_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(4),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_104,
      I3 => \accu_V_16_reg_4716_reg[14]\(4),
      O => \^accu_v_16_reg_4716_reg[6]\(1)
    );
\accu_V_16_fu_2113_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(3),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_105,
      I3 => \accu_V_16_reg_4716_reg[14]\(3),
      O => \^accu_v_16_reg_4716_reg[6]\(0)
    );
\accu_V_16_fu_2113_p2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[6]\(3),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(7),
      I3 => p_reg_reg_n_101,
      I4 => \accu_V_16_reg_4716_reg[14]\(7),
      O => \accu_V_16_reg_4716_reg[7]\(3)
    );
\accu_V_16_fu_2113_p2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[6]\(2),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(6),
      I3 => p_reg_reg_n_102,
      I4 => \accu_V_16_reg_4716_reg[14]\(6),
      O => \accu_V_16_reg_4716_reg[7]\(2)
    );
\accu_V_16_fu_2113_p2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[6]\(1),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(5),
      I3 => p_reg_reg_n_103,
      I4 => \accu_V_16_reg_4716_reg[14]\(5),
      O => \accu_V_16_reg_4716_reg[7]\(1)
    );
\accu_V_16_fu_2113_p2__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[6]\(0),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(4),
      I3 => p_reg_reg_n_104,
      I4 => \accu_V_16_reg_4716_reg[14]\(4),
      O => \accu_V_16_reg_4716_reg[7]\(0)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(10),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_98,
      I3 => \accu_V_16_reg_4716_reg[14]\(10),
      O => \^accu_v_16_reg_4716_reg[10]\(3)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(9),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_99,
      I3 => \accu_V_16_reg_4716_reg[14]\(9),
      O => \^accu_v_16_reg_4716_reg[10]\(2)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(8),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_100,
      I3 => \accu_V_16_reg_4716_reg[14]\(8),
      O => \^accu_v_16_reg_4716_reg[10]\(1)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(7),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_101,
      I3 => \accu_V_16_reg_4716_reg[14]\(7),
      O => \^accu_v_16_reg_4716_reg[10]\(0)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[10]\(3),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(11),
      I3 => p_reg_reg_n_97,
      I4 => \accu_V_16_reg_4716_reg[14]\(11),
      O => \accu_V_16_reg_4716_reg[11]\(3)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[10]\(2),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(10),
      I3 => p_reg_reg_n_98,
      I4 => \accu_V_16_reg_4716_reg[14]\(10),
      O => \accu_V_16_reg_4716_reg[11]\(2)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[10]\(1),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(9),
      I3 => p_reg_reg_n_99,
      I4 => \accu_V_16_reg_4716_reg[14]\(9),
      O => \accu_V_16_reg_4716_reg[11]\(1)
    );
\accu_V_16_fu_2113_p2__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[10]\(0),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(8),
      I3 => p_reg_reg_n_100,
      I4 => \accu_V_16_reg_4716_reg[14]\(8),
      O => \accu_V_16_reg_4716_reg[11]\(0)
    );
\accu_V_16_fu_2113_p2__0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]\(13),
      I1 => \accu_V_16_reg_4716_reg[14]_1\(13),
      I2 => \accu_V_16_reg_4716_reg[14]_0\,
      I3 => p_reg_reg_n_95,
      O => \^di\(1)
    );
\accu_V_16_fu_2113_p2__0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(11),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_97,
      I3 => \accu_V_16_reg_4716_reg[14]\(11),
      O => \^di\(0)
    );
\accu_V_16_fu_2113_p2__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]\(13),
      I1 => p_reg_reg_n_94,
      I2 => \accu_V_16_reg_4716_reg[14]_0\,
      I3 => \accu_V_16_reg_4716_reg[14]_1\(14),
      I4 => p_reg_reg_n_95,
      I5 => \accu_V_16_reg_4716_reg[14]_1\(13),
      O => S(2)
    );
\accu_V_16_fu_2113_p2__0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A566A6A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \accu_V_16_reg_4716_reg[14]\(12),
      I2 => p_reg_reg_n_96,
      I3 => \accu_V_16_reg_4716_reg[14]_0\,
      I4 => \accu_V_16_reg_4716_reg[14]_1\(12),
      O => S(1)
    );
\accu_V_16_fu_2113_p2__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(12),
      I3 => p_reg_reg_n_96,
      I4 => \accu_V_16_reg_4716_reg[14]\(12),
      O => S(0)
    );
\accu_V_16_fu_2113_p2__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(2),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_106,
      I3 => \accu_V_16_reg_4716_reg[14]\(2),
      O => \^accu_v_16_reg_4716_reg[2]\(2)
    );
\accu_V_16_fu_2113_p2__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]_1\(1),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => p_reg_reg_n_107,
      I3 => \accu_V_16_reg_4716_reg[14]\(1),
      O => \^accu_v_16_reg_4716_reg[2]\(1)
    );
\accu_V_16_fu_2113_p2__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(0),
      I3 => \accu_V_16_reg_4716_reg[14]\(0),
      O => \^accu_v_16_reg_4716_reg[2]\(0)
    );
\accu_V_16_fu_2113_p2__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[2]\(2),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(3),
      I3 => p_reg_reg_n_105,
      I4 => \accu_V_16_reg_4716_reg[14]\(3),
      O => \accu_V_16_reg_4716_reg[3]\(3)
    );
\accu_V_16_fu_2113_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[2]\(1),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(2),
      I3 => p_reg_reg_n_106,
      I4 => \accu_V_16_reg_4716_reg[14]\(2),
      O => \accu_V_16_reg_4716_reg[3]\(2)
    );
\accu_V_16_fu_2113_p2__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \^accu_v_16_reg_4716_reg[2]\(0),
      I1 => \accu_V_16_reg_4716_reg[14]_0\,
      I2 => \accu_V_16_reg_4716_reg[14]_1\(1),
      I3 => p_reg_reg_n_107,
      I4 => \accu_V_16_reg_4716_reg[14]\(1),
      O => \accu_V_16_reg_4716_reg[3]\(1)
    );
\accu_V_16_fu_2113_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \accu_V_16_reg_4716_reg[14]\(0),
      I1 => \accu_V_16_reg_4716_reg[14]_1\(0),
      I2 => \accu_V_16_reg_4716_reg[14]_0\,
      I3 => p_reg_reg_n_108,
      O => \accu_V_16_reg_4716_reg[3]\(0)
    );
\dout_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => p_reg_reg_1(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I4 => icmp_ln290_reg_4804,
      I5 => ap_CS_iter7_fsm_state8,
      O => \^ap_cs_iter2_fsm_reg[1]\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(12),
      C(46) => P(12),
      C(45) => P(12),
      C(44) => P(12),
      C(43) => P(12),
      C(42) => P(12),
      C(41) => P(12),
      C(40) => P(12),
      C(39) => P(12),
      C(38) => P(12),
      C(37) => P(12),
      C(36) => P(12),
      C(35) => P(12),
      C(34) => P(12),
      C(33) => P(12),
      C(32) => P(12),
      C(31) => P(12),
      C(30) => P(12),
      C(29) => P(12),
      C(28) => P(12),
      C(27) => P(12),
      C(26) => P(12),
      C(25) => P(12),
      C(24) => P(12),
      C(23) => P(12),
      C(22) => P(12),
      C(21) => P(12),
      C(20) => P(12),
      C(19) => P(12),
      C(18) => P(12),
      C(17) => P(12),
      C(16) => P(12),
      C(15) => P(12),
      C(14) => P(12),
      C(13) => P(12),
      C(12 downto 0) => P(12 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_cs_iter2_fsm_reg[1]\,
      CEA2 => grp_fu_3540_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_cs_iter2_fsm_reg[1]\,
      CEB2 => grp_fu_3540_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3540_ce,
      CEP => grp_fu_3540_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    dout_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_2(7),
      A(28) => dout_2(7),
      A(27) => dout_2(7),
      A(26) => dout_2(7),
      A(25) => dout_2(7),
      A(24) => dout_2(7),
      A(23) => dout_2(7),
      A(22) => dout_2(7),
      A(21) => dout_2(7),
      A(20) => dout_2(7),
      A(19) => dout_2(7),
      A(18) => dout_2(7),
      A(17) => dout_2(7),
      A(16) => dout_2(7),
      A(15) => dout_2(7),
      A(14) => dout_2(7),
      A(13) => dout_2(7),
      A(12) => dout_2(7),
      A(11) => dout_2(7),
      A(10) => dout_2(7),
      A(9) => dout_2(7),
      A(8) => dout_2(7),
      A(7 downto 0) => dout_2(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => dout_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => dout_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_45 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_45 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_45 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_46 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_46 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_46 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_47 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_47 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_47 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_48 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_48 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_48 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_49 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_49 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_49 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_50 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_50 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_50 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_51 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_51 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_51 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_52 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_52 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_52 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_53 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_53 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_53 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_54 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_54 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_54 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_55 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    dout_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_55 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_55 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => dout_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => dout_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_56 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_56 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_56 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_57 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_57 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_57 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_58 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter3_fsm110_out : out STD_LOGIC;
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    dout_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_58 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_58 is
  signal \^ap_ns_iter3_fsm110_out\ : STD_LOGIC;
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
  ap_NS_iter3_fsm110_out <= \^ap_ns_iter3_fsm110_out\;
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => \^ap_ns_iter3_fsm110_out\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => \^ap_ns_iter3_fsm110_out\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
dout_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => dout_2(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I4 => icmp_ln290_reg_4804,
      I5 => ap_CS_iter7_fsm_state8,
      O => \^ap_ns_iter3_fsm110_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_59 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_59 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_59 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_60 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_60 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_60 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_61 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    dout_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_61 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_61 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_2(7),
      A(28) => dout_2(7),
      A(27) => dout_2(7),
      A(26) => dout_2(7),
      A(25) => dout_2(7),
      A(24) => dout_2(7),
      A(23) => dout_2(7),
      A(22) => dout_2(7),
      A(21) => dout_2(7),
      A(20) => dout_2(7),
      A(19) => dout_2(7),
      A(18) => dout_2(7),
      A(17) => dout_2(7),
      A(16) => dout_2(7),
      A(15) => dout_2(7),
      A(14) => dout_2(7),
      A(13) => dout_2(7),
      A(12) => dout_2(7),
      A(11) => dout_2(7),
      A(10) => dout_2(7),
      A(9) => dout_2(7),
      A(8) => dout_2(7),
      A(7 downto 0) => dout_2(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => dout_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => dout_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_62 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_62 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_62 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_63 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_63 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_63 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_64 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    dout_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_64 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_64 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_2(7),
      A(28) => dout_2(7),
      A(27) => dout_2(7),
      A(26) => dout_2(7),
      A(25) => dout_2(7),
      A(24) => dout_2(7),
      A(23) => dout_2(7),
      A(22) => dout_2(7),
      A(21) => dout_2(7),
      A(20) => dout_2(7),
      A(19) => dout_2(7),
      A(18) => dout_2(7),
      A(17) => dout_2(7),
      A(16) => dout_2(7),
      A(15) => dout_2(7),
      A(14) => dout_2(7),
      A(13) => dout_2(7),
      A(12) => dout_2(7),
      A(11) => dout_2(7),
      A(10) => dout_2(7),
      A(9) => dout_2(7),
      A(8) => dout_2(7),
      A(7 downto 0) => dout_2(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => dout_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => dout_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_65 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_65 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_65 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_66 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_66 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_66 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_67 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_67 : entity is "MVAU_hls_0_mul_8s_3ns_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_67 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm111_out,
      CEA2 => ap_NS_iter3_fsm110_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm111_out,
      CEB2 => ap_NS_iter3_fsm110_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_V_1_reg_3729[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_V_1_reg_3729[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_V_1_reg_3729[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \r_V_2_reg_3734[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \r_V_2_reg_3734[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_V_2_reg_3734[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_V_3_reg_3739[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_V_3_reg_3739[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_V_3_reg_3739[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_V_5_reg_3749[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_V_5_reg_3749[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_V_5_reg_3749[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_V_6_reg_3754[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_V_6_reg_3754[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_V_6_reg_3754[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_V_7_reg_3759[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_V_7_reg_3759[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_V_7_reg_3759[2]_i_1\ : label is "soft_lutpair25";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => in0_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^in0_v_tvalid_int_regslice\,
      I4 => Q(0),
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => Q(0),
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(1)
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(14)
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(25)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(0)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(13)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(24)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(12)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(2)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(26)
    );
\r_V_1_reg_3729[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(3)
    );
\r_V_1_reg_3729[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(4)
    );
\r_V_1_reg_3729[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(5)
    );
\r_V_2_reg_3734[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(6)
    );
\r_V_2_reg_3734[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(7)
    );
\r_V_2_reg_3734[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(8)
    );
\r_V_3_reg_3739[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(9)
    );
\r_V_3_reg_3739[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(10)
    );
\r_V_3_reg_3739[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(11)
    );
\r_V_5_reg_3749[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(15)
    );
\r_V_5_reg_3749[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(16)
    );
\r_V_5_reg_3749[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(17)
    );
\r_V_6_reg_3754[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(18)
    );
\r_V_6_reg_3754[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(19)
    );
\r_V_6_reg_3754[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(20)
    );
\r_V_7_reg_3759[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(21)
    );
\r_V_7_reg_3759[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(22)
    );
\r_V_7_reg_3759[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => \^b_v_data_1_sel\,
      O => in0_V_TDATA_int_regslice(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    weights_V_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 575 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_0 : in STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__0_0\ : in STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__1_0\ : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 575 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized0\ : entity is "MVAU_hls_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[288]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[289]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[290]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[291]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[292]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[293]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[294]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[295]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[296]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[297]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[298]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[299]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[300]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[301]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[302]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[303]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[304]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[305]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[306]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[307]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[308]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[309]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[310]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[311]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[312]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[313]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[314]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[315]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[316]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[317]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[318]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[319]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[320]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[321]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[322]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[323]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[324]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[325]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[326]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[327]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[328]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[329]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[330]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[331]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[332]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[333]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[334]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[335]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[336]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[337]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[338]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[339]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[340]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[341]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[342]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[343]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[344]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[345]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[346]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[347]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[348]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[349]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[350]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[351]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[352]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[353]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[354]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[355]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[356]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[357]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[358]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[359]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[360]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[361]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[362]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[363]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[364]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[365]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[366]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[367]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[368]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[369]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[370]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[371]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[372]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[373]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[374]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[375]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[376]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[377]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[378]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[379]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[380]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[381]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[382]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[383]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[384]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[385]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[386]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[387]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[388]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[389]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[390]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[391]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[392]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[393]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[394]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[395]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[396]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[397]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[398]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[399]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[400]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[401]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[402]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[403]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[404]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[405]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[406]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[407]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[408]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[409]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[410]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[411]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[412]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[413]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[414]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[415]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[416]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[417]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[418]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[419]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[420]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[421]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[422]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[423]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[424]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[425]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[426]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[427]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[428]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[429]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[430]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[431]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[432]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[433]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[434]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[435]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[436]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[437]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[438]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[439]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[440]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[441]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[442]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[443]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[444]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[445]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[446]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[447]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[448]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[449]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[450]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[451]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[452]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[453]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[454]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[455]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[456]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[457]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[458]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[459]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[460]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[461]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[462]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[463]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[464]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[465]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[466]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[467]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[468]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[469]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[470]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[471]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[472]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[473]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[474]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[475]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[476]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[477]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[478]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[479]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[480]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[481]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[482]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[483]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[484]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[485]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[486]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[487]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[488]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[489]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[490]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[491]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[492]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[493]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[494]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[495]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[496]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[497]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[498]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[499]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[500]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[501]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[502]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[503]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[504]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[505]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[506]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[507]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[508]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[509]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[510]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[511]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[512]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[513]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[514]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[515]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[516]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[517]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[518]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[519]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[520]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[521]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[522]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[523]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[524]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[525]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[526]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[527]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[528]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[529]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[530]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[531]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[532]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[533]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[534]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[535]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[536]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[537]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[538]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[539]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[540]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[541]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[542]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[543]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[544]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[545]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[546]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[547]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[548]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[549]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[550]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[551]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[552]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[553]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[554]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[555]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[556]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[557]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[558]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[559]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[560]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[561]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[562]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[563]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[564]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[565]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[566]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[567]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[568]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[569]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[570]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[571]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[572]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[573]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[574]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[575]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[288]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[289]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[290]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[291]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[292]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[293]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[294]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[295]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[296]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[297]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[298]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[299]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[300]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[301]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[302]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[303]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[304]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[305]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[306]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[307]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[308]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[309]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[310]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[311]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[312]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[313]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[314]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[315]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[316]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[317]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[318]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[319]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[320]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[321]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[322]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[323]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[324]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[325]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[326]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[327]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[328]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[329]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[330]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[331]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[332]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[333]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[334]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[335]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[336]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[337]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[338]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[339]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[340]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[341]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[342]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[343]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[344]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[345]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[346]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[347]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[348]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[349]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[350]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[351]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[352]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[353]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[354]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[355]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[356]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[357]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[358]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[359]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[360]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[361]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[362]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[363]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[364]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[365]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[366]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[367]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[368]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[369]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[370]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[371]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[372]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[373]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[374]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[375]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[376]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[377]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[378]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[379]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[380]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[381]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[382]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[383]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[384]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[385]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[386]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[387]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[388]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[389]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[390]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[391]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[392]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[393]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[394]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[395]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[396]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[397]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[398]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[399]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[400]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[401]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[402]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[403]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[404]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[405]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[406]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[407]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[408]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[409]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[410]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[411]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[412]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[413]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[414]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[415]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[416]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[417]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[418]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[419]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[420]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[421]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[422]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[423]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[424]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[425]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[426]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[427]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[428]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[429]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[430]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[431]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[432]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[433]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[434]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[435]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[436]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[437]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[438]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[439]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[440]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[441]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[442]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[443]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[444]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[445]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[446]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[447]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[448]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[449]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[450]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[451]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[452]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[453]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[454]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[455]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[456]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[457]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[458]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[459]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[460]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[461]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[462]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[463]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[464]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[465]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[466]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[467]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[468]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[469]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[470]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[471]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[472]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[473]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[474]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[475]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[476]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[477]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[478]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[479]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[480]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[481]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[482]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[483]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[484]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[485]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[486]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[487]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[488]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[489]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[490]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[491]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[492]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[493]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[494]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[495]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[496]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[497]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[498]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[499]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[500]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[501]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[502]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[503]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[504]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[505]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[506]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[507]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[508]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[509]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[510]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[511]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[512]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[513]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[514]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[515]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[516]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[517]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[518]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[519]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[520]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[521]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[522]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[523]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[524]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[525]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[526]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[527]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[528]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[529]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[530]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[531]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[532]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[533]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[534]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[535]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[536]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[537]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[538]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[539]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[540]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[541]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[542]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[543]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[544]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[545]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[546]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[547]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[548]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[549]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[550]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[551]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[552]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[553]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[554]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[555]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[556]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[557]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[558]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[559]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[560]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[561]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[562]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[563]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[564]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[565]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[566]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[567]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[568]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[569]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[570]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[571]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[572]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[573]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[574]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[575]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__0\ : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__1\ : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3779[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3784[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3794[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3799[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3804[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3819[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3824[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3829[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3839[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3844[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3849[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3864[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3869[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3874[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3884[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3889[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3894[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3909[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3914[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3919[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3929[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3934[7]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3939[7]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \local_temp_V_46_reg_3954[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \local_temp_V_47_reg_3959[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \local_temp_V_48_reg_3964[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \local_temp_V_50_reg_3974[7]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[5]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[6]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \local_temp_V_51_reg_3979[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \local_temp_V_52_reg_3984[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[4]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \local_temp_V_55_reg_3999[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \local_temp_V_56_reg_4004[7]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \local_temp_V_57_reg_4009[7]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[6]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \local_temp_V_59_reg_4019[7]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[5]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \local_temp_V_60_reg_4024[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[5]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \local_temp_V_61_reg_4029[7]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \local_temp_V_64_reg_4044[7]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[4]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \local_temp_V_65_reg_4049[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[6]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \local_temp_V_66_reg_4054[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \local_temp_V_68_reg_4064[7]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \local_temp_V_69_reg_4069[7]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[6]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \local_temp_V_70_reg_4074[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \local_temp_V_73_reg_3684[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \local_temp_V_74_reg_3689[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \local_temp_V_75_reg_3694[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \local_temp_V_77_reg_3704[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \local_temp_V_78_reg_3709[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \local_temp_V_79_reg_3714[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3774[7]_i_1\ : label is "soft_lutpair66";
begin
  B_V_data_1_sel_rd_reg_0 <= \^b_v_data_1_sel_rd_reg_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[575]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_A_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_A_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_A_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_A_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_A_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_A_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_A_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_A_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_A_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_A_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_A_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_A_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_A_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_A_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_A_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_A_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_A_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_A_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_A_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_A_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_A_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_A_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_A_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_A_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_A_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_A_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_A_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_A_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_A_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_A_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_A_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_A_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_A_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_A_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_A_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_A_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_A_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_A_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_A_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_A_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_A_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_A_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_A_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_A_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_A_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_A_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_A_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_A_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_A_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_A_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_A_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_A_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_A_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_A_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_A_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_A_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_A_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_A_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_A_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_A_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_A_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_A_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_A_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_A_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_A_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_A_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_A_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_A_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_A_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_A_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_A_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_A_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_A_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_A_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_A_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_A_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_A_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_A_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_A_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_A_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_A_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_A_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_A_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_A_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_A_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_A_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_A_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_A_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_A_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_A_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_A_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_A_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_A_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_A_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_A_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_A_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_A_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_A_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_A_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_A_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_A_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_A_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_A_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_A_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_A_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_A_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_A_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_A_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_A_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_A_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_A_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_A_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_A_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_A_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_A_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_A_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_A_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_A_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_A_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_A_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_A_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_A_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_A_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_A_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_A_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_A_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_A_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_A_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_A_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_A_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_A_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_A_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_A_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_A_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_A_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_A_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_A_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_A_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_A_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_A_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_A_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_A_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_A_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_A_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_A_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_A_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_A_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_A_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_A_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_A_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_A_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_A_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_A_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_A_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_A_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_A_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_A_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_A_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_A_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_A_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_A_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_A_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_A_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_A_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_A_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_A_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_A_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_A_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_A_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_A_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_A_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_A_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_A_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_A_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_A_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_A_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_A_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_A_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_A_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_A_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_A_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_A_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_A_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_A_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_A_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_A_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_A_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_A_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(288),
      Q => \B_V_data_1_payload_A_reg_n_3_[288]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(289),
      Q => \B_V_data_1_payload_A_reg_n_3_[289]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(290),
      Q => \B_V_data_1_payload_A_reg_n_3_[290]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(291),
      Q => \B_V_data_1_payload_A_reg_n_3_[291]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(292),
      Q => \B_V_data_1_payload_A_reg_n_3_[292]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(293),
      Q => \B_V_data_1_payload_A_reg_n_3_[293]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(294),
      Q => \B_V_data_1_payload_A_reg_n_3_[294]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(295),
      Q => \B_V_data_1_payload_A_reg_n_3_[295]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(296),
      Q => \B_V_data_1_payload_A_reg_n_3_[296]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(297),
      Q => \B_V_data_1_payload_A_reg_n_3_[297]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(298),
      Q => \B_V_data_1_payload_A_reg_n_3_[298]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(299),
      Q => \B_V_data_1_payload_A_reg_n_3_[299]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(300),
      Q => \B_V_data_1_payload_A_reg_n_3_[300]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(301),
      Q => \B_V_data_1_payload_A_reg_n_3_[301]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(302),
      Q => \B_V_data_1_payload_A_reg_n_3_[302]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(303),
      Q => \B_V_data_1_payload_A_reg_n_3_[303]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(304),
      Q => \B_V_data_1_payload_A_reg_n_3_[304]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(305),
      Q => \B_V_data_1_payload_A_reg_n_3_[305]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(306),
      Q => \B_V_data_1_payload_A_reg_n_3_[306]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(307),
      Q => \B_V_data_1_payload_A_reg_n_3_[307]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(308),
      Q => \B_V_data_1_payload_A_reg_n_3_[308]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(309),
      Q => \B_V_data_1_payload_A_reg_n_3_[309]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(310),
      Q => \B_V_data_1_payload_A_reg_n_3_[310]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(311),
      Q => \B_V_data_1_payload_A_reg_n_3_[311]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(312),
      Q => \B_V_data_1_payload_A_reg_n_3_[312]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(313),
      Q => \B_V_data_1_payload_A_reg_n_3_[313]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(314),
      Q => \B_V_data_1_payload_A_reg_n_3_[314]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(315),
      Q => \B_V_data_1_payload_A_reg_n_3_[315]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(316),
      Q => \B_V_data_1_payload_A_reg_n_3_[316]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(317),
      Q => \B_V_data_1_payload_A_reg_n_3_[317]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(318),
      Q => \B_V_data_1_payload_A_reg_n_3_[318]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(319),
      Q => \B_V_data_1_payload_A_reg_n_3_[319]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(320),
      Q => \B_V_data_1_payload_A_reg_n_3_[320]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(321),
      Q => \B_V_data_1_payload_A_reg_n_3_[321]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(322),
      Q => \B_V_data_1_payload_A_reg_n_3_[322]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(323),
      Q => \B_V_data_1_payload_A_reg_n_3_[323]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(324),
      Q => \B_V_data_1_payload_A_reg_n_3_[324]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(325),
      Q => \B_V_data_1_payload_A_reg_n_3_[325]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(326),
      Q => \B_V_data_1_payload_A_reg_n_3_[326]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(327),
      Q => \B_V_data_1_payload_A_reg_n_3_[327]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(328),
      Q => \B_V_data_1_payload_A_reg_n_3_[328]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(329),
      Q => \B_V_data_1_payload_A_reg_n_3_[329]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(330),
      Q => \B_V_data_1_payload_A_reg_n_3_[330]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(331),
      Q => \B_V_data_1_payload_A_reg_n_3_[331]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(332),
      Q => \B_V_data_1_payload_A_reg_n_3_[332]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(333),
      Q => \B_V_data_1_payload_A_reg_n_3_[333]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(334),
      Q => \B_V_data_1_payload_A_reg_n_3_[334]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(335),
      Q => \B_V_data_1_payload_A_reg_n_3_[335]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(336),
      Q => \B_V_data_1_payload_A_reg_n_3_[336]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(337),
      Q => \B_V_data_1_payload_A_reg_n_3_[337]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(338),
      Q => \B_V_data_1_payload_A_reg_n_3_[338]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(339),
      Q => \B_V_data_1_payload_A_reg_n_3_[339]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(340),
      Q => \B_V_data_1_payload_A_reg_n_3_[340]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(341),
      Q => \B_V_data_1_payload_A_reg_n_3_[341]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(342),
      Q => \B_V_data_1_payload_A_reg_n_3_[342]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(343),
      Q => \B_V_data_1_payload_A_reg_n_3_[343]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(344),
      Q => \B_V_data_1_payload_A_reg_n_3_[344]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(345),
      Q => \B_V_data_1_payload_A_reg_n_3_[345]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(346),
      Q => \B_V_data_1_payload_A_reg_n_3_[346]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(347),
      Q => \B_V_data_1_payload_A_reg_n_3_[347]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(348),
      Q => \B_V_data_1_payload_A_reg_n_3_[348]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(349),
      Q => \B_V_data_1_payload_A_reg_n_3_[349]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(350),
      Q => \B_V_data_1_payload_A_reg_n_3_[350]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(351),
      Q => \B_V_data_1_payload_A_reg_n_3_[351]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(352),
      Q => \B_V_data_1_payload_A_reg_n_3_[352]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(353),
      Q => \B_V_data_1_payload_A_reg_n_3_[353]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(354),
      Q => \B_V_data_1_payload_A_reg_n_3_[354]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(355),
      Q => \B_V_data_1_payload_A_reg_n_3_[355]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(356),
      Q => \B_V_data_1_payload_A_reg_n_3_[356]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(357),
      Q => \B_V_data_1_payload_A_reg_n_3_[357]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(358),
      Q => \B_V_data_1_payload_A_reg_n_3_[358]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(359),
      Q => \B_V_data_1_payload_A_reg_n_3_[359]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(360),
      Q => \B_V_data_1_payload_A_reg_n_3_[360]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(361),
      Q => \B_V_data_1_payload_A_reg_n_3_[361]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(362),
      Q => \B_V_data_1_payload_A_reg_n_3_[362]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(363),
      Q => \B_V_data_1_payload_A_reg_n_3_[363]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(364),
      Q => \B_V_data_1_payload_A_reg_n_3_[364]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(365),
      Q => \B_V_data_1_payload_A_reg_n_3_[365]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(366),
      Q => \B_V_data_1_payload_A_reg_n_3_[366]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(367),
      Q => \B_V_data_1_payload_A_reg_n_3_[367]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(368),
      Q => \B_V_data_1_payload_A_reg_n_3_[368]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(369),
      Q => \B_V_data_1_payload_A_reg_n_3_[369]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(370),
      Q => \B_V_data_1_payload_A_reg_n_3_[370]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(371),
      Q => \B_V_data_1_payload_A_reg_n_3_[371]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(372),
      Q => \B_V_data_1_payload_A_reg_n_3_[372]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(373),
      Q => \B_V_data_1_payload_A_reg_n_3_[373]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(374),
      Q => \B_V_data_1_payload_A_reg_n_3_[374]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(375),
      Q => \B_V_data_1_payload_A_reg_n_3_[375]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(376),
      Q => \B_V_data_1_payload_A_reg_n_3_[376]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(377),
      Q => \B_V_data_1_payload_A_reg_n_3_[377]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(378),
      Q => \B_V_data_1_payload_A_reg_n_3_[378]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(379),
      Q => \B_V_data_1_payload_A_reg_n_3_[379]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(380),
      Q => \B_V_data_1_payload_A_reg_n_3_[380]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(381),
      Q => \B_V_data_1_payload_A_reg_n_3_[381]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(382),
      Q => \B_V_data_1_payload_A_reg_n_3_[382]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(383),
      Q => \B_V_data_1_payload_A_reg_n_3_[383]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(384),
      Q => \B_V_data_1_payload_A_reg_n_3_[384]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(385),
      Q => \B_V_data_1_payload_A_reg_n_3_[385]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(386),
      Q => \B_V_data_1_payload_A_reg_n_3_[386]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(387),
      Q => \B_V_data_1_payload_A_reg_n_3_[387]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(388),
      Q => \B_V_data_1_payload_A_reg_n_3_[388]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(389),
      Q => \B_V_data_1_payload_A_reg_n_3_[389]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(390),
      Q => \B_V_data_1_payload_A_reg_n_3_[390]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(391),
      Q => \B_V_data_1_payload_A_reg_n_3_[391]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(392),
      Q => \B_V_data_1_payload_A_reg_n_3_[392]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(393),
      Q => \B_V_data_1_payload_A_reg_n_3_[393]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(394),
      Q => \B_V_data_1_payload_A_reg_n_3_[394]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(395),
      Q => \B_V_data_1_payload_A_reg_n_3_[395]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(396),
      Q => \B_V_data_1_payload_A_reg_n_3_[396]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(397),
      Q => \B_V_data_1_payload_A_reg_n_3_[397]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(398),
      Q => \B_V_data_1_payload_A_reg_n_3_[398]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(399),
      Q => \B_V_data_1_payload_A_reg_n_3_[399]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(400),
      Q => \B_V_data_1_payload_A_reg_n_3_[400]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(401),
      Q => \B_V_data_1_payload_A_reg_n_3_[401]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(402),
      Q => \B_V_data_1_payload_A_reg_n_3_[402]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(403),
      Q => \B_V_data_1_payload_A_reg_n_3_[403]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(404),
      Q => \B_V_data_1_payload_A_reg_n_3_[404]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(405),
      Q => \B_V_data_1_payload_A_reg_n_3_[405]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(406),
      Q => \B_V_data_1_payload_A_reg_n_3_[406]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(407),
      Q => \B_V_data_1_payload_A_reg_n_3_[407]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(408),
      Q => \B_V_data_1_payload_A_reg_n_3_[408]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(409),
      Q => \B_V_data_1_payload_A_reg_n_3_[409]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(410),
      Q => \B_V_data_1_payload_A_reg_n_3_[410]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(411),
      Q => \B_V_data_1_payload_A_reg_n_3_[411]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(412),
      Q => \B_V_data_1_payload_A_reg_n_3_[412]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(413),
      Q => \B_V_data_1_payload_A_reg_n_3_[413]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(414),
      Q => \B_V_data_1_payload_A_reg_n_3_[414]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(415),
      Q => \B_V_data_1_payload_A_reg_n_3_[415]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(416),
      Q => \B_V_data_1_payload_A_reg_n_3_[416]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(417),
      Q => \B_V_data_1_payload_A_reg_n_3_[417]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(418),
      Q => \B_V_data_1_payload_A_reg_n_3_[418]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(419),
      Q => \B_V_data_1_payload_A_reg_n_3_[419]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(420),
      Q => \B_V_data_1_payload_A_reg_n_3_[420]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(421),
      Q => \B_V_data_1_payload_A_reg_n_3_[421]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(422),
      Q => \B_V_data_1_payload_A_reg_n_3_[422]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(423),
      Q => \B_V_data_1_payload_A_reg_n_3_[423]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(424),
      Q => \B_V_data_1_payload_A_reg_n_3_[424]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(425),
      Q => \B_V_data_1_payload_A_reg_n_3_[425]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(426),
      Q => \B_V_data_1_payload_A_reg_n_3_[426]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(427),
      Q => \B_V_data_1_payload_A_reg_n_3_[427]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(428),
      Q => \B_V_data_1_payload_A_reg_n_3_[428]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(429),
      Q => \B_V_data_1_payload_A_reg_n_3_[429]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(430),
      Q => \B_V_data_1_payload_A_reg_n_3_[430]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(431),
      Q => \B_V_data_1_payload_A_reg_n_3_[431]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(432),
      Q => \B_V_data_1_payload_A_reg_n_3_[432]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(433),
      Q => \B_V_data_1_payload_A_reg_n_3_[433]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(434),
      Q => \B_V_data_1_payload_A_reg_n_3_[434]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(435),
      Q => \B_V_data_1_payload_A_reg_n_3_[435]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(436),
      Q => \B_V_data_1_payload_A_reg_n_3_[436]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(437),
      Q => \B_V_data_1_payload_A_reg_n_3_[437]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(438),
      Q => \B_V_data_1_payload_A_reg_n_3_[438]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(439),
      Q => \B_V_data_1_payload_A_reg_n_3_[439]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(440),
      Q => \B_V_data_1_payload_A_reg_n_3_[440]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(441),
      Q => \B_V_data_1_payload_A_reg_n_3_[441]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(442),
      Q => \B_V_data_1_payload_A_reg_n_3_[442]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(443),
      Q => \B_V_data_1_payload_A_reg_n_3_[443]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(444),
      Q => \B_V_data_1_payload_A_reg_n_3_[444]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(445),
      Q => \B_V_data_1_payload_A_reg_n_3_[445]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(446),
      Q => \B_V_data_1_payload_A_reg_n_3_[446]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(447),
      Q => \B_V_data_1_payload_A_reg_n_3_[447]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(448),
      Q => \B_V_data_1_payload_A_reg_n_3_[448]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(449),
      Q => \B_V_data_1_payload_A_reg_n_3_[449]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(450),
      Q => \B_V_data_1_payload_A_reg_n_3_[450]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(451),
      Q => \B_V_data_1_payload_A_reg_n_3_[451]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(452),
      Q => \B_V_data_1_payload_A_reg_n_3_[452]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(453),
      Q => \B_V_data_1_payload_A_reg_n_3_[453]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(454),
      Q => \B_V_data_1_payload_A_reg_n_3_[454]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(455),
      Q => \B_V_data_1_payload_A_reg_n_3_[455]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(456),
      Q => \B_V_data_1_payload_A_reg_n_3_[456]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(457),
      Q => \B_V_data_1_payload_A_reg_n_3_[457]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(458),
      Q => \B_V_data_1_payload_A_reg_n_3_[458]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(459),
      Q => \B_V_data_1_payload_A_reg_n_3_[459]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(460),
      Q => \B_V_data_1_payload_A_reg_n_3_[460]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(461),
      Q => \B_V_data_1_payload_A_reg_n_3_[461]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(462),
      Q => \B_V_data_1_payload_A_reg_n_3_[462]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(463),
      Q => \B_V_data_1_payload_A_reg_n_3_[463]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(464),
      Q => \B_V_data_1_payload_A_reg_n_3_[464]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(465),
      Q => \B_V_data_1_payload_A_reg_n_3_[465]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(466),
      Q => \B_V_data_1_payload_A_reg_n_3_[466]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(467),
      Q => \B_V_data_1_payload_A_reg_n_3_[467]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(468),
      Q => \B_V_data_1_payload_A_reg_n_3_[468]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(469),
      Q => \B_V_data_1_payload_A_reg_n_3_[469]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(470),
      Q => \B_V_data_1_payload_A_reg_n_3_[470]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(471),
      Q => \B_V_data_1_payload_A_reg_n_3_[471]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(472),
      Q => \B_V_data_1_payload_A_reg_n_3_[472]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(473),
      Q => \B_V_data_1_payload_A_reg_n_3_[473]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(474),
      Q => \B_V_data_1_payload_A_reg_n_3_[474]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(475),
      Q => \B_V_data_1_payload_A_reg_n_3_[475]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(476),
      Q => \B_V_data_1_payload_A_reg_n_3_[476]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(477),
      Q => \B_V_data_1_payload_A_reg_n_3_[477]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(478),
      Q => \B_V_data_1_payload_A_reg_n_3_[478]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(479),
      Q => \B_V_data_1_payload_A_reg_n_3_[479]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(480),
      Q => \B_V_data_1_payload_A_reg_n_3_[480]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(481),
      Q => \B_V_data_1_payload_A_reg_n_3_[481]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(482),
      Q => \B_V_data_1_payload_A_reg_n_3_[482]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(483),
      Q => \B_V_data_1_payload_A_reg_n_3_[483]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(484),
      Q => \B_V_data_1_payload_A_reg_n_3_[484]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(485),
      Q => \B_V_data_1_payload_A_reg_n_3_[485]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(486),
      Q => \B_V_data_1_payload_A_reg_n_3_[486]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(487),
      Q => \B_V_data_1_payload_A_reg_n_3_[487]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(488),
      Q => \B_V_data_1_payload_A_reg_n_3_[488]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(489),
      Q => \B_V_data_1_payload_A_reg_n_3_[489]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(490),
      Q => \B_V_data_1_payload_A_reg_n_3_[490]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(491),
      Q => \B_V_data_1_payload_A_reg_n_3_[491]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(492),
      Q => \B_V_data_1_payload_A_reg_n_3_[492]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(493),
      Q => \B_V_data_1_payload_A_reg_n_3_[493]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(494),
      Q => \B_V_data_1_payload_A_reg_n_3_[494]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(495),
      Q => \B_V_data_1_payload_A_reg_n_3_[495]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(496),
      Q => \B_V_data_1_payload_A_reg_n_3_[496]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(497),
      Q => \B_V_data_1_payload_A_reg_n_3_[497]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(498),
      Q => \B_V_data_1_payload_A_reg_n_3_[498]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(499),
      Q => \B_V_data_1_payload_A_reg_n_3_[499]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(500),
      Q => \B_V_data_1_payload_A_reg_n_3_[500]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(501),
      Q => \B_V_data_1_payload_A_reg_n_3_[501]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(502),
      Q => \B_V_data_1_payload_A_reg_n_3_[502]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(503),
      Q => \B_V_data_1_payload_A_reg_n_3_[503]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(504),
      Q => \B_V_data_1_payload_A_reg_n_3_[504]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(505),
      Q => \B_V_data_1_payload_A_reg_n_3_[505]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(506),
      Q => \B_V_data_1_payload_A_reg_n_3_[506]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(507),
      Q => \B_V_data_1_payload_A_reg_n_3_[507]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(508),
      Q => \B_V_data_1_payload_A_reg_n_3_[508]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(509),
      Q => \B_V_data_1_payload_A_reg_n_3_[509]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(510),
      Q => \B_V_data_1_payload_A_reg_n_3_[510]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(511),
      Q => \B_V_data_1_payload_A_reg_n_3_[511]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(512),
      Q => \B_V_data_1_payload_A_reg_n_3_[512]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[513]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(513),
      Q => \B_V_data_1_payload_A_reg_n_3_[513]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[514]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(514),
      Q => \B_V_data_1_payload_A_reg_n_3_[514]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[515]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(515),
      Q => \B_V_data_1_payload_A_reg_n_3_[515]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[516]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(516),
      Q => \B_V_data_1_payload_A_reg_n_3_[516]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[517]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(517),
      Q => \B_V_data_1_payload_A_reg_n_3_[517]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[518]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(518),
      Q => \B_V_data_1_payload_A_reg_n_3_[518]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[519]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(519),
      Q => \B_V_data_1_payload_A_reg_n_3_[519]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[520]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(520),
      Q => \B_V_data_1_payload_A_reg_n_3_[520]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[521]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(521),
      Q => \B_V_data_1_payload_A_reg_n_3_[521]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[522]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(522),
      Q => \B_V_data_1_payload_A_reg_n_3_[522]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[523]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(523),
      Q => \B_V_data_1_payload_A_reg_n_3_[523]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[524]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(524),
      Q => \B_V_data_1_payload_A_reg_n_3_[524]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[525]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(525),
      Q => \B_V_data_1_payload_A_reg_n_3_[525]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[526]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(526),
      Q => \B_V_data_1_payload_A_reg_n_3_[526]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[527]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(527),
      Q => \B_V_data_1_payload_A_reg_n_3_[527]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[528]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(528),
      Q => \B_V_data_1_payload_A_reg_n_3_[528]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[529]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(529),
      Q => \B_V_data_1_payload_A_reg_n_3_[529]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[530]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(530),
      Q => \B_V_data_1_payload_A_reg_n_3_[530]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[531]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(531),
      Q => \B_V_data_1_payload_A_reg_n_3_[531]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[532]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(532),
      Q => \B_V_data_1_payload_A_reg_n_3_[532]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[533]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(533),
      Q => \B_V_data_1_payload_A_reg_n_3_[533]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[534]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(534),
      Q => \B_V_data_1_payload_A_reg_n_3_[534]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[535]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(535),
      Q => \B_V_data_1_payload_A_reg_n_3_[535]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[536]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(536),
      Q => \B_V_data_1_payload_A_reg_n_3_[536]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[537]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(537),
      Q => \B_V_data_1_payload_A_reg_n_3_[537]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[538]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(538),
      Q => \B_V_data_1_payload_A_reg_n_3_[538]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(539),
      Q => \B_V_data_1_payload_A_reg_n_3_[539]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[540]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(540),
      Q => \B_V_data_1_payload_A_reg_n_3_[540]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[541]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(541),
      Q => \B_V_data_1_payload_A_reg_n_3_[541]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[542]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(542),
      Q => \B_V_data_1_payload_A_reg_n_3_[542]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[543]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(543),
      Q => \B_V_data_1_payload_A_reg_n_3_[543]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[544]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(544),
      Q => \B_V_data_1_payload_A_reg_n_3_[544]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[545]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(545),
      Q => \B_V_data_1_payload_A_reg_n_3_[545]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[546]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(546),
      Q => \B_V_data_1_payload_A_reg_n_3_[546]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[547]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(547),
      Q => \B_V_data_1_payload_A_reg_n_3_[547]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[548]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(548),
      Q => \B_V_data_1_payload_A_reg_n_3_[548]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[549]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(549),
      Q => \B_V_data_1_payload_A_reg_n_3_[549]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[550]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(550),
      Q => \B_V_data_1_payload_A_reg_n_3_[550]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[551]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(551),
      Q => \B_V_data_1_payload_A_reg_n_3_[551]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[552]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(552),
      Q => \B_V_data_1_payload_A_reg_n_3_[552]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[553]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(553),
      Q => \B_V_data_1_payload_A_reg_n_3_[553]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[554]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(554),
      Q => \B_V_data_1_payload_A_reg_n_3_[554]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(555),
      Q => \B_V_data_1_payload_A_reg_n_3_[555]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(556),
      Q => \B_V_data_1_payload_A_reg_n_3_[556]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(557),
      Q => \B_V_data_1_payload_A_reg_n_3_[557]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(558),
      Q => \B_V_data_1_payload_A_reg_n_3_[558]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(559),
      Q => \B_V_data_1_payload_A_reg_n_3_[559]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(560),
      Q => \B_V_data_1_payload_A_reg_n_3_[560]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(561),
      Q => \B_V_data_1_payload_A_reg_n_3_[561]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(562),
      Q => \B_V_data_1_payload_A_reg_n_3_[562]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(563),
      Q => \B_V_data_1_payload_A_reg_n_3_[563]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(564),
      Q => \B_V_data_1_payload_A_reg_n_3_[564]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(565),
      Q => \B_V_data_1_payload_A_reg_n_3_[565]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(566),
      Q => \B_V_data_1_payload_A_reg_n_3_[566]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(567),
      Q => \B_V_data_1_payload_A_reg_n_3_[567]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(568),
      Q => \B_V_data_1_payload_A_reg_n_3_[568]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(569),
      Q => \B_V_data_1_payload_A_reg_n_3_[569]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(570),
      Q => \B_V_data_1_payload_A_reg_n_3_[570]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(571),
      Q => \B_V_data_1_payload_A_reg_n_3_[571]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(572),
      Q => \B_V_data_1_payload_A_reg_n_3_[572]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(573),
      Q => \B_V_data_1_payload_A_reg_n_3_[573]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(574),
      Q => \B_V_data_1_payload_A_reg_n_3_[574]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(575),
      Q => \B_V_data_1_payload_A_reg_n_3_[575]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_A_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_A_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_A_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_A_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_A_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_A_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_A_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_A_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_A_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_A_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_A_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_A_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_A_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_A_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_A_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_A_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_A_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_A_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_A_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_A_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_A_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_A_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_A_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_A_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_A_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_A_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_A_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_A_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_A_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_A_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_A_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_A_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_A_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_A_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_A_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_A_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[575]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_B_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_B_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_B_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_B_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_B_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_B_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_B_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_B_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_B_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_B_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_B_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_B_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_B_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_B_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_B_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_B_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_B_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_B_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_B_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_B_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_B_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_B_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_B_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_B_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_B_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_B_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_B_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_B_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_B_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_B_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_B_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_B_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_B_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_B_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_B_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_B_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_B_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_B_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_B_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_B_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_B_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_B_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_B_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_B_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_B_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_B_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_B_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_B_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_B_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_B_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_B_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_B_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_B_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_B_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_B_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_B_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_B_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_B_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_B_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_B_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_B_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_B_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_B_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_B_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_B_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_B_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_B_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_B_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_B_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_B_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_B_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_B_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_B_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_B_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_B_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_B_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_B_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_B_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_B_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_B_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_B_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_B_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_B_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_B_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_B_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_B_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_B_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_B_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_B_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_B_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_B_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_B_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_B_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_B_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_B_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_B_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_B_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_B_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_B_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_B_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_B_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_B_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_B_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_B_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_B_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_B_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_B_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_B_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_B_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_B_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_B_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_B_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_B_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_B_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_B_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_B_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_B_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_B_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_B_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_B_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_B_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_B_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_B_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_B_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_B_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_B_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_B_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_B_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_B_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_B_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_B_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_B_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_B_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_B_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_B_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_B_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_B_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_B_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_B_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_B_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_B_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_B_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_B_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_B_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_B_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_B_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_B_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_B_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_B_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_B_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_B_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_B_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_B_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_B_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_B_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_B_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_B_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_B_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_B_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_B_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_B_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_B_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_B_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_B_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_B_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_B_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_B_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_B_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_B_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_B_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_B_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_B_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_B_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_B_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_B_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_B_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_B_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_B_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_B_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_B_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_B_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_B_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_B_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_B_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_B_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_B_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_B_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_B_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(288),
      Q => \B_V_data_1_payload_B_reg_n_3_[288]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(289),
      Q => \B_V_data_1_payload_B_reg_n_3_[289]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(290),
      Q => \B_V_data_1_payload_B_reg_n_3_[290]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(291),
      Q => \B_V_data_1_payload_B_reg_n_3_[291]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(292),
      Q => \B_V_data_1_payload_B_reg_n_3_[292]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(293),
      Q => \B_V_data_1_payload_B_reg_n_3_[293]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(294),
      Q => \B_V_data_1_payload_B_reg_n_3_[294]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(295),
      Q => \B_V_data_1_payload_B_reg_n_3_[295]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(296),
      Q => \B_V_data_1_payload_B_reg_n_3_[296]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(297),
      Q => \B_V_data_1_payload_B_reg_n_3_[297]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(298),
      Q => \B_V_data_1_payload_B_reg_n_3_[298]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(299),
      Q => \B_V_data_1_payload_B_reg_n_3_[299]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(300),
      Q => \B_V_data_1_payload_B_reg_n_3_[300]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(301),
      Q => \B_V_data_1_payload_B_reg_n_3_[301]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(302),
      Q => \B_V_data_1_payload_B_reg_n_3_[302]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(303),
      Q => \B_V_data_1_payload_B_reg_n_3_[303]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(304),
      Q => \B_V_data_1_payload_B_reg_n_3_[304]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(305),
      Q => \B_V_data_1_payload_B_reg_n_3_[305]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(306),
      Q => \B_V_data_1_payload_B_reg_n_3_[306]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(307),
      Q => \B_V_data_1_payload_B_reg_n_3_[307]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(308),
      Q => \B_V_data_1_payload_B_reg_n_3_[308]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(309),
      Q => \B_V_data_1_payload_B_reg_n_3_[309]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(310),
      Q => \B_V_data_1_payload_B_reg_n_3_[310]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(311),
      Q => \B_V_data_1_payload_B_reg_n_3_[311]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(312),
      Q => \B_V_data_1_payload_B_reg_n_3_[312]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(313),
      Q => \B_V_data_1_payload_B_reg_n_3_[313]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(314),
      Q => \B_V_data_1_payload_B_reg_n_3_[314]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(315),
      Q => \B_V_data_1_payload_B_reg_n_3_[315]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(316),
      Q => \B_V_data_1_payload_B_reg_n_3_[316]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(317),
      Q => \B_V_data_1_payload_B_reg_n_3_[317]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(318),
      Q => \B_V_data_1_payload_B_reg_n_3_[318]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(319),
      Q => \B_V_data_1_payload_B_reg_n_3_[319]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(320),
      Q => \B_V_data_1_payload_B_reg_n_3_[320]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(321),
      Q => \B_V_data_1_payload_B_reg_n_3_[321]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(322),
      Q => \B_V_data_1_payload_B_reg_n_3_[322]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(323),
      Q => \B_V_data_1_payload_B_reg_n_3_[323]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(324),
      Q => \B_V_data_1_payload_B_reg_n_3_[324]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(325),
      Q => \B_V_data_1_payload_B_reg_n_3_[325]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(326),
      Q => \B_V_data_1_payload_B_reg_n_3_[326]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(327),
      Q => \B_V_data_1_payload_B_reg_n_3_[327]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(328),
      Q => \B_V_data_1_payload_B_reg_n_3_[328]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(329),
      Q => \B_V_data_1_payload_B_reg_n_3_[329]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(330),
      Q => \B_V_data_1_payload_B_reg_n_3_[330]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(331),
      Q => \B_V_data_1_payload_B_reg_n_3_[331]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(332),
      Q => \B_V_data_1_payload_B_reg_n_3_[332]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(333),
      Q => \B_V_data_1_payload_B_reg_n_3_[333]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(334),
      Q => \B_V_data_1_payload_B_reg_n_3_[334]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(335),
      Q => \B_V_data_1_payload_B_reg_n_3_[335]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(336),
      Q => \B_V_data_1_payload_B_reg_n_3_[336]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(337),
      Q => \B_V_data_1_payload_B_reg_n_3_[337]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(338),
      Q => \B_V_data_1_payload_B_reg_n_3_[338]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(339),
      Q => \B_V_data_1_payload_B_reg_n_3_[339]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(340),
      Q => \B_V_data_1_payload_B_reg_n_3_[340]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(341),
      Q => \B_V_data_1_payload_B_reg_n_3_[341]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(342),
      Q => \B_V_data_1_payload_B_reg_n_3_[342]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(343),
      Q => \B_V_data_1_payload_B_reg_n_3_[343]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(344),
      Q => \B_V_data_1_payload_B_reg_n_3_[344]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(345),
      Q => \B_V_data_1_payload_B_reg_n_3_[345]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(346),
      Q => \B_V_data_1_payload_B_reg_n_3_[346]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(347),
      Q => \B_V_data_1_payload_B_reg_n_3_[347]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(348),
      Q => \B_V_data_1_payload_B_reg_n_3_[348]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(349),
      Q => \B_V_data_1_payload_B_reg_n_3_[349]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(350),
      Q => \B_V_data_1_payload_B_reg_n_3_[350]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(351),
      Q => \B_V_data_1_payload_B_reg_n_3_[351]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(352),
      Q => \B_V_data_1_payload_B_reg_n_3_[352]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(353),
      Q => \B_V_data_1_payload_B_reg_n_3_[353]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(354),
      Q => \B_V_data_1_payload_B_reg_n_3_[354]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(355),
      Q => \B_V_data_1_payload_B_reg_n_3_[355]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(356),
      Q => \B_V_data_1_payload_B_reg_n_3_[356]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(357),
      Q => \B_V_data_1_payload_B_reg_n_3_[357]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(358),
      Q => \B_V_data_1_payload_B_reg_n_3_[358]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(359),
      Q => \B_V_data_1_payload_B_reg_n_3_[359]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(360),
      Q => \B_V_data_1_payload_B_reg_n_3_[360]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(361),
      Q => \B_V_data_1_payload_B_reg_n_3_[361]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(362),
      Q => \B_V_data_1_payload_B_reg_n_3_[362]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(363),
      Q => \B_V_data_1_payload_B_reg_n_3_[363]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(364),
      Q => \B_V_data_1_payload_B_reg_n_3_[364]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(365),
      Q => \B_V_data_1_payload_B_reg_n_3_[365]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(366),
      Q => \B_V_data_1_payload_B_reg_n_3_[366]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(367),
      Q => \B_V_data_1_payload_B_reg_n_3_[367]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(368),
      Q => \B_V_data_1_payload_B_reg_n_3_[368]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(369),
      Q => \B_V_data_1_payload_B_reg_n_3_[369]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(370),
      Q => \B_V_data_1_payload_B_reg_n_3_[370]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(371),
      Q => \B_V_data_1_payload_B_reg_n_3_[371]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(372),
      Q => \B_V_data_1_payload_B_reg_n_3_[372]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(373),
      Q => \B_V_data_1_payload_B_reg_n_3_[373]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(374),
      Q => \B_V_data_1_payload_B_reg_n_3_[374]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(375),
      Q => \B_V_data_1_payload_B_reg_n_3_[375]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(376),
      Q => \B_V_data_1_payload_B_reg_n_3_[376]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(377),
      Q => \B_V_data_1_payload_B_reg_n_3_[377]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(378),
      Q => \B_V_data_1_payload_B_reg_n_3_[378]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(379),
      Q => \B_V_data_1_payload_B_reg_n_3_[379]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(380),
      Q => \B_V_data_1_payload_B_reg_n_3_[380]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(381),
      Q => \B_V_data_1_payload_B_reg_n_3_[381]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(382),
      Q => \B_V_data_1_payload_B_reg_n_3_[382]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(383),
      Q => \B_V_data_1_payload_B_reg_n_3_[383]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(384),
      Q => \B_V_data_1_payload_B_reg_n_3_[384]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(385),
      Q => \B_V_data_1_payload_B_reg_n_3_[385]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(386),
      Q => \B_V_data_1_payload_B_reg_n_3_[386]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(387),
      Q => \B_V_data_1_payload_B_reg_n_3_[387]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(388),
      Q => \B_V_data_1_payload_B_reg_n_3_[388]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(389),
      Q => \B_V_data_1_payload_B_reg_n_3_[389]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(390),
      Q => \B_V_data_1_payload_B_reg_n_3_[390]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(391),
      Q => \B_V_data_1_payload_B_reg_n_3_[391]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(392),
      Q => \B_V_data_1_payload_B_reg_n_3_[392]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(393),
      Q => \B_V_data_1_payload_B_reg_n_3_[393]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(394),
      Q => \B_V_data_1_payload_B_reg_n_3_[394]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(395),
      Q => \B_V_data_1_payload_B_reg_n_3_[395]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(396),
      Q => \B_V_data_1_payload_B_reg_n_3_[396]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(397),
      Q => \B_V_data_1_payload_B_reg_n_3_[397]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(398),
      Q => \B_V_data_1_payload_B_reg_n_3_[398]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(399),
      Q => \B_V_data_1_payload_B_reg_n_3_[399]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(400),
      Q => \B_V_data_1_payload_B_reg_n_3_[400]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(401),
      Q => \B_V_data_1_payload_B_reg_n_3_[401]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(402),
      Q => \B_V_data_1_payload_B_reg_n_3_[402]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(403),
      Q => \B_V_data_1_payload_B_reg_n_3_[403]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(404),
      Q => \B_V_data_1_payload_B_reg_n_3_[404]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(405),
      Q => \B_V_data_1_payload_B_reg_n_3_[405]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(406),
      Q => \B_V_data_1_payload_B_reg_n_3_[406]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(407),
      Q => \B_V_data_1_payload_B_reg_n_3_[407]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(408),
      Q => \B_V_data_1_payload_B_reg_n_3_[408]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(409),
      Q => \B_V_data_1_payload_B_reg_n_3_[409]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(410),
      Q => \B_V_data_1_payload_B_reg_n_3_[410]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(411),
      Q => \B_V_data_1_payload_B_reg_n_3_[411]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(412),
      Q => \B_V_data_1_payload_B_reg_n_3_[412]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(413),
      Q => \B_V_data_1_payload_B_reg_n_3_[413]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(414),
      Q => \B_V_data_1_payload_B_reg_n_3_[414]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(415),
      Q => \B_V_data_1_payload_B_reg_n_3_[415]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(416),
      Q => \B_V_data_1_payload_B_reg_n_3_[416]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(417),
      Q => \B_V_data_1_payload_B_reg_n_3_[417]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(418),
      Q => \B_V_data_1_payload_B_reg_n_3_[418]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(419),
      Q => \B_V_data_1_payload_B_reg_n_3_[419]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(420),
      Q => \B_V_data_1_payload_B_reg_n_3_[420]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(421),
      Q => \B_V_data_1_payload_B_reg_n_3_[421]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(422),
      Q => \B_V_data_1_payload_B_reg_n_3_[422]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(423),
      Q => \B_V_data_1_payload_B_reg_n_3_[423]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(424),
      Q => \B_V_data_1_payload_B_reg_n_3_[424]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(425),
      Q => \B_V_data_1_payload_B_reg_n_3_[425]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(426),
      Q => \B_V_data_1_payload_B_reg_n_3_[426]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(427),
      Q => \B_V_data_1_payload_B_reg_n_3_[427]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(428),
      Q => \B_V_data_1_payload_B_reg_n_3_[428]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(429),
      Q => \B_V_data_1_payload_B_reg_n_3_[429]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(430),
      Q => \B_V_data_1_payload_B_reg_n_3_[430]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(431),
      Q => \B_V_data_1_payload_B_reg_n_3_[431]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(432),
      Q => \B_V_data_1_payload_B_reg_n_3_[432]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(433),
      Q => \B_V_data_1_payload_B_reg_n_3_[433]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(434),
      Q => \B_V_data_1_payload_B_reg_n_3_[434]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(435),
      Q => \B_V_data_1_payload_B_reg_n_3_[435]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(436),
      Q => \B_V_data_1_payload_B_reg_n_3_[436]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(437),
      Q => \B_V_data_1_payload_B_reg_n_3_[437]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(438),
      Q => \B_V_data_1_payload_B_reg_n_3_[438]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(439),
      Q => \B_V_data_1_payload_B_reg_n_3_[439]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(440),
      Q => \B_V_data_1_payload_B_reg_n_3_[440]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(441),
      Q => \B_V_data_1_payload_B_reg_n_3_[441]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(442),
      Q => \B_V_data_1_payload_B_reg_n_3_[442]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(443),
      Q => \B_V_data_1_payload_B_reg_n_3_[443]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(444),
      Q => \B_V_data_1_payload_B_reg_n_3_[444]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(445),
      Q => \B_V_data_1_payload_B_reg_n_3_[445]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(446),
      Q => \B_V_data_1_payload_B_reg_n_3_[446]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(447),
      Q => \B_V_data_1_payload_B_reg_n_3_[447]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(448),
      Q => \B_V_data_1_payload_B_reg_n_3_[448]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(449),
      Q => \B_V_data_1_payload_B_reg_n_3_[449]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(450),
      Q => \B_V_data_1_payload_B_reg_n_3_[450]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(451),
      Q => \B_V_data_1_payload_B_reg_n_3_[451]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(452),
      Q => \B_V_data_1_payload_B_reg_n_3_[452]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(453),
      Q => \B_V_data_1_payload_B_reg_n_3_[453]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(454),
      Q => \B_V_data_1_payload_B_reg_n_3_[454]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(455),
      Q => \B_V_data_1_payload_B_reg_n_3_[455]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(456),
      Q => \B_V_data_1_payload_B_reg_n_3_[456]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(457),
      Q => \B_V_data_1_payload_B_reg_n_3_[457]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(458),
      Q => \B_V_data_1_payload_B_reg_n_3_[458]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(459),
      Q => \B_V_data_1_payload_B_reg_n_3_[459]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(460),
      Q => \B_V_data_1_payload_B_reg_n_3_[460]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(461),
      Q => \B_V_data_1_payload_B_reg_n_3_[461]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(462),
      Q => \B_V_data_1_payload_B_reg_n_3_[462]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(463),
      Q => \B_V_data_1_payload_B_reg_n_3_[463]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(464),
      Q => \B_V_data_1_payload_B_reg_n_3_[464]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(465),
      Q => \B_V_data_1_payload_B_reg_n_3_[465]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(466),
      Q => \B_V_data_1_payload_B_reg_n_3_[466]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(467),
      Q => \B_V_data_1_payload_B_reg_n_3_[467]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(468),
      Q => \B_V_data_1_payload_B_reg_n_3_[468]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(469),
      Q => \B_V_data_1_payload_B_reg_n_3_[469]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(470),
      Q => \B_V_data_1_payload_B_reg_n_3_[470]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(471),
      Q => \B_V_data_1_payload_B_reg_n_3_[471]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(472),
      Q => \B_V_data_1_payload_B_reg_n_3_[472]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(473),
      Q => \B_V_data_1_payload_B_reg_n_3_[473]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(474),
      Q => \B_V_data_1_payload_B_reg_n_3_[474]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(475),
      Q => \B_V_data_1_payload_B_reg_n_3_[475]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(476),
      Q => \B_V_data_1_payload_B_reg_n_3_[476]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(477),
      Q => \B_V_data_1_payload_B_reg_n_3_[477]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(478),
      Q => \B_V_data_1_payload_B_reg_n_3_[478]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(479),
      Q => \B_V_data_1_payload_B_reg_n_3_[479]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(480),
      Q => \B_V_data_1_payload_B_reg_n_3_[480]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(481),
      Q => \B_V_data_1_payload_B_reg_n_3_[481]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(482),
      Q => \B_V_data_1_payload_B_reg_n_3_[482]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(483),
      Q => \B_V_data_1_payload_B_reg_n_3_[483]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(484),
      Q => \B_V_data_1_payload_B_reg_n_3_[484]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(485),
      Q => \B_V_data_1_payload_B_reg_n_3_[485]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(486),
      Q => \B_V_data_1_payload_B_reg_n_3_[486]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(487),
      Q => \B_V_data_1_payload_B_reg_n_3_[487]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(488),
      Q => \B_V_data_1_payload_B_reg_n_3_[488]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(489),
      Q => \B_V_data_1_payload_B_reg_n_3_[489]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(490),
      Q => \B_V_data_1_payload_B_reg_n_3_[490]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(491),
      Q => \B_V_data_1_payload_B_reg_n_3_[491]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(492),
      Q => \B_V_data_1_payload_B_reg_n_3_[492]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(493),
      Q => \B_V_data_1_payload_B_reg_n_3_[493]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(494),
      Q => \B_V_data_1_payload_B_reg_n_3_[494]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(495),
      Q => \B_V_data_1_payload_B_reg_n_3_[495]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(496),
      Q => \B_V_data_1_payload_B_reg_n_3_[496]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(497),
      Q => \B_V_data_1_payload_B_reg_n_3_[497]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(498),
      Q => \B_V_data_1_payload_B_reg_n_3_[498]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(499),
      Q => \B_V_data_1_payload_B_reg_n_3_[499]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(500),
      Q => \B_V_data_1_payload_B_reg_n_3_[500]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(501),
      Q => \B_V_data_1_payload_B_reg_n_3_[501]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(502),
      Q => \B_V_data_1_payload_B_reg_n_3_[502]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(503),
      Q => \B_V_data_1_payload_B_reg_n_3_[503]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(504),
      Q => \B_V_data_1_payload_B_reg_n_3_[504]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(505),
      Q => \B_V_data_1_payload_B_reg_n_3_[505]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(506),
      Q => \B_V_data_1_payload_B_reg_n_3_[506]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(507),
      Q => \B_V_data_1_payload_B_reg_n_3_[507]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(508),
      Q => \B_V_data_1_payload_B_reg_n_3_[508]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(509),
      Q => \B_V_data_1_payload_B_reg_n_3_[509]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(510),
      Q => \B_V_data_1_payload_B_reg_n_3_[510]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(511),
      Q => \B_V_data_1_payload_B_reg_n_3_[511]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(512),
      Q => \B_V_data_1_payload_B_reg_n_3_[512]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[513]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(513),
      Q => \B_V_data_1_payload_B_reg_n_3_[513]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[514]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(514),
      Q => \B_V_data_1_payload_B_reg_n_3_[514]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[515]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(515),
      Q => \B_V_data_1_payload_B_reg_n_3_[515]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[516]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(516),
      Q => \B_V_data_1_payload_B_reg_n_3_[516]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[517]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(517),
      Q => \B_V_data_1_payload_B_reg_n_3_[517]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[518]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(518),
      Q => \B_V_data_1_payload_B_reg_n_3_[518]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[519]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(519),
      Q => \B_V_data_1_payload_B_reg_n_3_[519]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[520]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(520),
      Q => \B_V_data_1_payload_B_reg_n_3_[520]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[521]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(521),
      Q => \B_V_data_1_payload_B_reg_n_3_[521]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[522]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(522),
      Q => \B_V_data_1_payload_B_reg_n_3_[522]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[523]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(523),
      Q => \B_V_data_1_payload_B_reg_n_3_[523]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[524]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(524),
      Q => \B_V_data_1_payload_B_reg_n_3_[524]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[525]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(525),
      Q => \B_V_data_1_payload_B_reg_n_3_[525]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[526]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(526),
      Q => \B_V_data_1_payload_B_reg_n_3_[526]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[527]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(527),
      Q => \B_V_data_1_payload_B_reg_n_3_[527]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[528]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(528),
      Q => \B_V_data_1_payload_B_reg_n_3_[528]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[529]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(529),
      Q => \B_V_data_1_payload_B_reg_n_3_[529]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[530]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(530),
      Q => \B_V_data_1_payload_B_reg_n_3_[530]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[531]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(531),
      Q => \B_V_data_1_payload_B_reg_n_3_[531]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[532]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(532),
      Q => \B_V_data_1_payload_B_reg_n_3_[532]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[533]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(533),
      Q => \B_V_data_1_payload_B_reg_n_3_[533]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[534]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(534),
      Q => \B_V_data_1_payload_B_reg_n_3_[534]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[535]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(535),
      Q => \B_V_data_1_payload_B_reg_n_3_[535]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[536]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(536),
      Q => \B_V_data_1_payload_B_reg_n_3_[536]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[537]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(537),
      Q => \B_V_data_1_payload_B_reg_n_3_[537]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[538]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(538),
      Q => \B_V_data_1_payload_B_reg_n_3_[538]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(539),
      Q => \B_V_data_1_payload_B_reg_n_3_[539]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[540]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(540),
      Q => \B_V_data_1_payload_B_reg_n_3_[540]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[541]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(541),
      Q => \B_V_data_1_payload_B_reg_n_3_[541]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[542]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(542),
      Q => \B_V_data_1_payload_B_reg_n_3_[542]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[543]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(543),
      Q => \B_V_data_1_payload_B_reg_n_3_[543]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[544]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(544),
      Q => \B_V_data_1_payload_B_reg_n_3_[544]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[545]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(545),
      Q => \B_V_data_1_payload_B_reg_n_3_[545]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[546]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(546),
      Q => \B_V_data_1_payload_B_reg_n_3_[546]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[547]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(547),
      Q => \B_V_data_1_payload_B_reg_n_3_[547]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[548]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(548),
      Q => \B_V_data_1_payload_B_reg_n_3_[548]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[549]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(549),
      Q => \B_V_data_1_payload_B_reg_n_3_[549]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[550]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(550),
      Q => \B_V_data_1_payload_B_reg_n_3_[550]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[551]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(551),
      Q => \B_V_data_1_payload_B_reg_n_3_[551]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[552]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(552),
      Q => \B_V_data_1_payload_B_reg_n_3_[552]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[553]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(553),
      Q => \B_V_data_1_payload_B_reg_n_3_[553]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[554]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(554),
      Q => \B_V_data_1_payload_B_reg_n_3_[554]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(555),
      Q => \B_V_data_1_payload_B_reg_n_3_[555]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(556),
      Q => \B_V_data_1_payload_B_reg_n_3_[556]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(557),
      Q => \B_V_data_1_payload_B_reg_n_3_[557]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(558),
      Q => \B_V_data_1_payload_B_reg_n_3_[558]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(559),
      Q => \B_V_data_1_payload_B_reg_n_3_[559]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(560),
      Q => \B_V_data_1_payload_B_reg_n_3_[560]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(561),
      Q => \B_V_data_1_payload_B_reg_n_3_[561]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(562),
      Q => \B_V_data_1_payload_B_reg_n_3_[562]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(563),
      Q => \B_V_data_1_payload_B_reg_n_3_[563]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(564),
      Q => \B_V_data_1_payload_B_reg_n_3_[564]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(565),
      Q => \B_V_data_1_payload_B_reg_n_3_[565]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(566),
      Q => \B_V_data_1_payload_B_reg_n_3_[566]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(567),
      Q => \B_V_data_1_payload_B_reg_n_3_[567]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(568),
      Q => \B_V_data_1_payload_B_reg_n_3_[568]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(569),
      Q => \B_V_data_1_payload_B_reg_n_3_[569]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(570),
      Q => \B_V_data_1_payload_B_reg_n_3_[570]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(571),
      Q => \B_V_data_1_payload_B_reg_n_3_[571]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(572),
      Q => \B_V_data_1_payload_B_reg_n_3_[572]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(573),
      Q => \B_V_data_1_payload_B_reg_n_3_[573]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(574),
      Q => \B_V_data_1_payload_B_reg_n_3_[574]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(575),
      Q => \B_V_data_1_payload_B_reg_n_3_[575]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_B_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_B_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_B_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_B_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_B_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_B_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_B_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_B_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_B_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_B_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_B_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_B_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_B_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_B_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_B_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_B_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_B_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_B_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_B_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_B_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_B_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_B_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_B_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_B_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_B_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_B_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_B_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_B_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_B_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_B_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_B_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_B_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_B_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_B_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_B_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_B_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_1,
      Q => \^b_v_data_1_sel_rd_reg_0\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_rep_0,
      Q => B_V_data_1_sel_rd_reg_rep_n_3,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_reg_rep__0_0\,
      Q => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_reg_rep__1_0\,
      Q => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => weights_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => weights_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^weights_v_tvalid_int_regslice\,
      I4 => Q(0),
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      I2 => Q(0),
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\local_temp_V_11_reg_3779[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[88]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[88]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(88)
    );
\local_temp_V_11_reg_3779[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[89]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[89]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(89)
    );
\local_temp_V_11_reg_3779[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[90]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[90]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(90)
    );
\local_temp_V_11_reg_3779[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[91]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[91]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(91)
    );
\local_temp_V_11_reg_3779[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[92]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[92]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(92)
    );
\local_temp_V_11_reg_3779[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[93]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[93]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(93)
    );
\local_temp_V_11_reg_3779[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[94]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[94]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(94)
    );
\local_temp_V_11_reg_3779[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[95]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[95]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(95)
    );
\local_temp_V_12_reg_3784[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[96]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[96]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(96)
    );
\local_temp_V_12_reg_3784[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[97]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[97]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(97)
    );
\local_temp_V_12_reg_3784[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[98]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[98]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(98)
    );
\local_temp_V_12_reg_3784[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[99]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[99]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(99)
    );
\local_temp_V_12_reg_3784[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[100]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[100]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(100)
    );
\local_temp_V_12_reg_3784[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[101]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[101]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(101)
    );
\local_temp_V_12_reg_3784[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[102]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[102]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(102)
    );
\local_temp_V_12_reg_3784[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[103]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[103]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(103)
    );
\local_temp_V_14_reg_3794[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[112]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[112]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(112)
    );
\local_temp_V_14_reg_3794[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[113]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[113]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(113)
    );
\local_temp_V_14_reg_3794[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[114]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[114]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(114)
    );
\local_temp_V_14_reg_3794[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[115]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[115]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(115)
    );
\local_temp_V_14_reg_3794[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[116]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[116]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(116)
    );
\local_temp_V_14_reg_3794[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[117]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[117]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(117)
    );
\local_temp_V_14_reg_3794[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[118]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[118]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(118)
    );
\local_temp_V_14_reg_3794[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[119]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[119]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(119)
    );
\local_temp_V_15_reg_3799[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[120]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[120]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(120)
    );
\local_temp_V_15_reg_3799[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[121]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[121]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(121)
    );
\local_temp_V_15_reg_3799[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[122]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[122]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(122)
    );
\local_temp_V_15_reg_3799[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[123]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[123]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(123)
    );
\local_temp_V_15_reg_3799[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[124]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[124]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(124)
    );
\local_temp_V_15_reg_3799[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[125]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[125]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(125)
    );
\local_temp_V_15_reg_3799[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[126]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[126]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(126)
    );
\local_temp_V_15_reg_3799[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[127]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[127]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(127)
    );
\local_temp_V_16_reg_3804[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[128]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[128]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(128)
    );
\local_temp_V_16_reg_3804[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[129]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[129]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(129)
    );
\local_temp_V_16_reg_3804[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[130]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[130]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(130)
    );
\local_temp_V_16_reg_3804[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[131]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[131]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(131)
    );
\local_temp_V_16_reg_3804[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[132]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[132]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(132)
    );
\local_temp_V_16_reg_3804[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[133]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[133]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(133)
    );
\local_temp_V_16_reg_3804[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[134]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[134]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(134)
    );
\local_temp_V_16_reg_3804[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[135]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[135]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(135)
    );
\local_temp_V_19_reg_3819[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[152]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[152]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(152)
    );
\local_temp_V_19_reg_3819[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[153]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[153]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(153)
    );
\local_temp_V_19_reg_3819[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[154]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[154]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(154)
    );
\local_temp_V_19_reg_3819[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[155]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[155]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(155)
    );
\local_temp_V_19_reg_3819[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[156]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[156]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(156)
    );
\local_temp_V_19_reg_3819[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[157]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[157]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(157)
    );
\local_temp_V_19_reg_3819[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[158]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[158]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(158)
    );
\local_temp_V_19_reg_3819[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[159]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[159]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(159)
    );
\local_temp_V_20_reg_3824[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[160]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[160]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(160)
    );
\local_temp_V_20_reg_3824[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[161]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[161]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(161)
    );
\local_temp_V_20_reg_3824[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[162]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[162]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(162)
    );
\local_temp_V_20_reg_3824[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[163]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[163]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(163)
    );
\local_temp_V_20_reg_3824[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[164]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[164]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(164)
    );
\local_temp_V_20_reg_3824[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[165]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[165]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(165)
    );
\local_temp_V_20_reg_3824[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[166]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[166]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(166)
    );
\local_temp_V_20_reg_3824[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[167]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[167]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(167)
    );
\local_temp_V_21_reg_3829[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[168]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[168]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(168)
    );
\local_temp_V_21_reg_3829[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[169]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[169]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(169)
    );
\local_temp_V_21_reg_3829[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[170]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[170]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(170)
    );
\local_temp_V_21_reg_3829[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[171]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[171]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(171)
    );
\local_temp_V_21_reg_3829[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[172]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[172]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(172)
    );
\local_temp_V_21_reg_3829[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[173]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[173]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(173)
    );
\local_temp_V_21_reg_3829[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[174]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[174]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(174)
    );
\local_temp_V_21_reg_3829[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[175]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[175]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(175)
    );
\local_temp_V_23_reg_3839[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[184]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[184]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(184)
    );
\local_temp_V_23_reg_3839[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[185]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[185]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(185)
    );
\local_temp_V_23_reg_3839[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[186]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[186]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(186)
    );
\local_temp_V_23_reg_3839[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[187]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[187]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(187)
    );
\local_temp_V_23_reg_3839[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[188]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[188]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(188)
    );
\local_temp_V_23_reg_3839[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[189]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[189]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(189)
    );
\local_temp_V_23_reg_3839[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[190]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[190]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(190)
    );
\local_temp_V_23_reg_3839[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[191]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[191]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(191)
    );
\local_temp_V_24_reg_3844[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[192]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[192]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(192)
    );
\local_temp_V_24_reg_3844[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[193]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[193]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(193)
    );
\local_temp_V_24_reg_3844[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[194]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[194]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(194)
    );
\local_temp_V_24_reg_3844[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[195]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[195]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(195)
    );
\local_temp_V_24_reg_3844[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[196]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[196]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(196)
    );
\local_temp_V_24_reg_3844[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[197]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[197]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(197)
    );
\local_temp_V_24_reg_3844[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[198]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[198]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(198)
    );
\local_temp_V_24_reg_3844[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[199]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[199]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(199)
    );
\local_temp_V_25_reg_3849[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[200]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[200]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(200)
    );
\local_temp_V_25_reg_3849[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[201]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[201]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(201)
    );
\local_temp_V_25_reg_3849[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[202]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[202]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(202)
    );
\local_temp_V_25_reg_3849[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[203]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[203]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(203)
    );
\local_temp_V_25_reg_3849[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[204]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[204]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(204)
    );
\local_temp_V_25_reg_3849[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[205]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[205]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(205)
    );
\local_temp_V_25_reg_3849[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[206]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[206]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(206)
    );
\local_temp_V_25_reg_3849[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[207]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[207]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(207)
    );
\local_temp_V_28_reg_3864[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[224]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[224]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(224)
    );
\local_temp_V_28_reg_3864[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[225]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[225]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(225)
    );
\local_temp_V_28_reg_3864[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[226]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[226]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(226)
    );
\local_temp_V_28_reg_3864[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[227]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[227]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(227)
    );
\local_temp_V_28_reg_3864[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[228]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[228]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(228)
    );
\local_temp_V_28_reg_3864[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[229]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[229]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(229)
    );
\local_temp_V_28_reg_3864[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[230]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[230]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(230)
    );
\local_temp_V_28_reg_3864[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[231]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[231]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(231)
    );
\local_temp_V_29_reg_3869[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[232]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[232]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(232)
    );
\local_temp_V_29_reg_3869[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[233]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[233]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(233)
    );
\local_temp_V_29_reg_3869[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[234]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[234]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(234)
    );
\local_temp_V_29_reg_3869[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[235]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[235]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(235)
    );
\local_temp_V_29_reg_3869[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[236]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[236]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(236)
    );
\local_temp_V_29_reg_3869[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[237]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[237]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(237)
    );
\local_temp_V_29_reg_3869[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[238]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[238]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(238)
    );
\local_temp_V_29_reg_3869[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[239]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[239]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(239)
    );
\local_temp_V_30_reg_3874[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[240]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[240]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(240)
    );
\local_temp_V_30_reg_3874[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[241]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[241]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(241)
    );
\local_temp_V_30_reg_3874[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[242]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[242]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(242)
    );
\local_temp_V_30_reg_3874[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[243]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[243]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(243)
    );
\local_temp_V_30_reg_3874[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[244]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[244]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(244)
    );
\local_temp_V_30_reg_3874[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[245]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[245]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(245)
    );
\local_temp_V_30_reg_3874[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[246]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[246]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(246)
    );
\local_temp_V_30_reg_3874[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[247]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[247]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(247)
    );
\local_temp_V_32_reg_3884[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[256]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[256]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(256)
    );
\local_temp_V_32_reg_3884[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[257]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[257]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(257)
    );
\local_temp_V_32_reg_3884[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[258]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[258]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(258)
    );
\local_temp_V_32_reg_3884[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[259]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[259]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(259)
    );
\local_temp_V_32_reg_3884[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[260]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[260]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(260)
    );
\local_temp_V_32_reg_3884[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[261]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[261]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(261)
    );
\local_temp_V_32_reg_3884[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[262]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[262]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(262)
    );
\local_temp_V_32_reg_3884[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[263]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[263]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(263)
    );
\local_temp_V_33_reg_3889[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[264]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[264]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(264)
    );
\local_temp_V_33_reg_3889[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[265]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[265]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(265)
    );
\local_temp_V_33_reg_3889[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[266]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[266]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(266)
    );
\local_temp_V_33_reg_3889[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[267]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[267]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(267)
    );
\local_temp_V_33_reg_3889[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[268]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[268]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(268)
    );
\local_temp_V_33_reg_3889[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[269]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[269]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(269)
    );
\local_temp_V_33_reg_3889[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[270]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[270]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(270)
    );
\local_temp_V_33_reg_3889[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[271]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[271]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(271)
    );
\local_temp_V_34_reg_3894[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[272]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[272]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(272)
    );
\local_temp_V_34_reg_3894[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[273]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[273]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(273)
    );
\local_temp_V_34_reg_3894[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[274]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[274]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(274)
    );
\local_temp_V_34_reg_3894[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[275]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[275]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(275)
    );
\local_temp_V_34_reg_3894[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[276]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[276]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(276)
    );
\local_temp_V_34_reg_3894[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[277]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[277]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(277)
    );
\local_temp_V_34_reg_3894[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[278]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[278]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(278)
    );
\local_temp_V_34_reg_3894[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[279]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[279]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(279)
    );
\local_temp_V_37_reg_3909[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[296]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[296]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(296)
    );
\local_temp_V_37_reg_3909[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[297]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[297]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(297)
    );
\local_temp_V_37_reg_3909[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[298]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[298]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(298)
    );
\local_temp_V_37_reg_3909[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[299]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[299]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(299)
    );
\local_temp_V_37_reg_3909[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[300]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[300]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(300)
    );
\local_temp_V_37_reg_3909[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[301]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[301]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(301)
    );
\local_temp_V_37_reg_3909[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[302]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[302]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(302)
    );
\local_temp_V_37_reg_3909[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[303]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[303]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(303)
    );
\local_temp_V_38_reg_3914[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[304]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[304]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(304)
    );
\local_temp_V_38_reg_3914[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[305]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[305]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(305)
    );
\local_temp_V_38_reg_3914[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[306]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[306]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(306)
    );
\local_temp_V_38_reg_3914[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[307]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[307]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(307)
    );
\local_temp_V_38_reg_3914[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[308]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[308]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(308)
    );
\local_temp_V_38_reg_3914[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[309]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[309]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(309)
    );
\local_temp_V_38_reg_3914[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[310]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[310]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(310)
    );
\local_temp_V_38_reg_3914[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[311]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[311]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(311)
    );
\local_temp_V_39_reg_3919[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[312]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[312]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(312)
    );
\local_temp_V_39_reg_3919[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[313]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[313]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(313)
    );
\local_temp_V_39_reg_3919[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[314]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[314]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(314)
    );
\local_temp_V_39_reg_3919[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[315]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[315]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(315)
    );
\local_temp_V_39_reg_3919[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[316]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[316]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(316)
    );
\local_temp_V_39_reg_3919[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[317]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[317]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(317)
    );
\local_temp_V_39_reg_3919[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[318]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[318]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(318)
    );
\local_temp_V_39_reg_3919[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[319]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[319]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(319)
    );
\local_temp_V_41_reg_3929[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[328]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[328]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(328)
    );
\local_temp_V_41_reg_3929[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[329]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[329]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(329)
    );
\local_temp_V_41_reg_3929[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[330]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[330]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(330)
    );
\local_temp_V_41_reg_3929[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[331]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[331]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(331)
    );
\local_temp_V_41_reg_3929[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[332]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[332]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(332)
    );
\local_temp_V_41_reg_3929[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[333]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[333]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(333)
    );
\local_temp_V_41_reg_3929[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[334]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[334]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(334)
    );
\local_temp_V_41_reg_3929[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[335]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[335]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(335)
    );
\local_temp_V_42_reg_3934[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[336]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[336]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(336)
    );
\local_temp_V_42_reg_3934[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[337]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[337]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(337)
    );
\local_temp_V_42_reg_3934[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[338]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[338]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(338)
    );
\local_temp_V_42_reg_3934[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[339]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[339]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(339)
    );
\local_temp_V_42_reg_3934[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[340]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[340]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(340)
    );
\local_temp_V_42_reg_3934[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[341]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[341]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(341)
    );
\local_temp_V_42_reg_3934[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[342]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[342]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(342)
    );
\local_temp_V_42_reg_3934[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[343]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[343]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(343)
    );
\local_temp_V_43_reg_3939[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[344]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[344]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(344)
    );
\local_temp_V_43_reg_3939[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[345]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[345]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(345)
    );
\local_temp_V_43_reg_3939[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[346]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[346]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(346)
    );
\local_temp_V_43_reg_3939[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[347]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[347]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(347)
    );
\local_temp_V_43_reg_3939[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[348]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[348]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(348)
    );
\local_temp_V_43_reg_3939[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[349]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[349]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(349)
    );
\local_temp_V_43_reg_3939[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[350]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[350]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(350)
    );
\local_temp_V_43_reg_3939[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[351]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[351]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(351)
    );
\local_temp_V_46_reg_3954[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[368]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[368]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(368)
    );
\local_temp_V_46_reg_3954[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[369]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[369]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(369)
    );
\local_temp_V_46_reg_3954[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[370]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[370]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(370)
    );
\local_temp_V_46_reg_3954[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[371]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[371]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(371)
    );
\local_temp_V_46_reg_3954[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[372]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[372]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(372)
    );
\local_temp_V_46_reg_3954[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[373]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[373]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(373)
    );
\local_temp_V_46_reg_3954[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[374]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[374]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(374)
    );
\local_temp_V_46_reg_3954[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[375]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[375]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(375)
    );
\local_temp_V_47_reg_3959[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[376]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[376]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(376)
    );
\local_temp_V_47_reg_3959[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[377]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[377]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(377)
    );
\local_temp_V_47_reg_3959[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[378]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[378]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(378)
    );
\local_temp_V_47_reg_3959[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[379]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[379]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(379)
    );
\local_temp_V_47_reg_3959[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[380]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[380]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(380)
    );
\local_temp_V_47_reg_3959[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[381]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[381]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(381)
    );
\local_temp_V_47_reg_3959[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[382]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[382]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(382)
    );
\local_temp_V_47_reg_3959[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[383]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[383]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(383)
    );
\local_temp_V_48_reg_3964[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[384]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[384]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(384)
    );
\local_temp_V_48_reg_3964[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[385]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[385]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(385)
    );
\local_temp_V_48_reg_3964[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[386]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[386]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(386)
    );
\local_temp_V_48_reg_3964[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[387]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[387]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(387)
    );
\local_temp_V_48_reg_3964[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[388]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[388]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(388)
    );
\local_temp_V_48_reg_3964[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[389]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[389]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(389)
    );
\local_temp_V_48_reg_3964[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[390]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[390]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(390)
    );
\local_temp_V_48_reg_3964[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[391]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[391]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(391)
    );
\local_temp_V_50_reg_3974[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[400]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[400]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(400)
    );
\local_temp_V_50_reg_3974[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[401]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[401]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(401)
    );
\local_temp_V_50_reg_3974[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[402]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[402]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(402)
    );
\local_temp_V_50_reg_3974[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[403]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[403]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(403)
    );
\local_temp_V_50_reg_3974[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[404]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[404]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(404)
    );
\local_temp_V_50_reg_3974[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[405]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[405]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(405)
    );
\local_temp_V_50_reg_3974[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[406]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[406]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(406)
    );
\local_temp_V_50_reg_3974[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[407]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[407]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(407)
    );
\local_temp_V_51_reg_3979[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[408]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[408]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(408)
    );
\local_temp_V_51_reg_3979[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[409]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[409]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(409)
    );
\local_temp_V_51_reg_3979[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[410]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[410]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(410)
    );
\local_temp_V_51_reg_3979[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[411]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[411]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(411)
    );
\local_temp_V_51_reg_3979[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[412]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[412]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(412)
    );
\local_temp_V_51_reg_3979[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[413]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[413]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(413)
    );
\local_temp_V_51_reg_3979[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[414]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[414]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(414)
    );
\local_temp_V_51_reg_3979[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[415]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[415]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(415)
    );
\local_temp_V_52_reg_3984[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[416]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[416]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(416)
    );
\local_temp_V_52_reg_3984[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[417]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[417]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(417)
    );
\local_temp_V_52_reg_3984[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[418]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[418]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(418)
    );
\local_temp_V_52_reg_3984[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[419]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[419]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(419)
    );
\local_temp_V_52_reg_3984[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[420]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[420]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(420)
    );
\local_temp_V_52_reg_3984[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[421]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[421]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(421)
    );
\local_temp_V_52_reg_3984[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[422]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[422]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(422)
    );
\local_temp_V_52_reg_3984[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[423]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[423]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(423)
    );
\local_temp_V_55_reg_3999[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[440]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[440]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(440)
    );
\local_temp_V_55_reg_3999[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[441]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[441]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(441)
    );
\local_temp_V_55_reg_3999[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[442]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[442]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(442)
    );
\local_temp_V_55_reg_3999[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[443]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[443]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(443)
    );
\local_temp_V_55_reg_3999[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[444]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[444]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(444)
    );
\local_temp_V_55_reg_3999[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[445]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[445]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(445)
    );
\local_temp_V_55_reg_3999[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[446]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[446]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(446)
    );
\local_temp_V_55_reg_3999[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[447]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[447]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(447)
    );
\local_temp_V_56_reg_4004[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[448]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[448]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(448)
    );
\local_temp_V_56_reg_4004[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[449]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[449]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(449)
    );
\local_temp_V_56_reg_4004[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[450]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[450]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(450)
    );
\local_temp_V_56_reg_4004[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[451]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[451]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(451)
    );
\local_temp_V_56_reg_4004[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[452]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[452]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(452)
    );
\local_temp_V_56_reg_4004[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[453]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[453]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(453)
    );
\local_temp_V_56_reg_4004[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[454]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[454]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(454)
    );
\local_temp_V_56_reg_4004[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[455]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[455]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(455)
    );
\local_temp_V_57_reg_4009[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[456]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[456]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(456)
    );
\local_temp_V_57_reg_4009[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[457]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[457]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(457)
    );
\local_temp_V_57_reg_4009[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[458]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[458]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(458)
    );
\local_temp_V_57_reg_4009[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[459]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[459]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(459)
    );
\local_temp_V_57_reg_4009[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[460]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[460]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(460)
    );
\local_temp_V_57_reg_4009[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[461]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[461]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(461)
    );
\local_temp_V_57_reg_4009[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[462]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[462]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(462)
    );
\local_temp_V_57_reg_4009[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[463]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[463]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(463)
    );
\local_temp_V_59_reg_4019[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[472]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[472]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(472)
    );
\local_temp_V_59_reg_4019[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[473]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[473]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(473)
    );
\local_temp_V_59_reg_4019[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[474]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[474]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(474)
    );
\local_temp_V_59_reg_4019[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[475]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[475]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(475)
    );
\local_temp_V_59_reg_4019[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[476]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[476]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(476)
    );
\local_temp_V_59_reg_4019[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[477]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[477]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(477)
    );
\local_temp_V_59_reg_4019[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[478]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[478]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(478)
    );
\local_temp_V_59_reg_4019[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[479]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[479]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(479)
    );
\local_temp_V_60_reg_4024[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[480]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[480]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(480)
    );
\local_temp_V_60_reg_4024[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[481]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[481]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(481)
    );
\local_temp_V_60_reg_4024[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[482]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[482]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(482)
    );
\local_temp_V_60_reg_4024[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[483]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[483]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(483)
    );
\local_temp_V_60_reg_4024[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[484]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[484]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(484)
    );
\local_temp_V_60_reg_4024[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[485]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[485]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(485)
    );
\local_temp_V_60_reg_4024[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[486]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[486]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(486)
    );
\local_temp_V_60_reg_4024[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[487]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[487]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(487)
    );
\local_temp_V_61_reg_4029[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[488]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[488]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(488)
    );
\local_temp_V_61_reg_4029[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[489]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[489]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(489)
    );
\local_temp_V_61_reg_4029[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[490]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[490]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(490)
    );
\local_temp_V_61_reg_4029[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[491]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[491]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(491)
    );
\local_temp_V_61_reg_4029[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[492]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[492]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(492)
    );
\local_temp_V_61_reg_4029[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[493]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[493]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(493)
    );
\local_temp_V_61_reg_4029[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[494]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[494]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(494)
    );
\local_temp_V_61_reg_4029[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[495]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[495]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(495)
    );
\local_temp_V_64_reg_4044[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[512]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[512]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(512)
    );
\local_temp_V_64_reg_4044[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[513]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[513]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(513)
    );
\local_temp_V_64_reg_4044[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[514]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[514]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(514)
    );
\local_temp_V_64_reg_4044[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[515]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[515]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(515)
    );
\local_temp_V_64_reg_4044[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[516]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[516]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(516)
    );
\local_temp_V_64_reg_4044[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[517]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[517]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(517)
    );
\local_temp_V_64_reg_4044[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[518]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[518]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(518)
    );
\local_temp_V_64_reg_4044[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[519]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[519]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(519)
    );
\local_temp_V_65_reg_4049[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[520]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[520]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(520)
    );
\local_temp_V_65_reg_4049[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[521]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[521]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(521)
    );
\local_temp_V_65_reg_4049[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[522]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[522]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(522)
    );
\local_temp_V_65_reg_4049[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[523]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[523]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(523)
    );
\local_temp_V_65_reg_4049[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[524]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[524]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(524)
    );
\local_temp_V_65_reg_4049[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[525]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[525]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(525)
    );
\local_temp_V_65_reg_4049[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[526]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[526]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(526)
    );
\local_temp_V_65_reg_4049[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[527]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[527]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(527)
    );
\local_temp_V_66_reg_4054[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[528]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[528]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(528)
    );
\local_temp_V_66_reg_4054[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[529]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[529]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(529)
    );
\local_temp_V_66_reg_4054[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[530]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[530]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(530)
    );
\local_temp_V_66_reg_4054[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[531]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[531]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(531)
    );
\local_temp_V_66_reg_4054[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[532]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[532]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(532)
    );
\local_temp_V_66_reg_4054[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[533]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[533]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(533)
    );
\local_temp_V_66_reg_4054[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[534]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[534]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(534)
    );
\local_temp_V_66_reg_4054[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[535]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[535]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(535)
    );
\local_temp_V_68_reg_4064[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[544]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[544]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(544)
    );
\local_temp_V_68_reg_4064[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[545]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[545]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(545)
    );
\local_temp_V_68_reg_4064[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[546]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[546]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(546)
    );
\local_temp_V_68_reg_4064[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[547]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[547]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(547)
    );
\local_temp_V_68_reg_4064[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[548]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[548]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(548)
    );
\local_temp_V_68_reg_4064[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[549]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[549]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(549)
    );
\local_temp_V_68_reg_4064[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[550]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[550]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(550)
    );
\local_temp_V_68_reg_4064[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[551]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[551]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(551)
    );
\local_temp_V_69_reg_4069[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[552]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[552]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(552)
    );
\local_temp_V_69_reg_4069[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[553]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[553]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(553)
    );
\local_temp_V_69_reg_4069[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[554]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[554]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(554)
    );
\local_temp_V_69_reg_4069[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[555]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[555]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(555)
    );
\local_temp_V_69_reg_4069[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[556]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[556]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(556)
    );
\local_temp_V_69_reg_4069[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[557]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[557]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(557)
    );
\local_temp_V_69_reg_4069[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[558]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[558]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(558)
    );
\local_temp_V_69_reg_4069[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[559]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[559]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(559)
    );
\local_temp_V_70_reg_4074[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[560]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[560]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(560)
    );
\local_temp_V_70_reg_4074[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[561]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[561]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(561)
    );
\local_temp_V_70_reg_4074[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[562]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[562]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(562)
    );
\local_temp_V_70_reg_4074[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[563]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[563]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(563)
    );
\local_temp_V_70_reg_4074[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[564]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[564]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(564)
    );
\local_temp_V_70_reg_4074[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[565]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[565]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(565)
    );
\local_temp_V_70_reg_4074[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[566]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[566]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(566)
    );
\local_temp_V_70_reg_4074[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[567]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[567]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(567)
    );
\local_temp_V_73_reg_3684[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(8)
    );
\local_temp_V_73_reg_3684[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(9)
    );
\local_temp_V_73_reg_3684[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(10)
    );
\local_temp_V_73_reg_3684[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(11)
    );
\local_temp_V_73_reg_3684[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(12)
    );
\local_temp_V_73_reg_3684[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(13)
    );
\local_temp_V_73_reg_3684[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(14)
    );
\local_temp_V_73_reg_3684[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(15)
    );
\local_temp_V_74_reg_3689[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(16)
    );
\local_temp_V_74_reg_3689[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(17)
    );
\local_temp_V_74_reg_3689[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(18)
    );
\local_temp_V_74_reg_3689[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(19)
    );
\local_temp_V_74_reg_3689[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(20)
    );
\local_temp_V_74_reg_3689[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(21)
    );
\local_temp_V_74_reg_3689[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(22)
    );
\local_temp_V_74_reg_3689[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(23)
    );
\local_temp_V_75_reg_3694[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(24)
    );
\local_temp_V_75_reg_3694[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(25)
    );
\local_temp_V_75_reg_3694[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(26)
    );
\local_temp_V_75_reg_3694[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(27)
    );
\local_temp_V_75_reg_3694[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(28)
    );
\local_temp_V_75_reg_3694[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(29)
    );
\local_temp_V_75_reg_3694[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(30)
    );
\local_temp_V_75_reg_3694[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(31)
    );
\local_temp_V_77_reg_3704[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(40)
    );
\local_temp_V_77_reg_3704[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(41)
    );
\local_temp_V_77_reg_3704[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(42)
    );
\local_temp_V_77_reg_3704[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(43)
    );
\local_temp_V_77_reg_3704[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(44)
    );
\local_temp_V_77_reg_3704[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(45)
    );
\local_temp_V_77_reg_3704[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(46)
    );
\local_temp_V_77_reg_3704[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(47)
    );
\local_temp_V_78_reg_3709[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(48)
    );
\local_temp_V_78_reg_3709[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(49)
    );
\local_temp_V_78_reg_3709[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(50)
    );
\local_temp_V_78_reg_3709[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(51)
    );
\local_temp_V_78_reg_3709[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(52)
    );
\local_temp_V_78_reg_3709[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(53)
    );
\local_temp_V_78_reg_3709[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(54)
    );
\local_temp_V_78_reg_3709[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(55)
    );
\local_temp_V_79_reg_3714[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(56)
    );
\local_temp_V_79_reg_3714[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(57)
    );
\local_temp_V_79_reg_3714[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(58)
    );
\local_temp_V_79_reg_3714[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(59)
    );
\local_temp_V_79_reg_3714[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(60)
    );
\local_temp_V_79_reg_3714[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(61)
    );
\local_temp_V_79_reg_3714[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(62)
    );
\local_temp_V_79_reg_3714[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(63)
    );
\local_temp_V_9_reg_3774[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[80]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[80]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(80)
    );
\local_temp_V_9_reg_3774[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[81]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[81]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(81)
    );
\local_temp_V_9_reg_3774[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[82]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[82]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(82)
    );
\local_temp_V_9_reg_3774[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[83]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[83]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(83)
    );
\local_temp_V_9_reg_3774[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[84]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[84]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(84)
    );
\local_temp_V_9_reg_3774[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[85]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[85]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(85)
    );
\local_temp_V_9_reg_3774[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[86]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[86]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(86)
    );
\local_temp_V_9_reg_3774[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[87]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[87]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(87)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(7)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(71)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[111]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[111]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(111)
    );
\p_reg_reg_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[327]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[327]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(327)
    );
\p_reg_reg_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[359]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[359]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(359)
    );
\p_reg_reg_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[367]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[367]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(367)
    );
\p_reg_reg_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[399]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[399]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(399)
    );
\p_reg_reg_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[431]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[431]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(431)
    );
\p_reg_reg_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[439]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[439]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(439)
    );
\p_reg_reg_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[471]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[471]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(471)
    );
\p_reg_reg_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[503]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[503]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(503)
    );
\p_reg_reg_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[511]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[511]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(511)
    );
\p_reg_reg_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[543]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[543]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(543)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[143]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[143]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(143)
    );
\p_reg_reg_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[575]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[575]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(575)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[151]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[151]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(151)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[183]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[183]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(183)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[215]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[215]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(215)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[223]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[223]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(223)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[255]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[255]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(255)
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[287]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[287]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(287)
    );
\p_reg_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[295]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[295]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(295)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(6)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(39)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[70]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(70)
    );
\p_reg_reg_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[286]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[286]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(286)
    );
\p_reg_reg_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[294]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[294]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(294)
    );
\p_reg_reg_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[326]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[326]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(326)
    );
\p_reg_reg_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[358]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[358]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(358)
    );
\p_reg_reg_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[366]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[366]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(366)
    );
\p_reg_reg_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[398]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[398]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(398)
    );
\p_reg_reg_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[430]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[430]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(430)
    );
\p_reg_reg_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[438]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[438]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(438)
    );
\p_reg_reg_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[470]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[470]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(470)
    );
\p_reg_reg_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[502]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[502]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(502)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[79]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(79)
    );
\p_reg_reg_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[510]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[510]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(510)
    );
\p_reg_reg_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[542]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[542]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(542)
    );
\p_reg_reg_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[574]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[574]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(574)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[110]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[110]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(110)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[142]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[142]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(142)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[150]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[150]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(150)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[182]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[182]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(182)
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[214]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[214]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(214)
    );
\p_reg_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[222]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[222]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(222)
    );
\p_reg_reg_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[254]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[254]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(254)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(5)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(38)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[69]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(69)
    );
\p_reg_reg_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[285]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[285]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(285)
    );
\p_reg_reg_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[293]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[293]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(293)
    );
\p_reg_reg_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[325]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[325]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(325)
    );
\p_reg_reg_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[357]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[357]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(357)
    );
\p_reg_reg_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[365]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[365]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(365)
    );
\p_reg_reg_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[397]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[397]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(397)
    );
\p_reg_reg_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[429]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[429]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(429)
    );
\p_reg_reg_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[437]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[437]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(437)
    );
\p_reg_reg_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[469]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[469]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(469)
    );
\p_reg_reg_i_3__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[501]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[501]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(501)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(78)
    );
\p_reg_reg_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[509]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[509]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(509)
    );
\p_reg_reg_i_3__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[541]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[541]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(541)
    );
\p_reg_reg_i_3__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[573]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[573]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(573)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[109]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[109]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(109)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[141]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[141]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(141)
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[149]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[149]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(149)
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[181]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[181]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(181)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[213]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[213]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(213)
    );
\p_reg_reg_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[221]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[221]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(221)
    );
\p_reg_reg_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[253]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[253]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(253)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(4)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(37)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(68)
    );
\p_reg_reg_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[284]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[284]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(284)
    );
\p_reg_reg_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[292]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[292]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(292)
    );
\p_reg_reg_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[324]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[324]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(324)
    );
\p_reg_reg_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[356]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[356]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(356)
    );
\p_reg_reg_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[364]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[364]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(364)
    );
\p_reg_reg_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[396]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[396]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(396)
    );
\p_reg_reg_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[428]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[428]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(428)
    );
\p_reg_reg_i_4__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[436]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[436]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(436)
    );
\p_reg_reg_i_4__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[468]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[468]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(468)
    );
\p_reg_reg_i_4__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[500]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[500]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(500)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[77]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[77]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(77)
    );
\p_reg_reg_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[508]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[508]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(508)
    );
\p_reg_reg_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[540]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[540]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(540)
    );
\p_reg_reg_i_4__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[572]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[572]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(572)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[108]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[108]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(108)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[140]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[140]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(140)
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[148]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[148]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(148)
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[180]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[180]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(180)
    );
\p_reg_reg_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[212]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[212]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(212)
    );
\p_reg_reg_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[220]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[220]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(220)
    );
\p_reg_reg_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[252]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[252]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(252)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(3)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(36)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(67)
    );
\p_reg_reg_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[283]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[283]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(283)
    );
\p_reg_reg_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[291]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[291]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(291)
    );
\p_reg_reg_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[323]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[323]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(323)
    );
\p_reg_reg_i_5__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[355]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[355]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(355)
    );
\p_reg_reg_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[363]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[363]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(363)
    );
\p_reg_reg_i_5__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[395]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[395]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(395)
    );
\p_reg_reg_i_5__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[427]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[427]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(427)
    );
\p_reg_reg_i_5__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[435]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[435]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(435)
    );
\p_reg_reg_i_5__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[467]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[467]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(467)
    );
\p_reg_reg_i_5__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[499]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[499]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(499)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(76)
    );
\p_reg_reg_i_5__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[507]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[507]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(507)
    );
\p_reg_reg_i_5__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[539]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[539]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(539)
    );
\p_reg_reg_i_5__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[571]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[571]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(571)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[107]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[107]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(107)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[139]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[139]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(139)
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[147]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[147]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(147)
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[179]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[179]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(179)
    );
\p_reg_reg_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[211]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[211]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(211)
    );
\p_reg_reg_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[219]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[219]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(219)
    );
\p_reg_reg_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[251]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[251]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(251)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(2)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(35)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(66)
    );
\p_reg_reg_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[282]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[282]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(282)
    );
\p_reg_reg_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[290]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[290]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(290)
    );
\p_reg_reg_i_6__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[322]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[322]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(322)
    );
\p_reg_reg_i_6__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[354]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[354]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(354)
    );
\p_reg_reg_i_6__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[362]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[362]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(362)
    );
\p_reg_reg_i_6__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[394]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[394]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(394)
    );
\p_reg_reg_i_6__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[426]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[426]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(426)
    );
\p_reg_reg_i_6__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[434]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[434]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(434)
    );
\p_reg_reg_i_6__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[466]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[466]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(466)
    );
\p_reg_reg_i_6__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[498]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[498]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(498)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(75)
    );
\p_reg_reg_i_6__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[506]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[506]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(506)
    );
\p_reg_reg_i_6__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[538]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[538]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(538)
    );
\p_reg_reg_i_6__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[570]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[570]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(570)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[106]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[106]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(106)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[138]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[138]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(138)
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[146]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[146]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(146)
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[178]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[178]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(178)
    );
\p_reg_reg_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[210]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[210]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(210)
    );
\p_reg_reg_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[218]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[218]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(218)
    );
\p_reg_reg_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[250]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[250]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(250)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(1)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(34)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(65)
    );
\p_reg_reg_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[281]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[281]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(281)
    );
\p_reg_reg_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[289]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[289]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(289)
    );
\p_reg_reg_i_7__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[321]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[321]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(321)
    );
\p_reg_reg_i_7__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[353]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[353]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(353)
    );
\p_reg_reg_i_7__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[361]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[361]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(361)
    );
\p_reg_reg_i_7__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[393]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[393]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(393)
    );
\p_reg_reg_i_7__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[425]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[425]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(425)
    );
\p_reg_reg_i_7__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[433]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[433]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(433)
    );
\p_reg_reg_i_7__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[465]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[465]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(465)
    );
\p_reg_reg_i_7__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[497]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[497]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(497)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(74)
    );
\p_reg_reg_i_7__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[505]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[505]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(505)
    );
\p_reg_reg_i_7__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[537]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[537]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(537)
    );
\p_reg_reg_i_7__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[569]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[569]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(569)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[105]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[105]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(105)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[137]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[137]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(137)
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[145]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[145]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(145)
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[177]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[177]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(177)
    );
\p_reg_reg_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[209]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[209]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(209)
    );
\p_reg_reg_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[217]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[217]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(217)
    );
\p_reg_reg_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[249]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[249]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(249)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(0)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(33)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(64)
    );
\p_reg_reg_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[280]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[280]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(280)
    );
\p_reg_reg_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[288]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[288]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(288)
    );
\p_reg_reg_i_8__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[320]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[320]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(320)
    );
\p_reg_reg_i_8__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[352]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[352]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(352)
    );
\p_reg_reg_i_8__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[360]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[360]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(360)
    );
\p_reg_reg_i_8__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[392]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[392]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(392)
    );
\p_reg_reg_i_8__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[424]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[424]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(424)
    );
\p_reg_reg_i_8__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[432]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[432]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(432)
    );
\p_reg_reg_i_8__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[464]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[464]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(464)
    );
\p_reg_reg_i_8__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[496]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[496]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(496)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(73)
    );
\p_reg_reg_i_8__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[504]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[504]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(504)
    );
\p_reg_reg_i_8__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[536]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[536]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(536)
    );
\p_reg_reg_i_8__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[568]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[568]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      O => weights_V_TDATA_int_regslice(568)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[104]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[104]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(104)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[136]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[136]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(136)
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[144]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[144]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(144)
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[176]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[176]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(176)
    );
\p_reg_reg_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[208]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[208]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(208)
    );
\p_reg_reg_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[216]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[216]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(216)
    );
\p_reg_reg_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[248]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[248]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(248)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(32)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized1\ : entity is "MVAU_hls_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized1\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out_V_TDATA[16]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out_V_TDATA[17]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \out_V_TDATA[18]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \out_V_TDATA[19]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \out_V_TDATA[20]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \out_V_TDATA[21]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_V_TDATA[22]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair32";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \^out_v_tready_int_regslice\,
      O => D(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(16)
    );
\out_V_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(17)
    );
\out_V_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(18)
    );
\out_V_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(19)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(20)
    );
\out_V_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(21)
    );
\out_V_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(22)
    );
\out_V_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(23)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_112
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0 => p_reg_reg,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter3_fsm_reg[1]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_0 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_0 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_111
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      \ap_CS_iter3_fsm_reg[1]\ => \ap_CS_iter3_fsm_reg[1]\,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      p_reg_reg_1 => p_reg_reg_0,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_1 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_1 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_110
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_10 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_10 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_101
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_11 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_11 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_100
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_12 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_12 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_99
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_13 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_13 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_98
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_14 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_14 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_97
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_15 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_15 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_96
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_16 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_16 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_95
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_17 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_17 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_94
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_18 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_18 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_93
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_19 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_19 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_92
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_2 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_2 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_109
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_20 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_20 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_91
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_21 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_21 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_90
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_fu_3188_ce : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_22 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_22 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      Q(0) => Q(0),
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      \ap_CS_iter3_fsm_reg[1]\ => grp_fu_3188_ce,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter7_fsm_reg[1]\ => \ap_CS_iter7_fsm_reg[1]\,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_3 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_3 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_108
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_4 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_4 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_107
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_5 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_5 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_106
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_6 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_6 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_105
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_7 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_7 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_104
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_8 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_8 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_103
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3188_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_9 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_9 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_102
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_4641_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_89
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_7_reg_4641_reg[13]\(0) => \add_ln840_7_reg_4641_reg[13]\(0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_23 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_23 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_88
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_4651_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_24 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_24 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_87
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_16_reg_4651_reg[13]\(0) => \add_ln840_16_reg_4651_reg[13]\(0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_25 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_25 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_86
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_4661_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_26 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_26 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_85
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_25_reg_4661_reg[13]\(0) => \add_ln840_25_reg_4661_reg[13]\(0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_27 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_27 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_84
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_34_reg_4671_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_28 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_28 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_83
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_34_reg_4671_reg[13]\(0) => \add_ln840_34_reg_4671_reg[13]\(0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_29 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_29 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_82
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_43_reg_4681_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_30 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_30 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_81
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_43_reg_4681_reg[13]\(0) => \add_ln840_43_reg_4681_reg[13]\(0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_31 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_31 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_80
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_52_reg_4691_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_32 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_32 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_79
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_52_reg_4691_reg[13]\(0) => \add_ln840_52_reg_4691_reg[13]\(0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_33 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_33 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_78
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_61_reg_4701_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_34 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_34 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_77
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_61_reg_4701_reg[13]\(0) => \add_ln840_61_reg_4701_reg[13]\(0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_35 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_35 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_76
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_NS_iter2_fsm111_out : out STD_LOGIC;
    grp_fu_3396_ce : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    \add_ln840_70_reg_4711_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_36 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_36 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_75
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_70_reg_4711_reg[13]\(0) => \add_ln840_70_reg_4711_reg[13]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter5_fsm_reg[1]\ => grp_fu_3396_ce,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      p_reg_reg_2 => p_reg_reg_1,
      p_reg_reg_3(0) => p_reg_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_NS_iter2_fsm111_out : in STD_LOGIC;
    grp_fu_3396_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_37 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_37 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1
     port map (
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1 is
  port (
    \ap_CS_iter2_fsm_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_16_reg_4716_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_16_reg_4716_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_16_reg_4716_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_16_reg_4716_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_16_reg_4716_reg[14]_0\ : in STD_LOGIC;
    \accu_V_16_reg_4716_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3675_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_4804 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_74
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_16_reg_4716_reg[10]\(3 downto 0) => \accu_V_16_reg_4716_reg[10]\(3 downto 0),
      \accu_V_16_reg_4716_reg[11]\(3 downto 0) => \accu_V_16_reg_4716_reg[11]\(3 downto 0),
      \accu_V_16_reg_4716_reg[14]\(13 downto 0) => \accu_V_16_reg_4716_reg[14]\(13 downto 0),
      \accu_V_16_reg_4716_reg[14]_0\ => \accu_V_16_reg_4716_reg[14]_0\,
      \accu_V_16_reg_4716_reg[14]_1\(14 downto 0) => \accu_V_16_reg_4716_reg[14]_1\(14 downto 0),
      \accu_V_16_reg_4716_reg[2]\(2 downto 0) => \accu_V_16_reg_4716_reg[2]\(2 downto 0),
      \accu_V_16_reg_4716_reg[3]\(3 downto 0) => \accu_V_16_reg_4716_reg[3]\(3 downto 0),
      \accu_V_16_reg_4716_reg[6]\(3 downto 0) => \accu_V_16_reg_4716_reg[6]\(3 downto 0),
      \accu_V_16_reg_4716_reg[7]\(3 downto 0) => \accu_V_16_reg_4716_reg[7]\(3 downto 0),
      \ap_CS_iter2_fsm_reg[1]\ => \ap_CS_iter2_fsm_reg[1]\,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(0) => p_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_38 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_17_reg_4727_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_17_reg_4727_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_17_reg_4727_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_17_reg_4727_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_17_reg_4727_reg[14]_0\ : in STD_LOGIC;
    \accu_V_17_reg_4727_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_38 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_38 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_73
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_17_reg_4727_reg[10]\(3 downto 0) => \accu_V_17_reg_4727_reg[10]\(3 downto 0),
      \accu_V_17_reg_4727_reg[11]\(3 downto 0) => \accu_V_17_reg_4727_reg[11]\(3 downto 0),
      \accu_V_17_reg_4727_reg[14]\(13 downto 0) => \accu_V_17_reg_4727_reg[14]\(13 downto 0),
      \accu_V_17_reg_4727_reg[14]_0\ => \accu_V_17_reg_4727_reg[14]_0\,
      \accu_V_17_reg_4727_reg[14]_1\(14 downto 0) => \accu_V_17_reg_4727_reg[14]_1\(14 downto 0),
      \accu_V_17_reg_4727_reg[2]\(2 downto 0) => \accu_V_17_reg_4727_reg[2]\(2 downto 0),
      \accu_V_17_reg_4727_reg[3]\(3 downto 0) => \accu_V_17_reg_4727_reg[3]\(3 downto 0),
      \accu_V_17_reg_4727_reg[6]\(3 downto 0) => \accu_V_17_reg_4727_reg[6]\(3 downto 0),
      \accu_V_17_reg_4727_reg[7]\(3 downto 0) => \accu_V_17_reg_4727_reg[7]\(3 downto 0),
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_39 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_18_reg_4738_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_18_reg_4738_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_18_reg_4738_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_18_reg_4738_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_18_reg_4738_reg[14]_0\ : in STD_LOGIC;
    \accu_V_18_reg_4738_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_39 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_39 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_72
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_18_reg_4738_reg[10]\(3 downto 0) => \accu_V_18_reg_4738_reg[10]\(3 downto 0),
      \accu_V_18_reg_4738_reg[11]\(3 downto 0) => \accu_V_18_reg_4738_reg[11]\(3 downto 0),
      \accu_V_18_reg_4738_reg[14]\(13 downto 0) => \accu_V_18_reg_4738_reg[14]\(13 downto 0),
      \accu_V_18_reg_4738_reg[14]_0\ => \accu_V_18_reg_4738_reg[14]_0\,
      \accu_V_18_reg_4738_reg[14]_1\(14 downto 0) => \accu_V_18_reg_4738_reg[14]_1\(14 downto 0),
      \accu_V_18_reg_4738_reg[2]\(2 downto 0) => \accu_V_18_reg_4738_reg[2]\(2 downto 0),
      \accu_V_18_reg_4738_reg[3]\(3 downto 0) => \accu_V_18_reg_4738_reg[3]\(3 downto 0),
      \accu_V_18_reg_4738_reg[6]\(3 downto 0) => \accu_V_18_reg_4738_reg[6]\(3 downto 0),
      \accu_V_18_reg_4738_reg[7]\(3 downto 0) => \accu_V_18_reg_4738_reg[7]\(3 downto 0),
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_40 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_19_reg_4749_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_19_reg_4749_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_19_reg_4749_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_19_reg_4749_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_19_reg_4749_reg[3]_0\ : in STD_LOGIC;
    \accu_V_19_reg_4749_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_40 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_40 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_71
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_19_reg_4749_reg[10]\(3 downto 0) => \accu_V_19_reg_4749_reg[10]\(3 downto 0),
      \accu_V_19_reg_4749_reg[11]\(3 downto 0) => \accu_V_19_reg_4749_reg[11]\(3 downto 0),
      \accu_V_19_reg_4749_reg[14]\(13 downto 0) => \accu_V_19_reg_4749_reg[14]\(13 downto 0),
      \accu_V_19_reg_4749_reg[14]_0\(14 downto 0) => \accu_V_19_reg_4749_reg[14]_0\(14 downto 0),
      \accu_V_19_reg_4749_reg[2]\(2 downto 0) => \accu_V_19_reg_4749_reg[2]\(2 downto 0),
      \accu_V_19_reg_4749_reg[3]\(3 downto 0) => \accu_V_19_reg_4749_reg[3]\(3 downto 0),
      \accu_V_19_reg_4749_reg[3]_0\ => \accu_V_19_reg_4749_reg[3]_0\,
      \accu_V_19_reg_4749_reg[6]\(3 downto 0) => \accu_V_19_reg_4749_reg[6]\(3 downto 0),
      \accu_V_19_reg_4749_reg[7]\(3 downto 0) => \accu_V_19_reg_4749_reg[7]\(3 downto 0),
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_41 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_20_reg_4760_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_20_reg_4760_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_20_reg_4760_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_20_reg_4760_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_20_reg_4760_reg[3]_0\ : in STD_LOGIC;
    \accu_V_20_reg_4760_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_41 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_41 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_70
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_20_reg_4760_reg[10]\(3 downto 0) => \accu_V_20_reg_4760_reg[10]\(3 downto 0),
      \accu_V_20_reg_4760_reg[11]\(3 downto 0) => \accu_V_20_reg_4760_reg[11]\(3 downto 0),
      \accu_V_20_reg_4760_reg[14]\(13 downto 0) => \accu_V_20_reg_4760_reg[14]\(13 downto 0),
      \accu_V_20_reg_4760_reg[14]_0\(14 downto 0) => \accu_V_20_reg_4760_reg[14]_0\(14 downto 0),
      \accu_V_20_reg_4760_reg[2]\(2 downto 0) => \accu_V_20_reg_4760_reg[2]\(2 downto 0),
      \accu_V_20_reg_4760_reg[3]\(3 downto 0) => \accu_V_20_reg_4760_reg[3]\(3 downto 0),
      \accu_V_20_reg_4760_reg[3]_0\ => \accu_V_20_reg_4760_reg[3]_0\,
      \accu_V_20_reg_4760_reg[6]\(3 downto 0) => \accu_V_20_reg_4760_reg[6]\(3 downto 0),
      \accu_V_20_reg_4760_reg[7]\(3 downto 0) => \accu_V_20_reg_4760_reg[7]\(3 downto 0),
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_42 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_21_reg_4771_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_21_reg_4771_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_21_reg_4771_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_21_reg_4771_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_21_reg_4771_reg[3]_0\ : in STD_LOGIC;
    \accu_V_21_reg_4771_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_42 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_42 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_69
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_21_reg_4771_reg[10]\(3 downto 0) => \accu_V_21_reg_4771_reg[10]\(3 downto 0),
      \accu_V_21_reg_4771_reg[11]\(3 downto 0) => \accu_V_21_reg_4771_reg[11]\(3 downto 0),
      \accu_V_21_reg_4771_reg[14]\(13 downto 0) => \accu_V_21_reg_4771_reg[14]\(13 downto 0),
      \accu_V_21_reg_4771_reg[14]_0\(14 downto 0) => \accu_V_21_reg_4771_reg[14]_0\(14 downto 0),
      \accu_V_21_reg_4771_reg[2]\(2 downto 0) => \accu_V_21_reg_4771_reg[2]\(2 downto 0),
      \accu_V_21_reg_4771_reg[3]\(3 downto 0) => \accu_V_21_reg_4771_reg[3]\(3 downto 0),
      \accu_V_21_reg_4771_reg[3]_0\ => \accu_V_21_reg_4771_reg[3]_0\,
      \accu_V_21_reg_4771_reg[6]\(3 downto 0) => \accu_V_21_reg_4771_reg[6]\(3 downto 0),
      \accu_V_21_reg_4771_reg[7]\(3 downto 0) => \accu_V_21_reg_4771_reg[7]\(3 downto 0),
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_43 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_22_reg_4782_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_22_reg_4782_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_22_reg_4782_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    grp_fu_3540_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_22_reg_4782_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_22_reg_4782_reg[3]_0\ : in STD_LOGIC;
    \accu_V_22_reg_4782_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_43 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_43 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_68
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_22_reg_4782_reg[10]\(3 downto 0) => \accu_V_22_reg_4782_reg[10]\(3 downto 0),
      \accu_V_22_reg_4782_reg[11]\(3 downto 0) => \accu_V_22_reg_4782_reg[11]\(3 downto 0),
      \accu_V_22_reg_4782_reg[14]\(13 downto 0) => \accu_V_22_reg_4782_reg[14]\(13 downto 0),
      \accu_V_22_reg_4782_reg[14]_0\(14 downto 0) => \accu_V_22_reg_4782_reg[14]_0\(14 downto 0),
      \accu_V_22_reg_4782_reg[2]\(2 downto 0) => \accu_V_22_reg_4782_reg[2]\(2 downto 0),
      \accu_V_22_reg_4782_reg[3]\(3 downto 0) => \accu_V_22_reg_4782_reg[3]\(3 downto 0),
      \accu_V_22_reg_4782_reg[3]_0\ => \accu_V_22_reg_4782_reg[3]_0\,
      \accu_V_22_reg_4782_reg[6]\(3 downto 0) => \accu_V_22_reg_4782_reg[6]\(3 downto 0),
      \accu_V_22_reg_4782_reg[7]\(3 downto 0) => \accu_V_22_reg_4782_reg[7]\(3 downto 0),
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_44 is
  port (
    grp_fu_3540_ce : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_23_reg_4793_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_23_reg_4793_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_V_23_reg_4793_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_iter3_fsm110_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    \accu_V_23_reg_4793_reg[14]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \accu_V_23_reg_4793_reg[3]_0\ : in STD_LOGIC;
    \accu_V_23_reg_4793_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_44 : entity is "MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_44 is
begin
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(12 downto 0) => P(12 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \accu_V_23_reg_4793_reg[10]\(3 downto 0) => \accu_V_23_reg_4793_reg[10]\(3 downto 0),
      \accu_V_23_reg_4793_reg[11]\(3 downto 0) => \accu_V_23_reg_4793_reg[11]\(3 downto 0),
      \accu_V_23_reg_4793_reg[14]\(13 downto 0) => \accu_V_23_reg_4793_reg[14]\(13 downto 0),
      \accu_V_23_reg_4793_reg[14]_0\(14 downto 0) => \accu_V_23_reg_4793_reg[14]_0\(14 downto 0),
      \accu_V_23_reg_4793_reg[2]\(2 downto 0) => \accu_V_23_reg_4793_reg[2]\(2 downto 0),
      \accu_V_23_reg_4793_reg[3]\(3 downto 0) => \accu_V_23_reg_4793_reg[3]\(3 downto 0),
      \accu_V_23_reg_4793_reg[3]_0\ => \accu_V_23_reg_4793_reg[3]_0\,
      \accu_V_23_reg_4793_reg[6]\(3 downto 0) => \accu_V_23_reg_4793_reg[6]\(3 downto 0),
      \accu_V_23_reg_4793_reg[7]\(3 downto 0) => \accu_V_23_reg_4793_reg[7]\(3 downto 0),
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      \ap_CS_iter4_fsm_reg[1]\ => grp_fu_3540_ce,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_V_23_reg_4793_reg[14]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_iter7_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 575 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 26 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr : in STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__1\ : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch is
  signal \B_V_data_1_payload_A[0]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_100_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_101_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_102_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_103_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_104_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_105_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_106_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_107_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_60_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_61_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_62_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_63_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_64_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_65_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_66_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_67_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_69_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_70_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_71_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_72_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_73_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_75_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_76_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_77_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_78_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_80_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_81_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_82_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_83_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_84_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_85_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_86_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_87_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_88_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_89_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_90_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_91_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_92_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_93_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_94_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_95_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_96_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_97_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_98_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_99_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_56_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_57_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_58_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_59_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_40_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_41_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_43_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_44_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_45_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_46_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_47_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_48_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_49_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_50_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_51_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_52_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_53_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_54_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_55_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_16_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_16_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_16_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_23_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_23_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_23_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_30_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_30_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_30_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_37_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_37_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_37_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_38_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_38_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_38_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_39_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_39_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_39_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_68_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_68_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_68_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_68_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_74_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_74_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_74_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_74_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_79_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_79_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_79_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_79_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_14_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_14_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_14_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_21_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_21_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_21_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_28_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_28_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_28_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_36_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_36_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_36_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_14_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_14_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_14_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_22_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_22_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_22_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_4_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_13_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_13_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_13_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_15_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_15_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_15_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_19_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_19_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_19_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_32_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_32_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_32_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_38_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_38_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_38_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_38_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_4_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_14_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_14_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_14_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_21_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_21_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_21_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_22_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_22_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_22_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_34_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_34_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_34_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_42_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_42_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_42_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_42_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_18_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_18_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_18_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_19_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_19_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_19_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_32_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_32_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_32_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_39_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_39_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_39_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_39_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_12_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_12_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_12_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_20_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_20_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_20_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_32_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_32_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_32_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_34_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_34_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_34_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_6_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_16_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_16_fu_2113_p2__0_carry_n_9\ : STD_LOGIC;
  signal accu_V_16_reg_47160 : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_17_fu_2127_p2__0_carry_n_9\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_18_fu_2141_p2__0_carry_n_9\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_19_fu_2155_p2__0_carry_n_9\ : STD_LOGIC;
  signal accu_V_1_fu_482 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_20_fu_2169_p2__0_carry_n_9\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_21_fu_2183_p2__0_carry_n_9\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_22_fu_2197_p2__0_carry_n_9\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__2_n_10\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry__2_n_9\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_10\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_4\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_7\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_8\ : STD_LOGIC;
  signal \accu_V_23_fu_2211_p2__0_carry_n_9\ : STD_LOGIC;
  signal accu_V_2_fu_486 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal accu_V_3_fu_490 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal accu_V_4_fu_494 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal accu_V_5_fu_498 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal accu_V_6_fu_502 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal accu_V_7_fu_506 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal accu_V_fu_478 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal add_ln840_13_reg_4536 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_13_reg_45360 : STD_LOGIC;
  signal add_ln840_16_fu_1912_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_16_reg_4651 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_16_reg_46510 : STD_LOGIC;
  signal \add_ln840_16_reg_4651[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4651_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_22_reg_4551 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_25_fu_1927_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_25_reg_4661 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_25_reg_4661[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4661_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_31_reg_4566 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_34_fu_1942_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_34_reg_4671 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_34_reg_4671[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4671_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_40_reg_4581 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_43_fu_1957_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_43_reg_4681 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_43_reg_4681[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_43_reg_4681_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_49_reg_4596 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_4_reg_4521 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_52_fu_1972_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_52_reg_4691 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_52_reg_4691[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_52_reg_4691_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_58_reg_4611 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_61_fu_1987_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_61_reg_4701 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_61_reg_4701[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_61_reg_4701_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_67_reg_4626 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_70_fu_2002_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_70_reg_4711 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_70_reg_4711[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_70_reg_4711_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_7_fu_1897_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_7_reg_4641 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_7_reg_4641[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[13]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4641_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \ap_CS_iter2_fsm[1]_i_1_n_3\ : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
  signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
  signal ap_CS_iter5_fsm_state6 : STD_LOGIC;
  signal ap_CS_iter6_fsm_state7 : STD_LOGIC;
  signal ap_CS_iter7_fsm_state8 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm111_out : STD_LOGIC;
  signal ap_NS_iter3_fsm110_out : STD_LOGIC;
  signal ap_NS_iter7_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\ : STD_LOGIC;
  signal grp_fu_3188_ce : STD_LOGIC;
  signal grp_fu_3396_ce : STD_LOGIC;
  signal grp_fu_3540_ce : STD_LOGIC;
  signal i_2_fu_548_p2 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal \i_2_fu_548_p2_carry__0_n_3\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__0_n_4\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__0_n_5\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__0_n_6\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__1_n_3\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__1_n_4\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__1_n_5\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__1_n_6\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__2_n_3\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__2_n_4\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__2_n_5\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__2_n_6\ : STD_LOGIC;
  signal \i_2_fu_548_p2_carry__3_n_6\ : STD_LOGIC;
  signal i_2_fu_548_p2_carry_n_3 : STD_LOGIC;
  signal i_2_fu_548_p2_carry_n_4 : STD_LOGIC;
  signal i_2_fu_548_p2_carry_n_5 : STD_LOGIC;
  signal i_2_fu_548_p2_carry_n_6 : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[12]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[13]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[14]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[15]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[16]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[17]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[18]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_fu_474_reg_n_3_[9]\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_10_fu_2426_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_10_fu_2426_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_12_fu_2444_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_12_fu_2444_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_16_fu_2528_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_16_fu_2528_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_19_fu_2555_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_19_fu_2555_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_30_fu_2750_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_30_fu_2750_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_31_fu_2759_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_31_fu_2759_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_31_fu_2759_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_31_fu_2759_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_31_fu_2759_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_31_fu_2759_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_31_fu_2759_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_32_fu_2768_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_32_fu_2768_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_37_fu_2861_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_37_fu_2861_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_3_fu_2315_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2315_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_40_fu_2888_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_40_fu_2888_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_43_fu_2963_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_43_fu_2963_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_43_fu_2963_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_43_fu_2963_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_43_fu_2963_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_43_fu_2963_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_43_fu_2963_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_43_fu_2963_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_44_fu_2972_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_44_fu_2972_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_45_fu_2981_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_45_fu_2981_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_4_fu_2324_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_4_fu_2324_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_53_fu_3101_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_53_fu_3101_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_53_fu_3101_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_53_fu_3101_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_53_fu_3101_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1039_54_fu_3110_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_54_fu_3110_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln249_reg_3675 : STD_LOGIC;
  signal icmp_ln249_reg_3675_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln249_reg_3675_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln249_reg_3675_pp0_iter2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln249_reg_3675_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln249_reg_3675_pp0_iter3_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln249_reg_3675_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln249_reg_3675_pp0_iter4_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln249_reg_3675_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln249_reg_3675_pp0_iter5_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln249_reg_3675_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln249_reg_3675_pp0_iter6_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln290_fu_2223_p2 : STD_LOGIC;
  signal icmp_ln290_reg_4804 : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_18_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_12_n_6\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_14_n_6\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_16_n_6\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln290_reg_4804_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal local_temp_V_11_reg_3779 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_12_reg_3784 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_14_reg_3794 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_3799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_3799_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_16_reg_3804 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_19_reg_3819 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_20_reg_3824 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_21_reg_3829 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_23_reg_3839 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_3844 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_3844_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_25_reg_3849 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_28_reg_3864 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_29_reg_3869 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_30_reg_3874 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_32_reg_3884 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_3889 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_3889_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_34_reg_3894 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_37_reg_3909 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_38_reg_3914 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_39_reg_3919 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_41_reg_3929 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_3934 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_3934_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_43_reg_3939 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_46_reg_3954 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_47_reg_3959 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_48_reg_3964 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_50_reg_3974 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_51_reg_3979 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_51_reg_3979_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_52_reg_3984 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_55_reg_3999 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_56_reg_4004 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_57_reg_4009 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_59_reg_4019 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_60_reg_4024 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_60_reg_4024_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_61_reg_4029 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_64_reg_4044 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_65_reg_4049 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_66_reg_4054 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_68_reg_4064 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_69_reg_4069 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_69_reg_4069_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_70_reg_4074 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_73_reg_3684 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_74_reg_3689 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_75_reg_3694 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_77_reg_3704 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_78_reg_3709 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_78_reg_3709_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_79_reg_3714 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_9_reg_3774 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U26_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U27_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U28_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U29_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U30_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U31_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U32_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U33_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U34_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U35_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U36_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U37_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U38_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U39_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U40_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U41_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U42_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U43_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U44_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U45_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U46_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U47_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U48_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U49_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U50_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U51_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U52_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U53_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U54_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U55_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U56_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U57_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U58_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U59_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U60_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U61_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U62_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U63_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U64_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_31 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U65_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U66_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U67_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U68_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U69_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U70_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U71_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_19 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_20 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_21 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_22 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_23 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_24 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_25 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_26 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_27 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_28 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_29 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_30 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_31 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_13s_15_4_1_U72_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U14_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U15_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U16_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U17_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U18_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U19_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U1_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U20_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U21_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U22_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U23_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U24_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_9 : STD_LOGIC;
  signal r_V_1_reg_3729 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_2_reg_3734 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_3_reg_3739 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_5_reg_3749 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_6_reg_3754 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_6_reg_3754_pp0_iter1_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_7_reg_3759 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \result_V_14_fu_3056_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \result_V_14_fu_3056_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \result_V_14_fu_3056_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \result_V_14_fu_3056_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \result_V_14_fu_3056_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \result_V_14_fu_3056_p2_carry__0_n_4\ : STD_LOGIC;
  signal \result_V_14_fu_3056_p2_carry__0_n_5\ : STD_LOGIC;
  signal \result_V_14_fu_3056_p2_carry__0_n_6\ : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_i_1_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_i_2_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_i_3_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_i_4_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_i_5_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_i_6_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_i_7_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_n_3 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_n_4 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_n_5 : STD_LOGIC;
  signal result_V_14_fu_3056_p2_carry_n_6 : STD_LOGIC;
  signal \result_V_2_fu_2390_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \result_V_2_fu_2390_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \result_V_2_fu_2390_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \result_V_2_fu_2390_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \result_V_2_fu_2390_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \result_V_2_fu_2390_p2_carry__0_n_5\ : STD_LOGIC;
  signal \result_V_2_fu_2390_p2_carry__0_n_6\ : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_i_1_n_3 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_i_2_n_3 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_i_3_n_3 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_i_4_n_3 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_i_5_n_3 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_n_3 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_n_4 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_n_5 : STD_LOGIC;
  signal result_V_2_fu_2390_p2_carry_n_6 : STD_LOGIC;
  signal \result_V_4_fu_2501_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \result_V_4_fu_2501_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \result_V_4_fu_2501_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \result_V_4_fu_2501_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \result_V_4_fu_2501_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \result_V_4_fu_2501_p2_carry__0_n_5\ : STD_LOGIC;
  signal \result_V_4_fu_2501_p2_carry__0_n_6\ : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_i_1_n_3 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_i_2_n_3 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_i_3_n_3 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_i_4_n_3 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_i_5_n_3 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_i_6_n_3 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_n_3 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_n_4 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_n_5 : STD_LOGIC;
  signal result_V_4_fu_2501_p2_carry_n_6 : STD_LOGIC;
  signal \result_V_fu_2279_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \result_V_fu_2279_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \result_V_fu_2279_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \result_V_fu_2279_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \result_V_fu_2279_p2_carry__0_n_4\ : STD_LOGIC;
  signal \result_V_fu_2279_p2_carry__0_n_5\ : STD_LOGIC;
  signal \result_V_fu_2279_p2_carry__0_n_6\ : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_i_1_n_3 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_i_2_n_3 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_i_3_n_3 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_i_4_n_3 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_i_5_n_3 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_i_6_n_3 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_n_3 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_n_4 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_n_5 : STD_LOGIC;
  signal result_V_fu_2279_p2_carry_n_6 : STD_LOGIC;
  signal sf_1_fu_2217_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_fu_4700 : STD_LOGIC;
  signal \sf_fu_470[0]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_470[0]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_470[0]_i_7_n_3\ : STD_LOGIC;
  signal sf_fu_470_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_fu_470_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_470_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \sf_fu_470_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sf_fu_470_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln1039_10_fu_2515_p1 : STD_LOGIC;
  signal zext_ln1039_11_fu_2524_p1 : STD_LOGIC;
  signal zext_ln1039_12_fu_2533_p1 : STD_LOGIC;
  signal zext_ln1039_13_fu_2542_p1 : STD_LOGIC;
  signal zext_ln1039_14_fu_2551_p1 : STD_LOGIC;
  signal zext_ln1039_15_fu_2626_p1 : STD_LOGIC;
  signal zext_ln1039_16_fu_2635_p1 : STD_LOGIC;
  signal zext_ln1039_17_fu_2644_p1 : STD_LOGIC;
  signal zext_ln1039_18_fu_2653_p1 : STD_LOGIC;
  signal zext_ln1039_19_fu_2662_p1 : STD_LOGIC;
  signal zext_ln1039_1_fu_2302_p1 : STD_LOGIC;
  signal zext_ln1039_20_fu_2737_p1 : STD_LOGIC;
  signal zext_ln1039_21_fu_2746_p1 : STD_LOGIC;
  signal zext_ln1039_22_fu_2755_p1 : STD_LOGIC;
  signal zext_ln1039_23_fu_2764_p1 : STD_LOGIC;
  signal zext_ln1039_24_fu_2773_p1 : STD_LOGIC;
  signal zext_ln1039_25_fu_2848_p1 : STD_LOGIC;
  signal zext_ln1039_26_fu_2857_p1 : STD_LOGIC;
  signal zext_ln1039_27_fu_2866_p1 : STD_LOGIC;
  signal zext_ln1039_28_fu_2875_p1 : STD_LOGIC;
  signal zext_ln1039_29_fu_2884_p1 : STD_LOGIC;
  signal zext_ln1039_2_fu_2311_p1 : STD_LOGIC;
  signal zext_ln1039_30_fu_2959_p1 : STD_LOGIC;
  signal zext_ln1039_31_fu_2968_p1 : STD_LOGIC;
  signal zext_ln1039_32_fu_2977_p1 : STD_LOGIC;
  signal zext_ln1039_33_fu_2986_p1 : STD_LOGIC;
  signal zext_ln1039_34_fu_2995_p1 : STD_LOGIC;
  signal zext_ln1039_35_fu_3070_p1 : STD_LOGIC;
  signal zext_ln1039_36_fu_3079_p1 : STD_LOGIC;
  signal zext_ln1039_37_fu_3088_p1 : STD_LOGIC;
  signal zext_ln1039_38_fu_3097_p1 : STD_LOGIC;
  signal zext_ln1039_39_fu_3106_p1 : STD_LOGIC;
  signal zext_ln1039_3_fu_2320_p1 : STD_LOGIC;
  signal zext_ln1039_4_fu_2329_p1 : STD_LOGIC;
  signal zext_ln1039_5_fu_2404_p1 : STD_LOGIC;
  signal zext_ln1039_6_fu_2413_p1 : STD_LOGIC;
  signal zext_ln1039_7_fu_2422_p1 : STD_LOGIC;
  signal zext_ln1039_8_fu_2431_p1 : STD_LOGIC;
  signal zext_ln1039_9_fu_2440_p1 : STD_LOGIC;
  signal zext_ln1039_fu_2293_p1 : STD_LOGIC;
  signal zext_ln215_1_fu_2395_p1 : STD_LOGIC;
  signal zext_ln215_2_fu_2506_p1 : STD_LOGIC;
  signal zext_ln215_3_fu_2617_p1 : STD_LOGIC;
  signal zext_ln215_4_fu_2728_p1 : STD_LOGIC;
  signal zext_ln215_5_fu_2839_p1 : STD_LOGIC;
  signal zext_ln215_6_fu_2950_p1 : STD_LOGIC;
  signal zext_ln215_7_fu_3061_p1 : STD_LOGIC;
  signal zext_ln215_fu_2284_p1 : STD_LOGIC;
  signal zext_ln840_12_fu_2671_p1 : STD_LOGIC;
  signal zext_ln840_16_fu_2782_p1 : STD_LOGIC;
  signal zext_ln840_20_fu_2893_p1 : STD_LOGIC;
  signal zext_ln840_24_fu_3004_p1 : STD_LOGIC;
  signal zext_ln840_28_fu_3115_p1 : STD_LOGIC;
  signal zext_ln840_4_fu_2449_p1 : STD_LOGIC;
  signal zext_ln840_8_fu_2560_p1 : STD_LOGIC;
  signal zext_ln840_fu_2338_p1 : STD_LOGIC;
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_74_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_16_fu_2113_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_16_fu_2113_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_17_fu_2127_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_17_fu_2127_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_18_fu_2141_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_18_fu_2141_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_19_fu_2155_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_19_fu_2155_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_20_fu_2169_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_20_fu_2169_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_21_fu_2183_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_21_fu_2183_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_22_fu_2197_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_22_fu_2197_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_23_fu_2211_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_23_fu_2211_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_16_reg_4651_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_16_reg_4651_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_25_reg_4661_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_25_reg_4661_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_34_reg_4671_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_34_reg_4671_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_43_reg_4681_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_43_reg_4681_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_52_reg_4691_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_52_reg_4691_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_61_reg_4701_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_61_reg_4701_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_70_reg_4711_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_70_reg_4711_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_7_reg_4641_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_7_reg_4641_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_2_fu_548_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_2_fu_548_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_icmp_ln1039_10_fu_2426_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_10_fu_2426_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_12_fu_2444_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_12_fu_2444_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_16_fu_2528_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_16_fu_2528_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_19_fu_2555_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_19_fu_2555_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_30_fu_2750_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_30_fu_2750_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_31_fu_2759_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_31_fu_2759_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1039_31_fu_2759_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_32_fu_2768_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_32_fu_2768_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_37_fu_2861_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_37_fu_2861_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_3_fu_2315_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_2315_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_40_fu_2888_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_40_fu_2888_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_43_fu_2963_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_43_fu_2963_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_44_fu_2972_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_44_fu_2972_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_45_fu_2981_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_45_fu_2981_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_4_fu_2324_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_4_fu_2324_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_53_fu_3101_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_53_fu_3101_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1039_53_fu_3101_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_54_fu_3110_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_54_fu_3110_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln290_reg_4804_reg[0]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln290_reg_4804_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_result_V_14_fu_3056_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_V_14_fu_3056_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result_V_2_fu_2390_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_V_2_fu_2390_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_V_2_fu_2390_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result_V_4_fu_2501_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_V_4_fu_2501_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_V_4_fu_2501_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result_V_fu_2279_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_V_fu_2279_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sf_fu_470_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_2\ : label is "soft_lutpair14";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_30\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_37\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_38\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_68\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_74\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_79\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_28\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[14]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[20]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_38\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_34\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_42\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[2]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_34\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[8]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_2113_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_2113_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_2113_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_2113_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_2127_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_2127_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_2127_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_2127_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_2141_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_2141_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_2141_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_2141_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_2155_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_2155_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_2155_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_2155_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_2169_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_2169_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_2169_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_2169_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_2183_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_2183_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_2183_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_2183_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_2197_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_2197_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_2197_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_2197_p2__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_2211_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_2211_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_2211_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_2211_p2__0_carry__2\ : label is 35;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter3_fsm_reg[1]\ : label is "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter4_fsm_reg[1]\ : label is "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter5_fsm_reg[1]\ : label is "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter6_fsm_reg[1]\ : label is "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter7_fsm_reg[1]\ : label is "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter7_reg_i_2 : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD of i_2_fu_548_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_2_fu_548_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_fu_548_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_fu_548_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_fu_548_p2_carry__3\ : label is 35;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_10_fu_2426_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_10_fu_2426_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_12_fu_2444_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_12_fu_2444_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_16_fu_2528_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_16_fu_2528_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_19_fu_2555_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_19_fu_2555_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_30_fu_2750_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_30_fu_2750_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_31_fu_2759_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_31_fu_2759_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_32_fu_2768_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_32_fu_2768_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_37_fu_2861_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_37_fu_2861_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_3_fu_2315_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_3_fu_2315_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_40_fu_2888_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_40_fu_2888_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_43_fu_2963_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_43_fu_2963_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_44_fu_2972_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_44_fu_2972_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_45_fu_2981_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_45_fu_2981_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_4_fu_2324_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_4_fu_2324_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_53_fu_3101_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_53_fu_3101_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1039_54_fu_3110_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1039_54_fu_3110_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln249_reg_3675_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_4804[0]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_4804[0]_i_6\ : label is "soft_lutpair5";
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln290_reg_4804_reg[0]_i_9\ : label is 35;
  attribute COMPARATOR_THRESHOLD of result_V_14_fu_3056_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \result_V_14_fu_3056_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of result_V_2_fu_2390_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \result_V_2_fu_2390_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of result_V_4_fu_2501_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \result_V_4_fu_2501_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of result_V_fu_2279_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \result_V_fu_2279_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \sf_fu_470[0]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sf_fu_470[0]_i_7\ : label is "soft_lutpair4";
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_fu_470_reg[8]_i_1\ : label is 11;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY <= \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_V_data_1_payload_A[0]_i_2_n_3\,
      I1 => zext_ln1039_3_fu_2320_p1,
      I2 => zext_ln1039_4_fu_2329_p1,
      I3 => zext_ln1039_2_fu_2311_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(0)
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln840_fu_2338_p1,
      I1 => zext_ln1039_1_fu_2302_p1,
      I2 => zext_ln1039_fu_2293_p1,
      I3 => zext_ln215_fu_2284_p1,
      O => \B_V_data_1_payload_A[0]_i_2_n_3\
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \B_V_data_1_payload_A[11]_i_7_n_3\,
      I1 => \B_V_data_1_payload_A[11]_i_6_n_3\,
      I2 => zext_ln840_12_fu_2671_p1,
      I3 => zext_ln1039_18_fu_2653_p1,
      I4 => zext_ln1039_19_fu_2662_p1,
      I5 => zext_ln1039_17_fu_2644_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8E8808000"
    )
        port map (
      I0 => zext_ln1039_18_fu_2653_p1,
      I1 => zext_ln1039_19_fu_2662_p1,
      I2 => zext_ln1039_17_fu_2644_p1,
      I3 => zext_ln840_12_fu_2671_p1,
      I4 => \B_V_data_1_payload_A[11]_i_6_n_3\,
      I5 => \B_V_data_1_payload_A[11]_i_7_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(11)
    );
\B_V_data_1_payload_A[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(10),
      I1 => accu_V_3_fu_490(11),
      O => \B_V_data_1_payload_A[11]_i_10_n_3\
    );
\B_V_data_1_payload_A[11]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(0),
      I1 => accu_V_3_fu_490(1),
      O => \B_V_data_1_payload_A[11]_i_100_n_3\
    );
\B_V_data_1_payload_A[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(6),
      I1 => accu_V_3_fu_490(7),
      O => \B_V_data_1_payload_A[11]_i_101_n_3\
    );
\B_V_data_1_payload_A[11]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(4),
      I1 => accu_V_3_fu_490(5),
      O => \B_V_data_1_payload_A[11]_i_102_n_3\
    );
\B_V_data_1_payload_A[11]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(2),
      I1 => accu_V_3_fu_490(3),
      O => \B_V_data_1_payload_A[11]_i_103_n_3\
    );
\B_V_data_1_payload_A[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(7),
      I1 => accu_V_3_fu_490(6),
      O => \B_V_data_1_payload_A[11]_i_104_n_3\
    );
\B_V_data_1_payload_A[11]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(5),
      I1 => accu_V_3_fu_490(4),
      O => \B_V_data_1_payload_A[11]_i_105_n_3\
    );
\B_V_data_1_payload_A[11]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(3),
      I1 => accu_V_3_fu_490(2),
      O => \B_V_data_1_payload_A[11]_i_106_n_3\
    );
\B_V_data_1_payload_A[11]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(0),
      I1 => accu_V_3_fu_490(1),
      O => \B_V_data_1_payload_A[11]_i_107_n_3\
    );
\B_V_data_1_payload_A[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_11_n_3\
    );
\B_V_data_1_payload_A[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(14),
      O => \B_V_data_1_payload_A[11]_i_12_n_3\
    );
\B_V_data_1_payload_A[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(13),
      I1 => accu_V_3_fu_490(12),
      O => \B_V_data_1_payload_A[11]_i_13_n_3\
    );
\B_V_data_1_payload_A[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(11),
      I1 => accu_V_3_fu_490(10),
      O => \B_V_data_1_payload_A[11]_i_14_n_3\
    );
\B_V_data_1_payload_A[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_15_n_3\
    );
\B_V_data_1_payload_A[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(12),
      I1 => accu_V_3_fu_490(13),
      O => \B_V_data_1_payload_A[11]_i_17_n_3\
    );
\B_V_data_1_payload_A[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(10),
      I1 => accu_V_3_fu_490(11),
      O => \B_V_data_1_payload_A[11]_i_18_n_3\
    );
\B_V_data_1_payload_A[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(14),
      O => \B_V_data_1_payload_A[11]_i_19_n_3\
    );
\B_V_data_1_payload_A[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(13),
      I1 => accu_V_3_fu_490(12),
      O => \B_V_data_1_payload_A[11]_i_20_n_3\
    );
\B_V_data_1_payload_A[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(11),
      I1 => accu_V_3_fu_490(10),
      O => \B_V_data_1_payload_A[11]_i_21_n_3\
    );
\B_V_data_1_payload_A[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_22_n_3\
    );
\B_V_data_1_payload_A[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(12),
      I1 => accu_V_3_fu_490(13),
      O => \B_V_data_1_payload_A[11]_i_24_n_3\
    );
\B_V_data_1_payload_A[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(10),
      I1 => accu_V_3_fu_490(11),
      O => \B_V_data_1_payload_A[11]_i_25_n_3\
    );
\B_V_data_1_payload_A[11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(14),
      O => \B_V_data_1_payload_A[11]_i_26_n_3\
    );
\B_V_data_1_payload_A[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(13),
      I1 => accu_V_3_fu_490(12),
      O => \B_V_data_1_payload_A[11]_i_27_n_3\
    );
\B_V_data_1_payload_A[11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(11),
      I1 => accu_V_3_fu_490(10),
      O => \B_V_data_1_payload_A[11]_i_28_n_3\
    );
\B_V_data_1_payload_A[11]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(8),
      I1 => accu_V_3_fu_490(9),
      O => \B_V_data_1_payload_A[11]_i_29_n_3\
    );
\B_V_data_1_payload_A[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(12),
      I1 => accu_V_3_fu_490(13),
      O => \B_V_data_1_payload_A[11]_i_31_n_3\
    );
\B_V_data_1_payload_A[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(8),
      I1 => accu_V_3_fu_490(9),
      O => \B_V_data_1_payload_A[11]_i_32_n_3\
    );
\B_V_data_1_payload_A[11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(14),
      O => \B_V_data_1_payload_A[11]_i_33_n_3\
    );
\B_V_data_1_payload_A[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(13),
      I1 => accu_V_3_fu_490(12),
      O => \B_V_data_1_payload_A[11]_i_34_n_3\
    );
\B_V_data_1_payload_A[11]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(10),
      I1 => accu_V_3_fu_490(11),
      O => \B_V_data_1_payload_A[11]_i_35_n_3\
    );
\B_V_data_1_payload_A[11]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_36_n_3\
    );
\B_V_data_1_payload_A[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(6),
      I1 => accu_V_3_fu_490(7),
      O => \B_V_data_1_payload_A[11]_i_40_n_3\
    );
\B_V_data_1_payload_A[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(4),
      I1 => accu_V_3_fu_490(5),
      O => \B_V_data_1_payload_A[11]_i_41_n_3\
    );
\B_V_data_1_payload_A[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(2),
      I1 => accu_V_3_fu_490(3),
      O => \B_V_data_1_payload_A[11]_i_42_n_3\
    );
\B_V_data_1_payload_A[11]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(7),
      I1 => accu_V_3_fu_490(6),
      O => \B_V_data_1_payload_A[11]_i_43_n_3\
    );
\B_V_data_1_payload_A[11]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(5),
      I1 => accu_V_3_fu_490(4),
      O => \B_V_data_1_payload_A[11]_i_44_n_3\
    );
\B_V_data_1_payload_A[11]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(3),
      I1 => accu_V_3_fu_490(2),
      O => \B_V_data_1_payload_A[11]_i_45_n_3\
    );
\B_V_data_1_payload_A[11]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(0),
      I1 => accu_V_3_fu_490(1),
      O => \B_V_data_1_payload_A[11]_i_46_n_3\
    );
\B_V_data_1_payload_A[11]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(6),
      I1 => accu_V_3_fu_490(7),
      O => \B_V_data_1_payload_A[11]_i_47_n_3\
    );
\B_V_data_1_payload_A[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(4),
      I1 => accu_V_3_fu_490(5),
      O => \B_V_data_1_payload_A[11]_i_48_n_3\
    );
\B_V_data_1_payload_A[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(2),
      I1 => accu_V_3_fu_490(3),
      O => \B_V_data_1_payload_A[11]_i_49_n_3\
    );
\B_V_data_1_payload_A[11]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(7),
      I1 => accu_V_3_fu_490(6),
      O => \B_V_data_1_payload_A[11]_i_50_n_3\
    );
\B_V_data_1_payload_A[11]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(5),
      I1 => accu_V_3_fu_490(4),
      O => \B_V_data_1_payload_A[11]_i_51_n_3\
    );
\B_V_data_1_payload_A[11]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(3),
      I1 => accu_V_3_fu_490(2),
      O => \B_V_data_1_payload_A[11]_i_52_n_3\
    );
\B_V_data_1_payload_A[11]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(0),
      I1 => accu_V_3_fu_490(1),
      O => \B_V_data_1_payload_A[11]_i_53_n_3\
    );
\B_V_data_1_payload_A[11]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(6),
      I1 => accu_V_3_fu_490(7),
      O => \B_V_data_1_payload_A[11]_i_54_n_3\
    );
\B_V_data_1_payload_A[11]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(4),
      I1 => accu_V_3_fu_490(5),
      O => \B_V_data_1_payload_A[11]_i_55_n_3\
    );
\B_V_data_1_payload_A[11]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(2),
      I1 => accu_V_3_fu_490(3),
      O => \B_V_data_1_payload_A[11]_i_56_n_3\
    );
\B_V_data_1_payload_A[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(7),
      I1 => accu_V_3_fu_490(6),
      O => \B_V_data_1_payload_A[11]_i_57_n_3\
    );
\B_V_data_1_payload_A[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(5),
      I1 => accu_V_3_fu_490(4),
      O => \B_V_data_1_payload_A[11]_i_58_n_3\
    );
\B_V_data_1_payload_A[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(3),
      I1 => accu_V_3_fu_490(2),
      O => \B_V_data_1_payload_A[11]_i_59_n_3\
    );
\B_V_data_1_payload_A[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln215_3_fu_2617_p1,
      I1 => zext_ln1039_15_fu_2626_p1,
      I2 => zext_ln1039_16_fu_2635_p1,
      O => \B_V_data_1_payload_A[11]_i_6_n_3\
    );
\B_V_data_1_payload_A[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(0),
      I1 => accu_V_3_fu_490(1),
      O => \B_V_data_1_payload_A[11]_i_60_n_3\
    );
\B_V_data_1_payload_A[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(6),
      I1 => accu_V_3_fu_490(7),
      O => \B_V_data_1_payload_A[11]_i_61_n_3\
    );
\B_V_data_1_payload_A[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(4),
      I1 => accu_V_3_fu_490(5),
      O => \B_V_data_1_payload_A[11]_i_62_n_3\
    );
\B_V_data_1_payload_A[11]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(2),
      I1 => accu_V_3_fu_490(3),
      O => \B_V_data_1_payload_A[11]_i_63_n_3\
    );
\B_V_data_1_payload_A[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(7),
      I1 => accu_V_3_fu_490(6),
      O => \B_V_data_1_payload_A[11]_i_64_n_3\
    );
\B_V_data_1_payload_A[11]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(5),
      I1 => accu_V_3_fu_490(4),
      O => \B_V_data_1_payload_A[11]_i_65_n_3\
    );
\B_V_data_1_payload_A[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(3),
      I1 => accu_V_3_fu_490(2),
      O => \B_V_data_1_payload_A[11]_i_66_n_3\
    );
\B_V_data_1_payload_A[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(0),
      I1 => accu_V_3_fu_490(1),
      O => \B_V_data_1_payload_A[11]_i_67_n_3\
    );
\B_V_data_1_payload_A[11]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(14),
      O => \B_V_data_1_payload_A[11]_i_69_n_3\
    );
\B_V_data_1_payload_A[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_16_fu_2635_p1,
      I1 => zext_ln215_3_fu_2617_p1,
      I2 => zext_ln1039_15_fu_2626_p1,
      O => \B_V_data_1_payload_A[11]_i_7_n_3\
    );
\B_V_data_1_payload_A[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_70_n_3\
    );
\B_V_data_1_payload_A[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(13),
      I1 => accu_V_3_fu_490(12),
      O => \B_V_data_1_payload_A[11]_i_71_n_3\
    );
\B_V_data_1_payload_A[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(11),
      I1 => accu_V_3_fu_490(10),
      O => \B_V_data_1_payload_A[11]_i_72_n_3\
    );
\B_V_data_1_payload_A[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_73_n_3\
    );
\B_V_data_1_payload_A[11]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(14),
      O => \B_V_data_1_payload_A[11]_i_75_n_3\
    );
\B_V_data_1_payload_A[11]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(13),
      I1 => accu_V_3_fu_490(12),
      O => \B_V_data_1_payload_A[11]_i_76_n_3\
    );
\B_V_data_1_payload_A[11]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(11),
      I1 => accu_V_3_fu_490(10),
      O => \B_V_data_1_payload_A[11]_i_77_n_3\
    );
\B_V_data_1_payload_A[11]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_78_n_3\
    );
\B_V_data_1_payload_A[11]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(12),
      I1 => accu_V_3_fu_490(13),
      O => \B_V_data_1_payload_A[11]_i_80_n_3\
    );
\B_V_data_1_payload_A[11]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(10),
      I1 => accu_V_3_fu_490(11),
      O => \B_V_data_1_payload_A[11]_i_81_n_3\
    );
\B_V_data_1_payload_A[11]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(8),
      I1 => accu_V_3_fu_490(9),
      O => \B_V_data_1_payload_A[11]_i_82_n_3\
    );
\B_V_data_1_payload_A[11]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(14),
      O => \B_V_data_1_payload_A[11]_i_83_n_3\
    );
\B_V_data_1_payload_A[11]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(13),
      I1 => accu_V_3_fu_490(12),
      O => \B_V_data_1_payload_A[11]_i_84_n_3\
    );
\B_V_data_1_payload_A[11]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(11),
      I1 => accu_V_3_fu_490(10),
      O => \B_V_data_1_payload_A[11]_i_85_n_3\
    );
\B_V_data_1_payload_A[11]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(9),
      I1 => accu_V_3_fu_490(8),
      O => \B_V_data_1_payload_A[11]_i_86_n_3\
    );
\B_V_data_1_payload_A[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(6),
      I1 => accu_V_3_fu_490(7),
      O => \B_V_data_1_payload_A[11]_i_87_n_3\
    );
\B_V_data_1_payload_A[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(4),
      I1 => accu_V_3_fu_490(5),
      O => \B_V_data_1_payload_A[11]_i_88_n_3\
    );
\B_V_data_1_payload_A[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(2),
      I1 => accu_V_3_fu_490(3),
      O => \B_V_data_1_payload_A[11]_i_89_n_3\
    );
\B_V_data_1_payload_A[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(12),
      I1 => accu_V_3_fu_490(13),
      O => \B_V_data_1_payload_A[11]_i_9_n_3\
    );
\B_V_data_1_payload_A[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(7),
      I1 => accu_V_3_fu_490(6),
      O => \B_V_data_1_payload_A[11]_i_90_n_3\
    );
\B_V_data_1_payload_A[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(5),
      I1 => accu_V_3_fu_490(4),
      O => \B_V_data_1_payload_A[11]_i_91_n_3\
    );
\B_V_data_1_payload_A[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(3),
      I1 => accu_V_3_fu_490(2),
      O => \B_V_data_1_payload_A[11]_i_92_n_3\
    );
\B_V_data_1_payload_A[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(0),
      I1 => accu_V_3_fu_490(1),
      O => \B_V_data_1_payload_A[11]_i_93_n_3\
    );
\B_V_data_1_payload_A[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(6),
      I1 => accu_V_3_fu_490(7),
      O => \B_V_data_1_payload_A[11]_i_94_n_3\
    );
\B_V_data_1_payload_A[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_3_fu_490(4),
      I1 => accu_V_3_fu_490(5),
      O => \B_V_data_1_payload_A[11]_i_95_n_3\
    );
\B_V_data_1_payload_A[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_3_fu_490(2),
      I1 => accu_V_3_fu_490(3),
      O => \B_V_data_1_payload_A[11]_i_96_n_3\
    );
\B_V_data_1_payload_A[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(7),
      I1 => accu_V_3_fu_490(6),
      O => \B_V_data_1_payload_A[11]_i_97_n_3\
    );
\B_V_data_1_payload_A[11]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_490(5),
      I1 => accu_V_3_fu_490(4),
      O => \B_V_data_1_payload_A[11]_i_98_n_3\
    );
\B_V_data_1_payload_A[11]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_3_fu_490(3),
      I1 => accu_V_3_fu_490(2),
      O => \B_V_data_1_payload_A[11]_i_99_n_3\
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_V_data_1_payload_A[12]_i_2_n_3\,
      I1 => zext_ln1039_23_fu_2764_p1,
      I2 => zext_ln1039_24_fu_2773_p1,
      I3 => zext_ln1039_22_fu_2755_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(12)
    );
\B_V_data_1_payload_A[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln840_16_fu_2782_p1,
      I1 => zext_ln1039_21_fu_2746_p1,
      I2 => zext_ln1039_20_fu_2737_p1,
      I3 => zext_ln215_4_fu_2728_p1,
      O => \B_V_data_1_payload_A[12]_i_2_n_3\
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \B_V_data_1_payload_A[14]_i_4_n_3\,
      I1 => \B_V_data_1_payload_A[14]_i_3_n_3\,
      I2 => zext_ln840_16_fu_2782_p1,
      I3 => zext_ln1039_23_fu_2764_p1,
      I4 => zext_ln1039_24_fu_2773_p1,
      I5 => zext_ln1039_22_fu_2755_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8E8808000"
    )
        port map (
      I0 => zext_ln1039_23_fu_2764_p1,
      I1 => zext_ln1039_24_fu_2773_p1,
      I2 => zext_ln1039_22_fu_2755_p1,
      I3 => zext_ln840_16_fu_2782_p1,
      I4 => \B_V_data_1_payload_A[14]_i_3_n_3\,
      I5 => \B_V_data_1_payload_A[14]_i_4_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(14)
    );
\B_V_data_1_payload_A[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(11),
      I1 => accu_V_4_fu_494(10),
      O => \B_V_data_1_payload_A[14]_i_10_n_3\
    );
\B_V_data_1_payload_A[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(8),
      I1 => accu_V_4_fu_494(9),
      O => \B_V_data_1_payload_A[14]_i_11_n_3\
    );
\B_V_data_1_payload_A[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(6),
      I1 => accu_V_4_fu_494(7),
      O => \B_V_data_1_payload_A[14]_i_15_n_3\
    );
\B_V_data_1_payload_A[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(3),
      I1 => accu_V_4_fu_494(2),
      O => \B_V_data_1_payload_A[14]_i_16_n_3\
    );
\B_V_data_1_payload_A[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(7),
      I1 => accu_V_4_fu_494(6),
      O => \B_V_data_1_payload_A[14]_i_17_n_3\
    );
\B_V_data_1_payload_A[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(4),
      I1 => accu_V_4_fu_494(5),
      O => \B_V_data_1_payload_A[14]_i_18_n_3\
    );
\B_V_data_1_payload_A[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(3),
      I1 => accu_V_4_fu_494(2),
      O => \B_V_data_1_payload_A[14]_i_19_n_3\
    );
\B_V_data_1_payload_A[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(0),
      I1 => accu_V_4_fu_494(1),
      O => \B_V_data_1_payload_A[14]_i_20_n_3\
    );
\B_V_data_1_payload_A[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(12),
      I1 => accu_V_4_fu_494(13),
      O => \B_V_data_1_payload_A[14]_i_22_n_3\
    );
\B_V_data_1_payload_A[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(11),
      I1 => accu_V_4_fu_494(10),
      O => \B_V_data_1_payload_A[14]_i_23_n_3\
    );
\B_V_data_1_payload_A[14]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(14),
      O => \B_V_data_1_payload_A[14]_i_24_n_3\
    );
\B_V_data_1_payload_A[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(13),
      I1 => accu_V_4_fu_494(12),
      O => \B_V_data_1_payload_A[14]_i_25_n_3\
    );
\B_V_data_1_payload_A[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(10),
      I1 => accu_V_4_fu_494(11),
      O => \B_V_data_1_payload_A[14]_i_26_n_3\
    );
\B_V_data_1_payload_A[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(8),
      I1 => accu_V_4_fu_494(9),
      O => \B_V_data_1_payload_A[14]_i_27_n_3\
    );
\B_V_data_1_payload_A[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(12),
      I1 => accu_V_4_fu_494(13),
      O => \B_V_data_1_payload_A[14]_i_29_n_3\
    );
\B_V_data_1_payload_A[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln215_4_fu_2728_p1,
      I1 => zext_ln1039_20_fu_2737_p1,
      I2 => zext_ln1039_21_fu_2746_p1,
      O => \B_V_data_1_payload_A[14]_i_3_n_3\
    );
\B_V_data_1_payload_A[14]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(11),
      I1 => accu_V_4_fu_494(10),
      O => \B_V_data_1_payload_A[14]_i_30_n_3\
    );
\B_V_data_1_payload_A[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(9),
      I1 => accu_V_4_fu_494(8),
      O => \B_V_data_1_payload_A[14]_i_31_n_3\
    );
\B_V_data_1_payload_A[14]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(14),
      O => \B_V_data_1_payload_A[14]_i_32_n_3\
    );
\B_V_data_1_payload_A[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(13),
      I1 => accu_V_4_fu_494(12),
      O => \B_V_data_1_payload_A[14]_i_33_n_3\
    );
\B_V_data_1_payload_A[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(10),
      I1 => accu_V_4_fu_494(11),
      O => \B_V_data_1_payload_A[14]_i_34_n_3\
    );
\B_V_data_1_payload_A[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(9),
      I1 => accu_V_4_fu_494(8),
      O => \B_V_data_1_payload_A[14]_i_35_n_3\
    );
\B_V_data_1_payload_A[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(12),
      I1 => accu_V_4_fu_494(13),
      O => \B_V_data_1_payload_A[14]_i_37_n_3\
    );
\B_V_data_1_payload_A[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(11),
      I1 => accu_V_4_fu_494(10),
      O => \B_V_data_1_payload_A[14]_i_38_n_3\
    );
\B_V_data_1_payload_A[14]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(14),
      O => \B_V_data_1_payload_A[14]_i_39_n_3\
    );
\B_V_data_1_payload_A[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_21_fu_2746_p1,
      I1 => zext_ln215_4_fu_2728_p1,
      I2 => zext_ln1039_20_fu_2737_p1,
      O => \B_V_data_1_payload_A[14]_i_4_n_3\
    );
\B_V_data_1_payload_A[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(13),
      I1 => accu_V_4_fu_494(12),
      O => \B_V_data_1_payload_A[14]_i_40_n_3\
    );
\B_V_data_1_payload_A[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(10),
      I1 => accu_V_4_fu_494(11),
      O => \B_V_data_1_payload_A[14]_i_41_n_3\
    );
\B_V_data_1_payload_A[14]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(9),
      I1 => accu_V_4_fu_494(8),
      O => \B_V_data_1_payload_A[14]_i_42_n_3\
    );
\B_V_data_1_payload_A[14]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(7),
      I1 => accu_V_4_fu_494(6),
      O => \B_V_data_1_payload_A[14]_i_43_n_3\
    );
\B_V_data_1_payload_A[14]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(5),
      I1 => accu_V_4_fu_494(4),
      O => \B_V_data_1_payload_A[14]_i_44_n_3\
    );
\B_V_data_1_payload_A[14]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(1),
      I1 => accu_V_4_fu_494(0),
      O => \B_V_data_1_payload_A[14]_i_45_n_3\
    );
\B_V_data_1_payload_A[14]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(6),
      I1 => accu_V_4_fu_494(7),
      O => \B_V_data_1_payload_A[14]_i_46_n_3\
    );
\B_V_data_1_payload_A[14]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(5),
      I1 => accu_V_4_fu_494(4),
      O => \B_V_data_1_payload_A[14]_i_47_n_3\
    );
\B_V_data_1_payload_A[14]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(3),
      I1 => accu_V_4_fu_494(2),
      O => \B_V_data_1_payload_A[14]_i_48_n_3\
    );
\B_V_data_1_payload_A[14]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(1),
      I1 => accu_V_4_fu_494(0),
      O => \B_V_data_1_payload_A[14]_i_49_n_3\
    );
\B_V_data_1_payload_A[14]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(6),
      I1 => accu_V_4_fu_494(7),
      O => \B_V_data_1_payload_A[14]_i_50_n_3\
    );
\B_V_data_1_payload_A[14]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(7),
      I1 => accu_V_4_fu_494(6),
      O => \B_V_data_1_payload_A[14]_i_51_n_3\
    );
\B_V_data_1_payload_A[14]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(4),
      I1 => accu_V_4_fu_494(5),
      O => \B_V_data_1_payload_A[14]_i_52_n_3\
    );
\B_V_data_1_payload_A[14]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(2),
      I1 => accu_V_4_fu_494(3),
      O => \B_V_data_1_payload_A[14]_i_53_n_3\
    );
\B_V_data_1_payload_A[14]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(0),
      I1 => accu_V_4_fu_494(1),
      O => \B_V_data_1_payload_A[14]_i_54_n_3\
    );
\B_V_data_1_payload_A[14]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(6),
      I1 => accu_V_4_fu_494(7),
      O => \B_V_data_1_payload_A[14]_i_55_n_3\
    );
\B_V_data_1_payload_A[14]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(5),
      I1 => accu_V_4_fu_494(4),
      O => \B_V_data_1_payload_A[14]_i_56_n_3\
    );
\B_V_data_1_payload_A[14]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(3),
      I1 => accu_V_4_fu_494(2),
      O => \B_V_data_1_payload_A[14]_i_57_n_3\
    );
\B_V_data_1_payload_A[14]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(0),
      I1 => accu_V_4_fu_494(1),
      O => \B_V_data_1_payload_A[14]_i_58_n_3\
    );
\B_V_data_1_payload_A[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(12),
      I1 => accu_V_4_fu_494(13),
      O => \B_V_data_1_payload_A[14]_i_6_n_3\
    );
\B_V_data_1_payload_A[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(10),
      I1 => accu_V_4_fu_494(11),
      O => \B_V_data_1_payload_A[14]_i_7_n_3\
    );
\B_V_data_1_payload_A[14]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(14),
      O => \B_V_data_1_payload_A[14]_i_8_n_3\
    );
\B_V_data_1_payload_A[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(13),
      I1 => accu_V_4_fu_494(12),
      O => \B_V_data_1_payload_A[14]_i_9_n_3\
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_V_data_1_payload_A[15]_i_2_n_3\,
      I1 => zext_ln1039_28_fu_2875_p1,
      I2 => zext_ln1039_29_fu_2884_p1,
      I3 => zext_ln1039_27_fu_2866_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(15)
    );
\B_V_data_1_payload_A[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(12),
      I1 => accu_V_5_fu_498(13),
      O => \B_V_data_1_payload_A[15]_i_11_n_3\
    );
\B_V_data_1_payload_A[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(9),
      I1 => accu_V_5_fu_498(8),
      O => \B_V_data_1_payload_A[15]_i_12_n_3\
    );
\B_V_data_1_payload_A[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(14),
      O => \B_V_data_1_payload_A[15]_i_13_n_3\
    );
\B_V_data_1_payload_A[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(13),
      I1 => accu_V_5_fu_498(12),
      O => \B_V_data_1_payload_A[15]_i_14_n_3\
    );
\B_V_data_1_payload_A[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(10),
      I1 => accu_V_5_fu_498(11),
      O => \B_V_data_1_payload_A[15]_i_15_n_3\
    );
\B_V_data_1_payload_A[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(9),
      I1 => accu_V_5_fu_498(8),
      O => \B_V_data_1_payload_A[15]_i_16_n_3\
    );
\B_V_data_1_payload_A[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(3),
      I1 => accu_V_5_fu_498(2),
      O => \B_V_data_1_payload_A[15]_i_17_n_3\
    );
\B_V_data_1_payload_A[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(8),
      I1 => accu_V_5_fu_498(9),
      O => \B_V_data_1_payload_A[15]_i_18_n_3\
    );
\B_V_data_1_payload_A[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(6),
      I1 => accu_V_5_fu_498(7),
      O => \B_V_data_1_payload_A[15]_i_19_n_3\
    );
\B_V_data_1_payload_A[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln840_20_fu_2893_p1,
      I1 => zext_ln1039_26_fu_2857_p1,
      I2 => zext_ln1039_25_fu_2848_p1,
      I3 => zext_ln215_5_fu_2839_p1,
      O => \B_V_data_1_payload_A[15]_i_2_n_3\
    );
\B_V_data_1_payload_A[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(5),
      I1 => accu_V_5_fu_498(4),
      O => \B_V_data_1_payload_A[15]_i_20_n_3\
    );
\B_V_data_1_payload_A[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(3),
      I1 => accu_V_5_fu_498(2),
      O => \B_V_data_1_payload_A[15]_i_21_n_3\
    );
\B_V_data_1_payload_A[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(5),
      I1 => accu_V_5_fu_498(4),
      O => \B_V_data_1_payload_A[15]_i_22_n_3\
    );
\B_V_data_1_payload_A[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(6),
      I1 => accu_V_5_fu_498(7),
      O => \B_V_data_1_payload_A[15]_i_23_n_3\
    );
\B_V_data_1_payload_A[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(5),
      I1 => accu_V_5_fu_498(4),
      O => \B_V_data_1_payload_A[15]_i_24_n_3\
    );
\B_V_data_1_payload_A[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(2),
      I1 => accu_V_5_fu_498(3),
      O => \B_V_data_1_payload_A[15]_i_25_n_3\
    );
\B_V_data_1_payload_A[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(0),
      I1 => accu_V_5_fu_498(1),
      O => \B_V_data_1_payload_A[15]_i_26_n_3\
    );
\B_V_data_1_payload_A[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(12),
      I1 => accu_V_5_fu_498(13),
      O => \B_V_data_1_payload_A[15]_i_6_n_3\
    );
\B_V_data_1_payload_A[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(14),
      O => \B_V_data_1_payload_A[15]_i_7_n_3\
    );
\B_V_data_1_payload_A[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(13),
      I1 => accu_V_5_fu_498(12),
      O => \B_V_data_1_payload_A[15]_i_8_n_3\
    );
\B_V_data_1_payload_A[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(10),
      I1 => accu_V_5_fu_498(11),
      O => \B_V_data_1_payload_A[15]_i_9_n_3\
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8818117177E7EE8"
    )
        port map (
      I0 => zext_ln215_5_fu_2839_p1,
      I1 => zext_ln1039_25_fu_2848_p1,
      I2 => zext_ln1039_26_fu_2857_p1,
      I3 => zext_ln840_20_fu_2893_p1,
      I4 => \B_V_data_1_payload_A[17]_i_5_n_3\,
      I5 => \B_V_data_1_payload_A[17]_i_6_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8E8808000"
    )
        port map (
      I0 => zext_ln215_5_fu_2839_p1,
      I1 => zext_ln1039_25_fu_2848_p1,
      I2 => zext_ln1039_26_fu_2857_p1,
      I3 => zext_ln840_20_fu_2893_p1,
      I4 => \B_V_data_1_payload_A[17]_i_5_n_3\,
      I5 => \B_V_data_1_payload_A[17]_i_6_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(17)
    );
\B_V_data_1_payload_A[17]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(14),
      O => \B_V_data_1_payload_A[17]_i_10_n_3\
    );
\B_V_data_1_payload_A[17]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(13),
      I1 => accu_V_5_fu_498(12),
      O => \B_V_data_1_payload_A[17]_i_11_n_3\
    );
\B_V_data_1_payload_A[17]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(11),
      I1 => accu_V_5_fu_498(10),
      O => \B_V_data_1_payload_A[17]_i_12_n_3\
    );
\B_V_data_1_payload_A[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(8),
      I1 => accu_V_5_fu_498(9),
      O => \B_V_data_1_payload_A[17]_i_13_n_3\
    );
\B_V_data_1_payload_A[17]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(12),
      I1 => accu_V_5_fu_498(13),
      O => \B_V_data_1_payload_A[17]_i_15_n_3\
    );
\B_V_data_1_payload_A[17]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(10),
      I1 => accu_V_5_fu_498(11),
      O => \B_V_data_1_payload_A[17]_i_16_n_3\
    );
\B_V_data_1_payload_A[17]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(9),
      I1 => accu_V_5_fu_498(8),
      O => \B_V_data_1_payload_A[17]_i_17_n_3\
    );
\B_V_data_1_payload_A[17]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(14),
      O => \B_V_data_1_payload_A[17]_i_18_n_3\
    );
\B_V_data_1_payload_A[17]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(13),
      I1 => accu_V_5_fu_498(12),
      O => \B_V_data_1_payload_A[17]_i_19_n_3\
    );
\B_V_data_1_payload_A[17]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(11),
      I1 => accu_V_5_fu_498(10),
      O => \B_V_data_1_payload_A[17]_i_20_n_3\
    );
\B_V_data_1_payload_A[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(9),
      I1 => accu_V_5_fu_498(8),
      O => \B_V_data_1_payload_A[17]_i_21_n_3\
    );
\B_V_data_1_payload_A[17]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(12),
      I1 => accu_V_5_fu_498(13),
      O => \B_V_data_1_payload_A[17]_i_23_n_3\
    );
\B_V_data_1_payload_A[17]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(10),
      I1 => accu_V_5_fu_498(11),
      O => \B_V_data_1_payload_A[17]_i_24_n_3\
    );
\B_V_data_1_payload_A[17]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(14),
      O => \B_V_data_1_payload_A[17]_i_25_n_3\
    );
\B_V_data_1_payload_A[17]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(13),
      I1 => accu_V_5_fu_498(12),
      O => \B_V_data_1_payload_A[17]_i_26_n_3\
    );
\B_V_data_1_payload_A[17]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(11),
      I1 => accu_V_5_fu_498(10),
      O => \B_V_data_1_payload_A[17]_i_27_n_3\
    );
\B_V_data_1_payload_A[17]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(9),
      I1 => accu_V_5_fu_498(8),
      O => \B_V_data_1_payload_A[17]_i_28_n_3\
    );
\B_V_data_1_payload_A[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(1),
      I1 => accu_V_5_fu_498(0),
      O => \B_V_data_1_payload_A[17]_i_29_n_3\
    );
\B_V_data_1_payload_A[17]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(7),
      I1 => accu_V_5_fu_498(6),
      O => \B_V_data_1_payload_A[17]_i_30_n_3\
    );
\B_V_data_1_payload_A[17]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(4),
      I1 => accu_V_5_fu_498(5),
      O => \B_V_data_1_payload_A[17]_i_31_n_3\
    );
\B_V_data_1_payload_A[17]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(2),
      I1 => accu_V_5_fu_498(3),
      O => \B_V_data_1_payload_A[17]_i_32_n_3\
    );
\B_V_data_1_payload_A[17]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(0),
      I1 => accu_V_5_fu_498(1),
      O => \B_V_data_1_payload_A[17]_i_33_n_3\
    );
\B_V_data_1_payload_A[17]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(7),
      I1 => accu_V_5_fu_498(6),
      O => \B_V_data_1_payload_A[17]_i_34_n_3\
    );
\B_V_data_1_payload_A[17]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(0),
      I1 => accu_V_5_fu_498(1),
      O => \B_V_data_1_payload_A[17]_i_35_n_3\
    );
\B_V_data_1_payload_A[17]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(7),
      I1 => accu_V_5_fu_498(6),
      O => \B_V_data_1_payload_A[17]_i_36_n_3\
    );
\B_V_data_1_payload_A[17]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(5),
      I1 => accu_V_5_fu_498(4),
      O => \B_V_data_1_payload_A[17]_i_37_n_3\
    );
\B_V_data_1_payload_A[17]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(3),
      I1 => accu_V_5_fu_498(2),
      O => \B_V_data_1_payload_A[17]_i_38_n_3\
    );
\B_V_data_1_payload_A[17]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(1),
      I1 => accu_V_5_fu_498(0),
      O => \B_V_data_1_payload_A[17]_i_39_n_3\
    );
\B_V_data_1_payload_A[17]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(7),
      I1 => accu_V_5_fu_498(6),
      O => \B_V_data_1_payload_A[17]_i_40_n_3\
    );
\B_V_data_1_payload_A[17]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(5),
      I1 => accu_V_5_fu_498(4),
      O => \B_V_data_1_payload_A[17]_i_41_n_3\
    );
\B_V_data_1_payload_A[17]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(3),
      I1 => accu_V_5_fu_498(2),
      O => \B_V_data_1_payload_A[17]_i_42_n_3\
    );
\B_V_data_1_payload_A[17]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(1),
      I1 => accu_V_5_fu_498(0),
      O => \B_V_data_1_payload_A[17]_i_43_n_3\
    );
\B_V_data_1_payload_A[17]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(7),
      I1 => accu_V_5_fu_498(6),
      O => \B_V_data_1_payload_A[17]_i_44_n_3\
    );
\B_V_data_1_payload_A[17]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(5),
      I1 => accu_V_5_fu_498(4),
      O => \B_V_data_1_payload_A[17]_i_45_n_3\
    );
\B_V_data_1_payload_A[17]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(3),
      I1 => accu_V_5_fu_498(2),
      O => \B_V_data_1_payload_A[17]_i_46_n_3\
    );
\B_V_data_1_payload_A[17]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(0),
      I1 => accu_V_5_fu_498(1),
      O => \B_V_data_1_payload_A[17]_i_47_n_3\
    );
\B_V_data_1_payload_A[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1039_27_fu_2866_p1,
      I1 => zext_ln1039_29_fu_2884_p1,
      I2 => zext_ln1039_28_fu_2875_p1,
      O => \B_V_data_1_payload_A[17]_i_5_n_3\
    );
\B_V_data_1_payload_A[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_28_fu_2875_p1,
      I1 => zext_ln1039_29_fu_2884_p1,
      I2 => zext_ln1039_27_fu_2866_p1,
      O => \B_V_data_1_payload_A[17]_i_6_n_3\
    );
\B_V_data_1_payload_A[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(12),
      I1 => accu_V_5_fu_498(13),
      O => \B_V_data_1_payload_A[17]_i_8_n_3\
    );
\B_V_data_1_payload_A[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(10),
      I1 => accu_V_5_fu_498(11),
      O => \B_V_data_1_payload_A[17]_i_9_n_3\
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \B_V_data_1_payload_A[18]_i_2_n_3\,
      I1 => zext_ln1039_33_fu_2986_p1,
      I2 => zext_ln1039_34_fu_2995_p1,
      I3 => zext_ln1039_32_fu_2977_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(18)
    );
\B_V_data_1_payload_A[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => zext_ln840_24_fu_3004_p1,
      I1 => zext_ln1039_31_fu_2968_p1,
      I2 => zext_ln1039_30_fu_2959_p1,
      I3 => zext_ln215_6_fu_2950_p1,
      O => \B_V_data_1_payload_A[18]_i_2_n_3\
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D442422B2BBDBDD4"
    )
        port map (
      I0 => \B_V_data_1_payload_A[19]_i_2_n_3\,
      I1 => zext_ln840_24_fu_3004_p1,
      I2 => zext_ln215_6_fu_2950_p1,
      I3 => zext_ln1039_30_fu_2959_p1,
      I4 => zext_ln1039_31_fu_2968_p1,
      I5 => \B_V_data_1_payload_A[19]_i_5_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(19)
    );
\B_V_data_1_payload_A[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(14),
      O => \B_V_data_1_payload_A[19]_i_10_n_3\
    );
\B_V_data_1_payload_A[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(13),
      I1 => accu_V_6_fu_502(12),
      O => \B_V_data_1_payload_A[19]_i_11_n_3\
    );
\B_V_data_1_payload_A[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(11),
      I1 => accu_V_6_fu_502(10),
      O => \B_V_data_1_payload_A[19]_i_12_n_3\
    );
\B_V_data_1_payload_A[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(9),
      I1 => accu_V_6_fu_502(8),
      O => \B_V_data_1_payload_A[19]_i_13_n_3\
    );
\B_V_data_1_payload_A[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(9),
      I1 => accu_V_6_fu_502(8),
      O => \B_V_data_1_payload_A[19]_i_14_n_3\
    );
\B_V_data_1_payload_A[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(7),
      I1 => accu_V_6_fu_502(6),
      O => \B_V_data_1_payload_A[19]_i_15_n_3\
    );
\B_V_data_1_payload_A[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(11),
      I1 => accu_V_6_fu_502(10),
      O => \B_V_data_1_payload_A[19]_i_16_n_3\
    );
\B_V_data_1_payload_A[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(9),
      I1 => accu_V_6_fu_502(8),
      O => \B_V_data_1_payload_A[19]_i_17_n_3\
    );
\B_V_data_1_payload_A[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(7),
      I1 => accu_V_6_fu_502(6),
      O => \B_V_data_1_payload_A[19]_i_18_n_3\
    );
\B_V_data_1_payload_A[19]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(4),
      I1 => accu_V_6_fu_502(5),
      O => \B_V_data_1_payload_A[19]_i_19_n_3\
    );
\B_V_data_1_payload_A[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => zext_ln1039_32_fu_2977_p1,
      I1 => zext_ln1039_34_fu_2995_p1,
      I2 => zext_ln1039_33_fu_2986_p1,
      O => \B_V_data_1_payload_A[19]_i_2_n_3\
    );
\B_V_data_1_payload_A[19]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(4),
      I1 => accu_V_6_fu_502(5),
      O => \B_V_data_1_payload_A[19]_i_20_n_3\
    );
\B_V_data_1_payload_A[19]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(1),
      I1 => accu_V_6_fu_502(0),
      O => \B_V_data_1_payload_A[19]_i_21_n_3\
    );
\B_V_data_1_payload_A[19]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(6),
      I1 => accu_V_6_fu_502(7),
      O => \B_V_data_1_payload_A[19]_i_22_n_3\
    );
\B_V_data_1_payload_A[19]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(5),
      I1 => accu_V_6_fu_502(4),
      O => \B_V_data_1_payload_A[19]_i_23_n_3\
    );
\B_V_data_1_payload_A[19]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(2),
      I1 => accu_V_6_fu_502(3),
      O => \B_V_data_1_payload_A[19]_i_24_n_3\
    );
\B_V_data_1_payload_A[19]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(0),
      I1 => accu_V_6_fu_502(1),
      O => \B_V_data_1_payload_A[19]_i_25_n_3\
    );
\B_V_data_1_payload_A[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_33_fu_2986_p1,
      I1 => zext_ln1039_34_fu_2995_p1,
      I2 => zext_ln1039_32_fu_2977_p1,
      O => \B_V_data_1_payload_A[19]_i_5_n_3\
    );
\B_V_data_1_payload_A[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(14),
      O => \B_V_data_1_payload_A[19]_i_7_n_3\
    );
\B_V_data_1_payload_A[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(13),
      I1 => accu_V_6_fu_502(12),
      O => \B_V_data_1_payload_A[19]_i_8_n_3\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \B_V_data_1_payload_A[2]_i_5_n_3\,
      I1 => \B_V_data_1_payload_A[2]_i_4_n_3\,
      I2 => zext_ln840_fu_2338_p1,
      I3 => zext_ln1039_3_fu_2320_p1,
      I4 => zext_ln1039_4_fu_2329_p1,
      I5 => zext_ln1039_2_fu_2311_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8808000FFFEFEE8"
    )
        port map (
      I0 => zext_ln1039_32_fu_2977_p1,
      I1 => zext_ln1039_34_fu_2995_p1,
      I2 => zext_ln1039_33_fu_2986_p1,
      I3 => zext_ln840_24_fu_3004_p1,
      I4 => \B_V_data_1_payload_A[20]_i_4_n_3\,
      I5 => \B_V_data_1_payload_A[20]_i_5_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(20)
    );
\B_V_data_1_payload_A[20]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(13),
      I1 => accu_V_6_fu_502(12),
      O => \B_V_data_1_payload_A[20]_i_10_n_3\
    );
\B_V_data_1_payload_A[20]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(11),
      I1 => accu_V_6_fu_502(10),
      O => \B_V_data_1_payload_A[20]_i_11_n_3\
    );
\B_V_data_1_payload_A[20]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(8),
      I1 => accu_V_6_fu_502(9),
      O => \B_V_data_1_payload_A[20]_i_12_n_3\
    );
\B_V_data_1_payload_A[20]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(12),
      I1 => accu_V_6_fu_502(13),
      O => \B_V_data_1_payload_A[20]_i_14_n_3\
    );
\B_V_data_1_payload_A[20]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(10),
      I1 => accu_V_6_fu_502(11),
      O => \B_V_data_1_payload_A[20]_i_15_n_3\
    );
\B_V_data_1_payload_A[20]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(9),
      I1 => accu_V_6_fu_502(8),
      O => \B_V_data_1_payload_A[20]_i_16_n_3\
    );
\B_V_data_1_payload_A[20]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(14),
      O => \B_V_data_1_payload_A[20]_i_17_n_3\
    );
\B_V_data_1_payload_A[20]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(13),
      I1 => accu_V_6_fu_502(12),
      O => \B_V_data_1_payload_A[20]_i_18_n_3\
    );
\B_V_data_1_payload_A[20]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(11),
      I1 => accu_V_6_fu_502(10),
      O => \B_V_data_1_payload_A[20]_i_19_n_3\
    );
\B_V_data_1_payload_A[20]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(9),
      I1 => accu_V_6_fu_502(8),
      O => \B_V_data_1_payload_A[20]_i_20_n_3\
    );
\B_V_data_1_payload_A[20]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(3),
      I1 => accu_V_6_fu_502(2),
      O => \B_V_data_1_payload_A[20]_i_21_n_3\
    );
\B_V_data_1_payload_A[20]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(7),
      I1 => accu_V_6_fu_502(6),
      O => \B_V_data_1_payload_A[20]_i_22_n_3\
    );
\B_V_data_1_payload_A[20]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(4),
      I1 => accu_V_6_fu_502(5),
      O => \B_V_data_1_payload_A[20]_i_23_n_3\
    );
\B_V_data_1_payload_A[20]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(3),
      I1 => accu_V_6_fu_502(2),
      O => \B_V_data_1_payload_A[20]_i_24_n_3\
    );
\B_V_data_1_payload_A[20]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(0),
      I1 => accu_V_6_fu_502(1),
      O => \B_V_data_1_payload_A[20]_i_25_n_3\
    );
\B_V_data_1_payload_A[20]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(0),
      I1 => accu_V_6_fu_502(1),
      O => \B_V_data_1_payload_A[20]_i_26_n_3\
    );
\B_V_data_1_payload_A[20]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(6),
      I1 => accu_V_6_fu_502(7),
      O => \B_V_data_1_payload_A[20]_i_27_n_3\
    );
\B_V_data_1_payload_A[20]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(5),
      I1 => accu_V_6_fu_502(4),
      O => \B_V_data_1_payload_A[20]_i_28_n_3\
    );
\B_V_data_1_payload_A[20]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(3),
      I1 => accu_V_6_fu_502(2),
      O => \B_V_data_1_payload_A[20]_i_29_n_3\
    );
\B_V_data_1_payload_A[20]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(1),
      I1 => accu_V_6_fu_502(0),
      O => \B_V_data_1_payload_A[20]_i_30_n_3\
    );
\B_V_data_1_payload_A[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln215_6_fu_2950_p1,
      I1 => zext_ln1039_30_fu_2959_p1,
      I2 => zext_ln1039_31_fu_2968_p1,
      O => \B_V_data_1_payload_A[20]_i_4_n_3\
    );
\B_V_data_1_payload_A[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => zext_ln1039_31_fu_2968_p1,
      I1 => zext_ln215_6_fu_2950_p1,
      I2 => zext_ln1039_30_fu_2959_p1,
      O => \B_V_data_1_payload_A[20]_i_5_n_3\
    );
\B_V_data_1_payload_A[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(12),
      I1 => accu_V_6_fu_502(13),
      O => \B_V_data_1_payload_A[20]_i_7_n_3\
    );
\B_V_data_1_payload_A[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(10),
      I1 => accu_V_6_fu_502(11),
      O => \B_V_data_1_payload_A[20]_i_8_n_3\
    );
\B_V_data_1_payload_A[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(14),
      O => \B_V_data_1_payload_A[20]_i_9_n_3\
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_V_data_1_payload_A[21]_i_2_n_3\,
      I1 => zext_ln1039_38_fu_3097_p1,
      I2 => zext_ln1039_39_fu_3106_p1,
      I3 => zext_ln1039_37_fu_3088_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(21)
    );
\B_V_data_1_payload_A[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln840_28_fu_3115_p1,
      I1 => zext_ln1039_36_fu_3079_p1,
      I2 => zext_ln1039_35_fu_3070_p1,
      I3 => zext_ln215_7_fu_3061_p1,
      O => \B_V_data_1_payload_A[21]_i_2_n_3\
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \B_V_data_1_payload_A[23]_i_6_n_3\,
      I1 => \B_V_data_1_payload_A[23]_i_5_n_3\,
      I2 => zext_ln840_28_fu_3115_p1,
      I3 => zext_ln1039_38_fu_3097_p1,
      I4 => zext_ln1039_39_fu_3106_p1,
      I5 => zext_ln1039_37_fu_3088_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(22)
    );
\B_V_data_1_payload_A[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(8),
      I1 => accu_V_7_fu_506(9),
      O => \B_V_data_1_payload_A[23]_i_10_n_3\
    );
\B_V_data_1_payload_A[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(14),
      O => \B_V_data_1_payload_A[23]_i_11_n_3\
    );
\B_V_data_1_payload_A[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(13),
      I1 => accu_V_7_fu_506(12),
      O => \B_V_data_1_payload_A[23]_i_12_n_3\
    );
\B_V_data_1_payload_A[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => \B_V_data_1_payload_A[23]_i_13_n_3\
    );
\B_V_data_1_payload_A[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(9),
      I1 => accu_V_7_fu_506(8),
      O => \B_V_data_1_payload_A[23]_i_14_n_3\
    );
\B_V_data_1_payload_A[23]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(14),
      O => \B_V_data_1_payload_A[23]_i_16_n_3\
    );
\B_V_data_1_payload_A[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(13),
      I1 => accu_V_7_fu_506(12),
      O => \B_V_data_1_payload_A[23]_i_17_n_3\
    );
\B_V_data_1_payload_A[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => \B_V_data_1_payload_A[23]_i_18_n_3\
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8E8808000"
    )
        port map (
      I0 => zext_ln1039_38_fu_3097_p1,
      I1 => zext_ln1039_39_fu_3106_p1,
      I2 => zext_ln1039_37_fu_3088_p1,
      I3 => zext_ln840_28_fu_3115_p1,
      I4 => \B_V_data_1_payload_A[23]_i_5_n_3\,
      I5 => \B_V_data_1_payload_A[23]_i_6_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(23)
    );
\B_V_data_1_payload_A[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(7),
      I1 => accu_V_7_fu_506(6),
      O => \B_V_data_1_payload_A[23]_i_21_n_3\
    );
\B_V_data_1_payload_A[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(2),
      I1 => accu_V_7_fu_506(3),
      O => \B_V_data_1_payload_A[23]_i_22_n_3\
    );
\B_V_data_1_payload_A[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(7),
      I1 => accu_V_7_fu_506(6),
      O => \B_V_data_1_payload_A[23]_i_23_n_3\
    );
\B_V_data_1_payload_A[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(5),
      I1 => accu_V_7_fu_506(4),
      O => \B_V_data_1_payload_A[23]_i_24_n_3\
    );
\B_V_data_1_payload_A[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(3),
      I1 => accu_V_7_fu_506(2),
      O => \B_V_data_1_payload_A[23]_i_25_n_3\
    );
\B_V_data_1_payload_A[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(0),
      I1 => accu_V_7_fu_506(1),
      O => \B_V_data_1_payload_A[23]_i_26_n_3\
    );
\B_V_data_1_payload_A[23]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(2),
      I1 => accu_V_7_fu_506(3),
      O => \B_V_data_1_payload_A[23]_i_27_n_3\
    );
\B_V_data_1_payload_A[23]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(9),
      I1 => accu_V_7_fu_506(8),
      O => \B_V_data_1_payload_A[23]_i_28_n_3\
    );
\B_V_data_1_payload_A[23]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(6),
      I1 => accu_V_7_fu_506(7),
      O => \B_V_data_1_payload_A[23]_i_29_n_3\
    );
\B_V_data_1_payload_A[23]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(4),
      I1 => accu_V_7_fu_506(5),
      O => \B_V_data_1_payload_A[23]_i_30_n_3\
    );
\B_V_data_1_payload_A[23]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(3),
      I1 => accu_V_7_fu_506(2),
      O => \B_V_data_1_payload_A[23]_i_31_n_3\
    );
\B_V_data_1_payload_A[23]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(14),
      O => \B_V_data_1_payload_A[23]_i_33_n_3\
    );
\B_V_data_1_payload_A[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(8),
      I1 => accu_V_7_fu_506(9),
      O => \B_V_data_1_payload_A[23]_i_34_n_3\
    );
\B_V_data_1_payload_A[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(13),
      I1 => accu_V_7_fu_506(12),
      O => \B_V_data_1_payload_A[23]_i_35_n_3\
    );
\B_V_data_1_payload_A[23]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => \B_V_data_1_payload_A[23]_i_36_n_3\
    );
\B_V_data_1_payload_A[23]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(9),
      I1 => accu_V_7_fu_506(8),
      O => \B_V_data_1_payload_A[23]_i_37_n_3\
    );
\B_V_data_1_payload_A[23]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(14),
      O => \B_V_data_1_payload_A[23]_i_39_n_3\
    );
\B_V_data_1_payload_A[23]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(13),
      I1 => accu_V_7_fu_506(12),
      O => \B_V_data_1_payload_A[23]_i_40_n_3\
    );
\B_V_data_1_payload_A[23]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => \B_V_data_1_payload_A[23]_i_41_n_3\
    );
\B_V_data_1_payload_A[23]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(8),
      I1 => accu_V_7_fu_506(9),
      O => \B_V_data_1_payload_A[23]_i_42_n_3\
    );
\B_V_data_1_payload_A[23]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(7),
      I1 => accu_V_7_fu_506(6),
      O => \B_V_data_1_payload_A[23]_i_43_n_3\
    );
\B_V_data_1_payload_A[23]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(3),
      I1 => accu_V_7_fu_506(2),
      O => \B_V_data_1_payload_A[23]_i_44_n_3\
    );
\B_V_data_1_payload_A[23]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(0),
      I1 => accu_V_7_fu_506(1),
      O => \B_V_data_1_payload_A[23]_i_45_n_3\
    );
\B_V_data_1_payload_A[23]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(7),
      I1 => accu_V_7_fu_506(6),
      O => \B_V_data_1_payload_A[23]_i_46_n_3\
    );
\B_V_data_1_payload_A[23]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(4),
      I1 => accu_V_7_fu_506(5),
      O => \B_V_data_1_payload_A[23]_i_47_n_3\
    );
\B_V_data_1_payload_A[23]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(3),
      I1 => accu_V_7_fu_506(2),
      O => \B_V_data_1_payload_A[23]_i_48_n_3\
    );
\B_V_data_1_payload_A[23]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(1),
      I1 => accu_V_7_fu_506(0),
      O => \B_V_data_1_payload_A[23]_i_49_n_3\
    );
\B_V_data_1_payload_A[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln215_7_fu_3061_p1,
      I1 => zext_ln1039_35_fu_3070_p1,
      I2 => zext_ln1039_36_fu_3079_p1,
      O => \B_V_data_1_payload_A[23]_i_5_n_3\
    );
\B_V_data_1_payload_A[23]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(1),
      I1 => accu_V_7_fu_506(0),
      O => \B_V_data_1_payload_A[23]_i_50_n_3\
    );
\B_V_data_1_payload_A[23]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(7),
      I1 => accu_V_7_fu_506(6),
      O => \B_V_data_1_payload_A[23]_i_51_n_3\
    );
\B_V_data_1_payload_A[23]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(5),
      I1 => accu_V_7_fu_506(4),
      O => \B_V_data_1_payload_A[23]_i_52_n_3\
    );
\B_V_data_1_payload_A[23]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(2),
      I1 => accu_V_7_fu_506(3),
      O => \B_V_data_1_payload_A[23]_i_53_n_3\
    );
\B_V_data_1_payload_A[23]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(1),
      I1 => accu_V_7_fu_506(0),
      O => \B_V_data_1_payload_A[23]_i_54_n_3\
    );
\B_V_data_1_payload_A[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_36_fu_3079_p1,
      I1 => zext_ln215_7_fu_3061_p1,
      I2 => zext_ln1039_35_fu_3070_p1,
      O => \B_V_data_1_payload_A[23]_i_6_n_3\
    );
\B_V_data_1_payload_A[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(12),
      I1 => accu_V_7_fu_506(13),
      O => \B_V_data_1_payload_A[23]_i_8_n_3\
    );
\B_V_data_1_payload_A[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(10),
      I1 => accu_V_7_fu_506(11),
      O => \B_V_data_1_payload_A[23]_i_9_n_3\
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8E8808000"
    )
        port map (
      I0 => zext_ln1039_3_fu_2320_p1,
      I1 => zext_ln1039_4_fu_2329_p1,
      I2 => zext_ln1039_2_fu_2311_p1,
      I3 => zext_ln840_fu_2338_p1,
      I4 => \B_V_data_1_payload_A[2]_i_4_n_3\,
      I5 => \B_V_data_1_payload_A[2]_i_5_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(2)
    );
\B_V_data_1_payload_A[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(14),
      O => \B_V_data_1_payload_A[2]_i_10_n_3\
    );
\B_V_data_1_payload_A[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(13),
      I1 => accu_V_fu_478(12),
      O => \B_V_data_1_payload_A[2]_i_11_n_3\
    );
\B_V_data_1_payload_A[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(11),
      I1 => accu_V_fu_478(10),
      O => \B_V_data_1_payload_A[2]_i_12_n_3\
    );
\B_V_data_1_payload_A[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(9),
      I1 => accu_V_fu_478(8),
      O => \B_V_data_1_payload_A[2]_i_13_n_3\
    );
\B_V_data_1_payload_A[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(12),
      I1 => accu_V_fu_478(13),
      O => \B_V_data_1_payload_A[2]_i_15_n_3\
    );
\B_V_data_1_payload_A[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(8),
      I1 => accu_V_fu_478(9),
      O => \B_V_data_1_payload_A[2]_i_16_n_3\
    );
\B_V_data_1_payload_A[2]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(14),
      O => \B_V_data_1_payload_A[2]_i_17_n_3\
    );
\B_V_data_1_payload_A[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(13),
      I1 => accu_V_fu_478(12),
      O => \B_V_data_1_payload_A[2]_i_18_n_3\
    );
\B_V_data_1_payload_A[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(10),
      I1 => accu_V_fu_478(11),
      O => \B_V_data_1_payload_A[2]_i_19_n_3\
    );
\B_V_data_1_payload_A[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(9),
      I1 => accu_V_fu_478(8),
      O => \B_V_data_1_payload_A[2]_i_20_n_3\
    );
\B_V_data_1_payload_A[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(7),
      I1 => accu_V_fu_478(6),
      O => \B_V_data_1_payload_A[2]_i_23_n_3\
    );
\B_V_data_1_payload_A[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(5),
      I1 => accu_V_fu_478(4),
      O => \B_V_data_1_payload_A[2]_i_24_n_3\
    );
\B_V_data_1_payload_A[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(2),
      I1 => accu_V_fu_478(3),
      O => \B_V_data_1_payload_A[2]_i_25_n_3\
    );
\B_V_data_1_payload_A[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(0),
      I1 => accu_V_fu_478(1),
      O => \B_V_data_1_payload_A[2]_i_26_n_3\
    );
\B_V_data_1_payload_A[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(5),
      I1 => accu_V_fu_478(4),
      O => \B_V_data_1_payload_A[2]_i_27_n_3\
    );
\B_V_data_1_payload_A[2]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(2),
      I1 => accu_V_fu_478(3),
      O => \B_V_data_1_payload_A[2]_i_28_n_3\
    );
\B_V_data_1_payload_A[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(0),
      I1 => accu_V_fu_478(1),
      O => \B_V_data_1_payload_A[2]_i_29_n_3\
    );
\B_V_data_1_payload_A[2]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(6),
      I1 => accu_V_fu_478(7),
      O => \B_V_data_1_payload_A[2]_i_30_n_3\
    );
\B_V_data_1_payload_A[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(5),
      I1 => accu_V_fu_478(4),
      O => \B_V_data_1_payload_A[2]_i_31_n_3\
    );
\B_V_data_1_payload_A[2]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(3),
      I1 => accu_V_fu_478(2),
      O => \B_V_data_1_payload_A[2]_i_32_n_3\
    );
\B_V_data_1_payload_A[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(1),
      I1 => accu_V_fu_478(0),
      O => \B_V_data_1_payload_A[2]_i_33_n_3\
    );
\B_V_data_1_payload_A[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(12),
      I1 => accu_V_fu_478(13),
      O => \B_V_data_1_payload_A[2]_i_35_n_3\
    );
\B_V_data_1_payload_A[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(10),
      I1 => accu_V_fu_478(11),
      O => \B_V_data_1_payload_A[2]_i_36_n_3\
    );
\B_V_data_1_payload_A[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(9),
      I1 => accu_V_fu_478(8),
      O => \B_V_data_1_payload_A[2]_i_37_n_3\
    );
\B_V_data_1_payload_A[2]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(14),
      O => \B_V_data_1_payload_A[2]_i_38_n_3\
    );
\B_V_data_1_payload_A[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(13),
      I1 => accu_V_fu_478(12),
      O => \B_V_data_1_payload_A[2]_i_39_n_3\
    );
\B_V_data_1_payload_A[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln215_fu_2284_p1,
      I1 => zext_ln1039_fu_2293_p1,
      I2 => zext_ln1039_1_fu_2302_p1,
      O => \B_V_data_1_payload_A[2]_i_4_n_3\
    );
\B_V_data_1_payload_A[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(11),
      I1 => accu_V_fu_478(10),
      O => \B_V_data_1_payload_A[2]_i_40_n_3\
    );
\B_V_data_1_payload_A[2]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(8),
      I1 => accu_V_fu_478(9),
      O => \B_V_data_1_payload_A[2]_i_41_n_3\
    );
\B_V_data_1_payload_A[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(12),
      I1 => accu_V_fu_478(13),
      O => \B_V_data_1_payload_A[2]_i_43_n_3\
    );
\B_V_data_1_payload_A[2]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(10),
      I1 => accu_V_fu_478(11),
      O => \B_V_data_1_payload_A[2]_i_44_n_3\
    );
\B_V_data_1_payload_A[2]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(14),
      O => \B_V_data_1_payload_A[2]_i_45_n_3\
    );
\B_V_data_1_payload_A[2]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(13),
      I1 => accu_V_fu_478(12),
      O => \B_V_data_1_payload_A[2]_i_46_n_3\
    );
\B_V_data_1_payload_A[2]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(11),
      I1 => accu_V_fu_478(10),
      O => \B_V_data_1_payload_A[2]_i_47_n_3\
    );
\B_V_data_1_payload_A[2]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(8),
      I1 => accu_V_fu_478(9),
      O => \B_V_data_1_payload_A[2]_i_48_n_3\
    );
\B_V_data_1_payload_A[2]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(7),
      I1 => accu_V_fu_478(6),
      O => \B_V_data_1_payload_A[2]_i_49_n_3\
    );
\B_V_data_1_payload_A[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_1_fu_2302_p1,
      I1 => zext_ln215_fu_2284_p1,
      I2 => zext_ln1039_fu_2293_p1,
      O => \B_V_data_1_payload_A[2]_i_5_n_3\
    );
\B_V_data_1_payload_A[2]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(7),
      I1 => accu_V_fu_478(6),
      O => \B_V_data_1_payload_A[2]_i_50_n_3\
    );
\B_V_data_1_payload_A[2]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(5),
      I1 => accu_V_fu_478(4),
      O => \B_V_data_1_payload_A[2]_i_51_n_3\
    );
\B_V_data_1_payload_A[2]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(2),
      I1 => accu_V_fu_478(3),
      O => \B_V_data_1_payload_A[2]_i_52_n_3\
    );
\B_V_data_1_payload_A[2]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(0),
      I1 => accu_V_fu_478(1),
      O => \B_V_data_1_payload_A[2]_i_53_n_3\
    );
\B_V_data_1_payload_A[2]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(2),
      I1 => accu_V_fu_478(3),
      O => \B_V_data_1_payload_A[2]_i_54_n_3\
    );
\B_V_data_1_payload_A[2]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(7),
      I1 => accu_V_fu_478(6),
      O => \B_V_data_1_payload_A[2]_i_55_n_3\
    );
\B_V_data_1_payload_A[2]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(4),
      I1 => accu_V_fu_478(5),
      O => \B_V_data_1_payload_A[2]_i_56_n_3\
    );
\B_V_data_1_payload_A[2]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(3),
      I1 => accu_V_fu_478(2),
      O => \B_V_data_1_payload_A[2]_i_57_n_3\
    );
\B_V_data_1_payload_A[2]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(0),
      I1 => accu_V_fu_478(1),
      O => \B_V_data_1_payload_A[2]_i_58_n_3\
    );
\B_V_data_1_payload_A[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(12),
      I1 => accu_V_fu_478(13),
      O => \B_V_data_1_payload_A[2]_i_7_n_3\
    );
\B_V_data_1_payload_A[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(10),
      I1 => accu_V_fu_478(11),
      O => \B_V_data_1_payload_A[2]_i_8_n_3\
    );
\B_V_data_1_payload_A[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(8),
      I1 => accu_V_fu_478(9),
      O => \B_V_data_1_payload_A[2]_i_9_n_3\
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_V_data_1_payload_A[3]_i_2_n_3\,
      I1 => zext_ln1039_8_fu_2431_p1,
      I2 => zext_ln1039_9_fu_2440_p1,
      I3 => zext_ln1039_7_fu_2422_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(3)
    );
\B_V_data_1_payload_A[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln840_4_fu_2449_p1,
      I1 => zext_ln1039_6_fu_2413_p1,
      I2 => zext_ln1039_5_fu_2404_p1,
      I3 => zext_ln215_1_fu_2395_p1,
      O => \B_V_data_1_payload_A[3]_i_2_n_3\
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \B_V_data_1_payload_A[5]_i_5_n_3\,
      I1 => \B_V_data_1_payload_A[5]_i_4_n_3\,
      I2 => zext_ln840_4_fu_2449_p1,
      I3 => zext_ln1039_8_fu_2431_p1,
      I4 => zext_ln1039_9_fu_2440_p1,
      I5 => zext_ln1039_7_fu_2422_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8E8808000"
    )
        port map (
      I0 => zext_ln1039_8_fu_2431_p1,
      I1 => zext_ln1039_9_fu_2440_p1,
      I2 => zext_ln1039_7_fu_2422_p1,
      I3 => zext_ln840_4_fu_2449_p1,
      I4 => \B_V_data_1_payload_A[5]_i_4_n_3\,
      I5 => \B_V_data_1_payload_A[5]_i_5_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(5)
    );
\B_V_data_1_payload_A[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(10),
      I1 => accu_V_1_fu_482(11),
      O => \B_V_data_1_payload_A[5]_i_10_n_3\
    );
\B_V_data_1_payload_A[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(9),
      I1 => accu_V_1_fu_482(8),
      O => \B_V_data_1_payload_A[5]_i_11_n_3\
    );
\B_V_data_1_payload_A[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(12),
      I1 => accu_V_1_fu_482(13),
      O => \B_V_data_1_payload_A[5]_i_13_n_3\
    );
\B_V_data_1_payload_A[5]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(14),
      O => \B_V_data_1_payload_A[5]_i_14_n_3\
    );
\B_V_data_1_payload_A[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(13),
      I1 => accu_V_1_fu_482(12),
      O => \B_V_data_1_payload_A[5]_i_15_n_3\
    );
\B_V_data_1_payload_A[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(10),
      I1 => accu_V_1_fu_482(11),
      O => \B_V_data_1_payload_A[5]_i_16_n_3\
    );
\B_V_data_1_payload_A[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(8),
      I1 => accu_V_1_fu_482(9),
      O => \B_V_data_1_payload_A[5]_i_17_n_3\
    );
\B_V_data_1_payload_A[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(1),
      I1 => accu_V_1_fu_482(0),
      O => \B_V_data_1_payload_A[5]_i_20_n_3\
    );
\B_V_data_1_payload_A[5]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(6),
      I1 => accu_V_1_fu_482(7),
      O => \B_V_data_1_payload_A[5]_i_21_n_3\
    );
\B_V_data_1_payload_A[5]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(4),
      I1 => accu_V_1_fu_482(5),
      O => \B_V_data_1_payload_A[5]_i_22_n_3\
    );
\B_V_data_1_payload_A[5]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(2),
      I1 => accu_V_1_fu_482(3),
      O => \B_V_data_1_payload_A[5]_i_23_n_3\
    );
\B_V_data_1_payload_A[5]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(1),
      I1 => accu_V_1_fu_482(0),
      O => \B_V_data_1_payload_A[5]_i_24_n_3\
    );
\B_V_data_1_payload_A[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(6),
      I1 => accu_V_1_fu_482(7),
      O => \B_V_data_1_payload_A[5]_i_25_n_3\
    );
\B_V_data_1_payload_A[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(3),
      I1 => accu_V_1_fu_482(2),
      O => \B_V_data_1_payload_A[5]_i_26_n_3\
    );
\B_V_data_1_payload_A[5]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(1),
      I1 => accu_V_1_fu_482(0),
      O => \B_V_data_1_payload_A[5]_i_27_n_3\
    );
\B_V_data_1_payload_A[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(7),
      I1 => accu_V_1_fu_482(6),
      O => \B_V_data_1_payload_A[5]_i_28_n_3\
    );
\B_V_data_1_payload_A[5]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(4),
      I1 => accu_V_1_fu_482(5),
      O => \B_V_data_1_payload_A[5]_i_29_n_3\
    );
\B_V_data_1_payload_A[5]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(2),
      I1 => accu_V_1_fu_482(3),
      O => \B_V_data_1_payload_A[5]_i_30_n_3\
    );
\B_V_data_1_payload_A[5]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(1),
      I1 => accu_V_1_fu_482(0),
      O => \B_V_data_1_payload_A[5]_i_31_n_3\
    );
\B_V_data_1_payload_A[5]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(12),
      I1 => accu_V_1_fu_482(13),
      O => \B_V_data_1_payload_A[5]_i_33_n_3\
    );
\B_V_data_1_payload_A[5]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(10),
      I1 => accu_V_1_fu_482(11),
      O => \B_V_data_1_payload_A[5]_i_34_n_3\
    );
\B_V_data_1_payload_A[5]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(14),
      O => \B_V_data_1_payload_A[5]_i_35_n_3\
    );
\B_V_data_1_payload_A[5]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(13),
      I1 => accu_V_1_fu_482(12),
      O => \B_V_data_1_payload_A[5]_i_36_n_3\
    );
\B_V_data_1_payload_A[5]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(11),
      I1 => accu_V_1_fu_482(10),
      O => \B_V_data_1_payload_A[5]_i_37_n_3\
    );
\B_V_data_1_payload_A[5]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(9),
      I1 => accu_V_1_fu_482(8),
      O => \B_V_data_1_payload_A[5]_i_38_n_3\
    );
\B_V_data_1_payload_A[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln215_1_fu_2395_p1,
      I1 => zext_ln1039_5_fu_2404_p1,
      I2 => zext_ln1039_6_fu_2413_p1,
      O => \B_V_data_1_payload_A[5]_i_4_n_3\
    );
\B_V_data_1_payload_A[5]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(12),
      I1 => accu_V_1_fu_482(13),
      O => \B_V_data_1_payload_A[5]_i_40_n_3\
    );
\B_V_data_1_payload_A[5]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(8),
      I1 => accu_V_1_fu_482(9),
      O => \B_V_data_1_payload_A[5]_i_41_n_3\
    );
\B_V_data_1_payload_A[5]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(14),
      O => \B_V_data_1_payload_A[5]_i_42_n_3\
    );
\B_V_data_1_payload_A[5]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(13),
      I1 => accu_V_1_fu_482(12),
      O => \B_V_data_1_payload_A[5]_i_43_n_3\
    );
\B_V_data_1_payload_A[5]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(10),
      I1 => accu_V_1_fu_482(11),
      O => \B_V_data_1_payload_A[5]_i_44_n_3\
    );
\B_V_data_1_payload_A[5]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(9),
      I1 => accu_V_1_fu_482(8),
      O => \B_V_data_1_payload_A[5]_i_45_n_3\
    );
\B_V_data_1_payload_A[5]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(6),
      I1 => accu_V_1_fu_482(7),
      O => \B_V_data_1_payload_A[5]_i_46_n_3\
    );
\B_V_data_1_payload_A[5]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(5),
      I1 => accu_V_1_fu_482(4),
      O => \B_V_data_1_payload_A[5]_i_47_n_3\
    );
\B_V_data_1_payload_A[5]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(7),
      I1 => accu_V_1_fu_482(6),
      O => \B_V_data_1_payload_A[5]_i_48_n_3\
    );
\B_V_data_1_payload_A[5]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(4),
      I1 => accu_V_1_fu_482(5),
      O => \B_V_data_1_payload_A[5]_i_49_n_3\
    );
\B_V_data_1_payload_A[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_6_fu_2413_p1,
      I1 => zext_ln215_1_fu_2395_p1,
      I2 => zext_ln1039_5_fu_2404_p1,
      O => \B_V_data_1_payload_A[5]_i_5_n_3\
    );
\B_V_data_1_payload_A[5]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(2),
      I1 => accu_V_1_fu_482(3),
      O => \B_V_data_1_payload_A[5]_i_50_n_3\
    );
\B_V_data_1_payload_A[5]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(0),
      I1 => accu_V_1_fu_482(1),
      O => \B_V_data_1_payload_A[5]_i_51_n_3\
    );
\B_V_data_1_payload_A[5]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(6),
      I1 => accu_V_1_fu_482(7),
      O => \B_V_data_1_payload_A[5]_i_52_n_3\
    );
\B_V_data_1_payload_A[5]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(4),
      I1 => accu_V_1_fu_482(5),
      O => \B_V_data_1_payload_A[5]_i_53_n_3\
    );
\B_V_data_1_payload_A[5]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(3),
      I1 => accu_V_1_fu_482(2),
      O => \B_V_data_1_payload_A[5]_i_54_n_3\
    );
\B_V_data_1_payload_A[5]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(0),
      I1 => accu_V_1_fu_482(1),
      O => \B_V_data_1_payload_A[5]_i_55_n_3\
    );
\B_V_data_1_payload_A[5]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(7),
      I1 => accu_V_1_fu_482(6),
      O => \B_V_data_1_payload_A[5]_i_56_n_3\
    );
\B_V_data_1_payload_A[5]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(5),
      I1 => accu_V_1_fu_482(4),
      O => \B_V_data_1_payload_A[5]_i_57_n_3\
    );
\B_V_data_1_payload_A[5]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(2),
      I1 => accu_V_1_fu_482(3),
      O => \B_V_data_1_payload_A[5]_i_58_n_3\
    );
\B_V_data_1_payload_A[5]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(1),
      I1 => accu_V_1_fu_482(0),
      O => \B_V_data_1_payload_A[5]_i_59_n_3\
    );
\B_V_data_1_payload_A[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(12),
      I1 => accu_V_1_fu_482(13),
      O => \B_V_data_1_payload_A[5]_i_7_n_3\
    );
\B_V_data_1_payload_A[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(14),
      O => \B_V_data_1_payload_A[5]_i_8_n_3\
    );
\B_V_data_1_payload_A[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(13),
      I1 => accu_V_1_fu_482(12),
      O => \B_V_data_1_payload_A[5]_i_9_n_3\
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_V_data_1_payload_A[6]_i_2_n_3\,
      I1 => zext_ln1039_13_fu_2542_p1,
      I2 => zext_ln1039_14_fu_2551_p1,
      I3 => zext_ln1039_12_fu_2533_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(6)
    );
\B_V_data_1_payload_A[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln840_8_fu_2560_p1,
      I1 => zext_ln1039_11_fu_2524_p1,
      I2 => zext_ln1039_10_fu_2515_p1,
      I3 => zext_ln215_2_fu_2506_p1,
      O => \B_V_data_1_payload_A[6]_i_2_n_3\
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \B_V_data_1_payload_A[8]_i_5_n_3\,
      I1 => \B_V_data_1_payload_A[8]_i_4_n_3\,
      I2 => zext_ln840_8_fu_2560_p1,
      I3 => zext_ln1039_13_fu_2542_p1,
      I4 => zext_ln1039_14_fu_2551_p1,
      I5 => zext_ln1039_12_fu_2533_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE8E8808000"
    )
        port map (
      I0 => zext_ln1039_13_fu_2542_p1,
      I1 => zext_ln1039_14_fu_2551_p1,
      I2 => zext_ln1039_12_fu_2533_p1,
      I3 => zext_ln840_8_fu_2560_p1,
      I4 => \B_V_data_1_payload_A[8]_i_4_n_3\,
      I5 => \B_V_data_1_payload_A[8]_i_5_n_3\,
      O => \accu_V_23_reg_4793_reg[14]_0\(8)
    );
\B_V_data_1_payload_A[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(10),
      I1 => accu_V_2_fu_486(11),
      O => \B_V_data_1_payload_A[8]_i_10_n_3\
    );
\B_V_data_1_payload_A[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(8),
      I1 => accu_V_2_fu_486(9),
      O => \B_V_data_1_payload_A[8]_i_11_n_3\
    );
\B_V_data_1_payload_A[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(12),
      I1 => accu_V_2_fu_486(13),
      O => \B_V_data_1_payload_A[8]_i_13_n_3\
    );
\B_V_data_1_payload_A[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(9),
      I1 => accu_V_2_fu_486(8),
      O => \B_V_data_1_payload_A[8]_i_14_n_3\
    );
\B_V_data_1_payload_A[8]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(14),
      O => \B_V_data_1_payload_A[8]_i_15_n_3\
    );
\B_V_data_1_payload_A[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(13),
      I1 => accu_V_2_fu_486(12),
      O => \B_V_data_1_payload_A[8]_i_16_n_3\
    );
\B_V_data_1_payload_A[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(10),
      I1 => accu_V_2_fu_486(11),
      O => \B_V_data_1_payload_A[8]_i_17_n_3\
    );
\B_V_data_1_payload_A[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(9),
      I1 => accu_V_2_fu_486(8),
      O => \B_V_data_1_payload_A[8]_i_18_n_3\
    );
\B_V_data_1_payload_A[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(4),
      I1 => accu_V_2_fu_486(5),
      O => \B_V_data_1_payload_A[8]_i_21_n_3\
    );
\B_V_data_1_payload_A[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(3),
      I1 => accu_V_2_fu_486(2),
      O => \B_V_data_1_payload_A[8]_i_22_n_3\
    );
\B_V_data_1_payload_A[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => \B_V_data_1_payload_A[8]_i_23_n_3\
    );
\B_V_data_1_payload_A[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(5),
      I1 => accu_V_2_fu_486(4),
      O => \B_V_data_1_payload_A[8]_i_24_n_3\
    );
\B_V_data_1_payload_A[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(3),
      I1 => accu_V_2_fu_486(2),
      O => \B_V_data_1_payload_A[8]_i_25_n_3\
    );
\B_V_data_1_payload_A[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(0),
      I1 => accu_V_2_fu_486(1),
      O => \B_V_data_1_payload_A[8]_i_26_n_3\
    );
\B_V_data_1_payload_A[8]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(4),
      I1 => accu_V_2_fu_486(5),
      O => \B_V_data_1_payload_A[8]_i_27_n_3\
    );
\B_V_data_1_payload_A[8]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => \B_V_data_1_payload_A[8]_i_28_n_3\
    );
\B_V_data_1_payload_A[8]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(5),
      I1 => accu_V_2_fu_486(4),
      O => \B_V_data_1_payload_A[8]_i_29_n_3\
    );
\B_V_data_1_payload_A[8]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(3),
      I1 => accu_V_2_fu_486(2),
      O => \B_V_data_1_payload_A[8]_i_30_n_3\
    );
\B_V_data_1_payload_A[8]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(0),
      I1 => accu_V_2_fu_486(1),
      O => \B_V_data_1_payload_A[8]_i_31_n_3\
    );
\B_V_data_1_payload_A[8]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(14),
      O => \B_V_data_1_payload_A[8]_i_33_n_3\
    );
\B_V_data_1_payload_A[8]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(12),
      I1 => accu_V_2_fu_486(13),
      O => \B_V_data_1_payload_A[8]_i_35_n_3\
    );
\B_V_data_1_payload_A[8]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(10),
      I1 => accu_V_2_fu_486(11),
      O => \B_V_data_1_payload_A[8]_i_36_n_3\
    );
\B_V_data_1_payload_A[8]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(14),
      O => \B_V_data_1_payload_A[8]_i_37_n_3\
    );
\B_V_data_1_payload_A[8]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(13),
      I1 => accu_V_2_fu_486(12),
      O => \B_V_data_1_payload_A[8]_i_38_n_3\
    );
\B_V_data_1_payload_A[8]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(11),
      I1 => accu_V_2_fu_486(10),
      O => \B_V_data_1_payload_A[8]_i_39_n_3\
    );
\B_V_data_1_payload_A[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln215_2_fu_2506_p1,
      I1 => zext_ln1039_10_fu_2515_p1,
      I2 => zext_ln1039_11_fu_2524_p1,
      O => \B_V_data_1_payload_A[8]_i_4_n_3\
    );
\B_V_data_1_payload_A[8]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(9),
      I1 => accu_V_2_fu_486(8),
      O => \B_V_data_1_payload_A[8]_i_40_n_3\
    );
\B_V_data_1_payload_A[8]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(12),
      I1 => accu_V_2_fu_486(13),
      O => \B_V_data_1_payload_A[8]_i_41_n_3\
    );
\B_V_data_1_payload_A[8]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(10),
      I1 => accu_V_2_fu_486(11),
      O => \B_V_data_1_payload_A[8]_i_42_n_3\
    );
\B_V_data_1_payload_A[8]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(9),
      I1 => accu_V_2_fu_486(8),
      O => \B_V_data_1_payload_A[8]_i_43_n_3\
    );
\B_V_data_1_payload_A[8]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => \B_V_data_1_payload_A[8]_i_44_n_3\
    );
\B_V_data_1_payload_A[8]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(13),
      I1 => accu_V_2_fu_486(12),
      O => \B_V_data_1_payload_A[8]_i_45_n_3\
    );
\B_V_data_1_payload_A[8]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(11),
      I1 => accu_V_2_fu_486(10),
      O => \B_V_data_1_payload_A[8]_i_46_n_3\
    );
\B_V_data_1_payload_A[8]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(9),
      I1 => accu_V_2_fu_486(8),
      O => \B_V_data_1_payload_A[8]_i_47_n_3\
    );
\B_V_data_1_payload_A[8]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => \B_V_data_1_payload_A[8]_i_48_n_3\
    );
\B_V_data_1_payload_A[8]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(4),
      I1 => accu_V_2_fu_486(5),
      O => \B_V_data_1_payload_A[8]_i_49_n_3\
    );
\B_V_data_1_payload_A[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1039_11_fu_2524_p1,
      I1 => zext_ln215_2_fu_2506_p1,
      I2 => zext_ln1039_10_fu_2515_p1,
      O => \B_V_data_1_payload_A[8]_i_5_n_3\
    );
\B_V_data_1_payload_A[8]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(2),
      I1 => accu_V_2_fu_486(3),
      O => \B_V_data_1_payload_A[8]_i_50_n_3\
    );
\B_V_data_1_payload_A[8]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(1),
      I1 => accu_V_2_fu_486(0),
      O => \B_V_data_1_payload_A[8]_i_51_n_3\
    );
\B_V_data_1_payload_A[8]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => \B_V_data_1_payload_A[8]_i_52_n_3\
    );
\B_V_data_1_payload_A[8]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(5),
      I1 => accu_V_2_fu_486(4),
      O => \B_V_data_1_payload_A[8]_i_53_n_3\
    );
\B_V_data_1_payload_A[8]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(3),
      I1 => accu_V_2_fu_486(2),
      O => \B_V_data_1_payload_A[8]_i_54_n_3\
    );
\B_V_data_1_payload_A[8]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(1),
      I1 => accu_V_2_fu_486(0),
      O => \B_V_data_1_payload_A[8]_i_55_n_3\
    );
\B_V_data_1_payload_A[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(12),
      I1 => accu_V_2_fu_486(13),
      O => \B_V_data_1_payload_A[8]_i_7_n_3\
    );
\B_V_data_1_payload_A[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(14),
      O => \B_V_data_1_payload_A[8]_i_8_n_3\
    );
\B_V_data_1_payload_A[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(13),
      I1 => accu_V_2_fu_486(12),
      O => \B_V_data_1_payload_A[8]_i_9_n_3\
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_V_data_1_payload_A[9]_i_2_n_3\,
      I1 => zext_ln1039_18_fu_2653_p1,
      I2 => zext_ln1039_19_fu_2662_p1,
      I3 => zext_ln1039_17_fu_2644_p1,
      O => \accu_V_23_reg_4793_reg[14]_0\(9)
    );
\B_V_data_1_payload_A[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln840_12_fu_2671_p1,
      I1 => zext_ln1039_16_fu_2635_p1,
      I2 => zext_ln1039_15_fu_2626_p1,
      I3 => zext_ln215_3_fu_2617_p1,
      O => \B_V_data_1_payload_A[9]_i_2_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_16_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_16_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_16_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_16_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_47_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_48_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_49_n_3\,
      DI(0) => accu_V_3_fu_490(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_50_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_51_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_52_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_53_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_8_n_3\,
      CO(3) => zext_ln1039_18_fu_2653_p1,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[11]_i_9_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_10_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_11_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_12_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_13_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_14_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_15_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_23_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_23_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_23_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_23_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_54_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_55_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_56_n_3\,
      DI(0) => accu_V_3_fu_490(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_57_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_58_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_59_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_60_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_16_n_3\,
      CO(3) => zext_ln1039_19_fu_2662_p1,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[11]_i_17_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_18_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_19_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_20_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_21_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_22_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_30_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_30_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_30_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_30_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_61_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_62_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_63_n_3\,
      DI(0) => accu_V_3_fu_490(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_64_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_65_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_66_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_67_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_68_n_3\,
      CO(3) => zext_ln215_3_fu_2617_p1,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_37_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_37_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_37_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_69_n_3\,
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[11]_i_70_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_3_fu_490(14),
      S(2) => \B_V_data_1_payload_A[11]_i_71_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_72_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_73_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_74_n_3\,
      CO(3) => zext_ln1039_15_fu_2626_p1,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_38_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_38_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_38_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_75_n_3\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_3_fu_490(14),
      S(2) => \B_V_data_1_payload_A[11]_i_76_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_77_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_78_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_79_n_3\,
      CO(3) => zext_ln1039_16_fu_2635_p1,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_39_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_39_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_39_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[11]_i_80_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_81_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_82_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_83_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_84_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_85_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_86_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_23_n_3\,
      CO(3) => zext_ln1039_17_fu_2644_p1,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[11]_i_24_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_25_n_3\,
      DI(0) => accu_V_3_fu_490(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_26_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_27_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_28_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_29_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_30_n_3\,
      CO(3) => zext_ln840_12_fu_2671_p1,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[11]_i_31_n_3\,
      DI(1) => accu_V_3_fu_490(11),
      DI(0) => \B_V_data_1_payload_A[11]_i_32_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_33_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_34_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_35_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_36_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_68_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_68_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_68_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_68_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_87_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_88_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_89_n_3\,
      DI(0) => accu_V_3_fu_490(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_90_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_91_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_92_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_93_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_74_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_74_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_74_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_74_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_94_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_95_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_96_n_3\,
      DI(0) => accu_V_3_fu_490(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_74_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_97_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_98_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_99_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_100_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_79_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_79_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_79_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_79_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_101_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_102_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_103_n_3\,
      DI(0) => accu_V_3_fu_490(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_79_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_104_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_105_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_106_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_107_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_40_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_41_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_42_n_3\,
      DI(0) => accu_V_3_fu_490(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_43_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_44_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_45_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_46_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_21_n_3\,
      CO(3) => zext_ln215_4_fu_2728_p1,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_12_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_12_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_12_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[14]_i_22_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_23_n_3\,
      DI(0) => accu_V_4_fu_494(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_24_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_25_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_26_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_27_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_28_n_3\,
      CO(3) => zext_ln1039_20_fu_2737_p1,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[14]_i_29_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_30_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_31_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_32_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_33_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_34_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_35_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_36_n_3\,
      CO(3) => zext_ln1039_21_fu_2746_p1,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_14_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_14_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_14_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[14]_i_37_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_38_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_39_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_5_n_3\,
      CO(3) => zext_ln840_16_fu_2782_p1,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[14]_i_6_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_7_n_3\,
      DI(0) => accu_V_4_fu_494(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_21_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_21_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_21_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_21_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_43_n_3\,
      DI(2) => \B_V_data_1_payload_A[14]_i_44_n_3\,
      DI(1) => '0',
      DI(0) => \B_V_data_1_payload_A[14]_i_45_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_46_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_47_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_48_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_49_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_28_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_28_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_28_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_28_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_50_n_3\,
      DI(2) => accu_V_4_fu_494(5),
      DI(1) => accu_V_4_fu_494(3),
      DI(0) => accu_V_4_fu_494(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_51_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_52_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_53_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_54_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_36_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_36_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_36_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_36_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_V_4_fu_494(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_55_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_56_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_57_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_58_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_15_n_3\,
      DI(2) => accu_V_4_fu_494(5),
      DI(1) => \B_V_data_1_payload_A[14]_i_16_n_3\,
      DI(0) => accu_V_4_fu_494(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_17_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_18_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_19_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_20_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_10_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_10_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_10_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_498(7),
      DI(2) => \B_V_data_1_payload_A[15]_i_22_n_3\,
      DI(1) => accu_V_5_fu_498(3),
      DI(0) => accu_V_5_fu_498(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_5_n_3\,
      CO(3) => \NLW_B_V_data_1_payload_A_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => zext_ln1039_28_fu_2875_p1,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \B_V_data_1_payload_A[15]_i_6_n_3\,
      DI(0) => accu_V_5_fu_498(11),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \B_V_data_1_payload_A[15]_i_7_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_8_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_10_n_3\,
      CO(3) => zext_ln1039_29_fu_2884_p1,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[15]_i_11_n_3\,
      DI(1) => accu_V_5_fu_498(11),
      DI(0) => \B_V_data_1_payload_A[15]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_498(9),
      DI(2) => accu_V_5_fu_498(7),
      DI(1) => '0',
      DI(0) => \B_V_data_1_payload_A[15]_i_17_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_18_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_19_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_20_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_21_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_14_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_14_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_14_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_14_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_34_n_3\,
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[17]_i_35_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_36_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_37_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_38_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_39_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_7_n_3\,
      CO(3) => zext_ln215_5_fu_2839_p1,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[17]_i_8_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_9_n_3\,
      DI(0) => accu_V_5_fu_498(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_22_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_22_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_22_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_22_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_40_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_41_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_42_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_43_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_44_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_45_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_46_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_47_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_14_n_3\,
      CO(3) => zext_ln1039_25_fu_2848_p1,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[17]_i_15_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_16_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_17_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_18_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_19_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_20_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_21_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_22_n_3\,
      CO(3) => zext_ln1039_26_fu_2857_p1,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[17]_i_23_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_24_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_25_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_26_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_27_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_28_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => accu_V_5_fu_498(5),
      DI(1) => accu_V_5_fu_498(3),
      DI(0) => \B_V_data_1_payload_A[17]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[19]_i_6_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[19]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => zext_ln215_6_fu_2950_p1,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \B_V_data_1_payload_A[19]_i_7_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => accu_V_6_fu_502(14),
      S(0) => \B_V_data_1_payload_A[19]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[19]_i_9_n_3\,
      CO(3) => zext_ln1039_30_fu_2959_p1,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_4_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[19]_i_10_n_3\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_6_fu_502(14),
      S(2) => \B_V_data_1_payload_A[19]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[19]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[19]_i_14_n_3\,
      DI(1) => \B_V_data_1_payload_A[19]_i_15_n_3\,
      DI(0) => accu_V_6_fu_502(5),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[19]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[19]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[19]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_6_fu_502(7),
      DI(2) => \B_V_data_1_payload_A[19]_i_20_n_3\,
      DI(1) => accu_V_6_fu_502(3),
      DI(0) => \B_V_data_1_payload_A[19]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[19]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[19]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[20]_i_13_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_13_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_13_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_6_fu_502(7),
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[20]_i_26_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_27_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_28_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_29_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_30_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[20]_i_6_n_3\,
      CO(3) => zext_ln1039_34_fu_2995_p1,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[20]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_8_n_3\,
      DI(0) => accu_V_6_fu_502(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[20]_i_13_n_3\,
      CO(3) => zext_ln840_24_fu_3004_p1,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[20]_i_14_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_15_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_16_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_17_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_18_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_19_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_20_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[20]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => accu_V_6_fu_502(5),
      DI(1) => \B_V_data_1_payload_A[20]_i_21_n_3\,
      DI(0) => accu_V_6_fu_502(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_15_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_15_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_15_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_15_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => accu_V_7_fu_506(7),
      DI(1) => accu_V_7_fu_506(5),
      DI(0) => \B_V_data_1_payload_A[23]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_32_n_3\,
      CO(3) => zext_ln1039_35_fu_3070_p1,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_19_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_19_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_19_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_33_n_3\,
      DI(2 downto 1) => B"00",
      DI(0) => \B_V_data_1_payload_A[23]_i_34_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_7_fu_506(14),
      S(2) => \B_V_data_1_payload_A[23]_i_35_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_36_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_37_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_38_n_3\,
      CO(3) => zext_ln1039_36_fu_3079_p1,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_39_n_3\,
      DI(2 downto 1) => B"00",
      DI(0) => accu_V_7_fu_506(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_7_fu_506(14),
      S(2) => \B_V_data_1_payload_A[23]_i_40_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_41_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_42_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_7_n_3\,
      CO(3) => zext_ln1039_38_fu_3097_p1,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[23]_i_8_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_9_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_10_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_11_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_12_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_13_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_14_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_32_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_32_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_32_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_32_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_43_n_3\,
      DI(2) => accu_V_7_fu_506(5),
      DI(1) => \B_V_data_1_payload_A[23]_i_44_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_45_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_46_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_47_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_48_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_49_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_38_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_38_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_38_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_38_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_7_fu_506(3),
      DI(0) => \B_V_data_1_payload_A[23]_i_50_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_51_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_52_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_53_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_54_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_15_n_3\,
      CO(3) => \NLW_B_V_data_1_payload_A_reg[23]_i_4_CO_UNCONNECTED\(3),
      CO(2) => zext_ln1039_37_fu_3088_p1,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_4_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[23]_i_16_n_3\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => accu_V_7_fu_506(14),
      S(1) => \B_V_data_1_payload_A[23]_i_17_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_18_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_21_n_3\,
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[23]_i_22_n_3\,
      DI(0) => accu_V_7_fu_506(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_14_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_14_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_14_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_14_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_fu_478(7),
      DI(2) => \B_V_data_1_payload_A[2]_i_27_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_6_n_3\,
      CO(3) => zext_ln1039_2_fu_2311_p1,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[2]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_34_n_3\,
      CO(3) => zext_ln1039_fu_2293_p1,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_21_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_21_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_21_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[2]_i_35_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_36_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_37_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_38_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_39_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_40_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_41_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_42_n_3\,
      CO(3) => zext_ln1039_1_fu_2302_p1,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_22_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_22_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_22_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[2]_i_43_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_44_n_3\,
      DI(0) => accu_V_fu_478(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_45_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_46_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_47_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_48_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_14_n_3\,
      CO(3) => zext_ln840_fu_2338_p1,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[2]_i_15_n_3\,
      DI(1) => accu_V_fu_478(11),
      DI(0) => \B_V_data_1_payload_A[2]_i_16_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_17_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_18_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_19_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_20_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_34_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_34_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_34_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_34_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_49_n_3\,
      DI(2) => '0',
      DI(1) => accu_V_fu_478(3),
      DI(0) => accu_V_fu_478(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_50_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_51_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_52_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_53_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_42_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_42_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_42_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_42_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => accu_V_fu_478(5),
      DI(1) => \B_V_data_1_payload_A[2]_i_54_n_3\,
      DI(0) => accu_V_fu_478(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_55_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_56_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_57_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_58_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_6_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_V_fu_478(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_12_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_12_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_12_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_12_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_25_n_3\,
      DI(2) => '0',
      DI(1) => \B_V_data_1_payload_A[5]_i_26_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_32_n_3\,
      CO(3) => zext_ln1039_5_fu_2404_p1,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_18_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_18_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_18_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[5]_i_33_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_34_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_35_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_36_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_37_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_38_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_39_n_3\,
      CO(3) => zext_ln1039_6_fu_2413_p1,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_19_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_19_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_19_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[5]_i_40_n_3\,
      DI(1) => accu_V_1_fu_482(11),
      DI(0) => \B_V_data_1_payload_A[5]_i_41_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_42_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_43_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_44_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_45_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_6_n_3\,
      CO(3) => zext_ln1039_9_fu_2440_p1,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[5]_i_7_n_3\,
      DI(1) => accu_V_1_fu_482(11),
      DI(0) => '0',
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_12_n_3\,
      CO(3) => zext_ln1039_7_fu_2422_p1,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[5]_i_13_n_3\,
      DI(1) => accu_V_1_fu_482(11),
      DI(0) => accu_V_1_fu_482(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_32_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_32_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_32_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_32_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_46_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_47_n_3\,
      DI(1) => '0',
      DI(0) => accu_V_1_fu_482(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_48_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_49_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_50_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_51_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_39_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_39_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_39_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_39_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_52_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_53_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_54_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_55_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_56_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_57_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_58_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_59_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => accu_V_1_fu_482(7),
      DI(2) => accu_V_1_fu_482(5),
      DI(1) => accu_V_1_fu_482(3),
      DI(0) => \B_V_data_1_payload_A[5]_i_20_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_21_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_22_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_23_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_24_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_12_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_12_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_12_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_12_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[8]_i_27_n_3\,
      DI(1) => '0',
      DI(0) => accu_V_2_fu_486(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_32_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[8]_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => zext_ln1039_10_fu_2515_p1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[8]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_6_n_3\,
      CO(3) => zext_ln1039_13_fu_2542_p1,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[8]_i_7_n_3\,
      DI(1) => accu_V_2_fu_486(11),
      DI(0) => accu_V_2_fu_486(9),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_34_n_3\,
      CO(3) => zext_ln1039_11_fu_2524_p1,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_20_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_20_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_20_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[8]_i_35_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_36_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_37_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_38_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_39_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_40_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_12_n_3\,
      CO(3) => zext_ln1039_14_fu_2551_p1,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[8]_i_13_n_3\,
      DI(1) => accu_V_2_fu_486(11),
      DI(0) => \B_V_data_1_payload_A[8]_i_14_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_15_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_16_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_17_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_18_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_32_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_32_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_32_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_32_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[8]_i_41_n_3\,
      DI(2) => \B_V_data_1_payload_A[8]_i_42_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_43_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_44_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_45_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_46_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_47_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_48_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_34_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_34_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_34_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_34_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[8]_i_49_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_50_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_51_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_52_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_53_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_54_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_55_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[8]_i_21_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_22_n_3\,
      DI(0) => accu_V_2_fu_486(1),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_26_n_3\
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => ap_CS_iter7_fsm_state8,
      I1 => icmp_ln290_reg_4804,
      I2 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(2),
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_iter7_fsm_reg[1]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I3 => icmp_ln290_reg_4804,
      I4 => ap_CS_iter7_fsm_state8,
      O => B_V_data_1_sel_wr01_out
    );
\accu_V_16_fu_2113_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_16_fu_2113_p2__0_carry_n_3\,
      CO(2) => \accu_V_16_fu_2113_p2__0_carry_n_4\,
      CO(1) => \accu_V_16_fu_2113_p2__0_carry_n_5\,
      CO(0) => \accu_V_16_fu_2113_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_17,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_18,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_19,
      DI(0) => '0',
      O(3) => \accu_V_16_fu_2113_p2__0_carry_n_7\,
      O(2) => \accu_V_16_fu_2113_p2__0_carry_n_8\,
      O(1) => \accu_V_16_fu_2113_p2__0_carry_n_9\,
      O(0) => \accu_V_16_fu_2113_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_20,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_21,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_22,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_23
    );
\accu_V_16_fu_2113_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_fu_2113_p2__0_carry_n_3\,
      CO(3) => \accu_V_16_fu_2113_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_16_fu_2113_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_16_fu_2113_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_16_fu_2113_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_13,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_14,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_15,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_16,
      O(3) => \accu_V_16_fu_2113_p2__0_carry__0_n_7\,
      O(2) => \accu_V_16_fu_2113_p2__0_carry__0_n_8\,
      O(1) => \accu_V_16_fu_2113_p2__0_carry__0_n_9\,
      O(0) => \accu_V_16_fu_2113_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_24,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_25,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_26,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_27
    );
\accu_V_16_fu_2113_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_fu_2113_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_16_fu_2113_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_16_fu_2113_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_16_fu_2113_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_16_fu_2113_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_9,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_10,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_11,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_12,
      O(3) => \accu_V_16_fu_2113_p2__0_carry__1_n_7\,
      O(2) => \accu_V_16_fu_2113_p2__0_carry__1_n_8\,
      O(1) => \accu_V_16_fu_2113_p2__0_carry__1_n_9\,
      O(0) => \accu_V_16_fu_2113_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_28,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_29,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_30,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_31
    );
\accu_V_16_fu_2113_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_fu_2113_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_16_fu_2113_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_16_fu_2113_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_16_fu_2113_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_7,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_8,
      O(3) => \NLW_accu_V_16_fu_2113_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_16_fu_2113_p2__0_carry__2_n_8\,
      O(1) => \accu_V_16_fu_2113_p2__0_carry__2_n_9\,
      O(0) => \accu_V_16_fu_2113_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_4,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_5,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_6
    );
\accu_V_16_fu_2113_p2__0_carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sf_fu_470_reg(20),
      I1 => sf_fu_470_reg(22),
      I2 => sf_fu_470_reg(0),
      I3 => sf_fu_470_reg(10),
      I4 => \accu_V_16_fu_2113_p2__0_carry_i_14_n_3\,
      O => \accu_V_16_fu_2113_p2__0_carry_i_10_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_470_reg(23),
      I1 => sf_fu_470_reg(25),
      I2 => sf_fu_470_reg(4),
      I3 => sf_fu_470_reg(7),
      I4 => \accu_V_16_fu_2113_p2__0_carry_i_15_n_3\,
      O => \accu_V_16_fu_2113_p2__0_carry_i_11_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_470_reg(16),
      I1 => sf_fu_470_reg(28),
      I2 => sf_fu_470_reg(5),
      I3 => sf_fu_470_reg(6),
      I4 => \accu_V_16_fu_2113_p2__0_carry_i_16_n_3\,
      O => \accu_V_16_fu_2113_p2__0_carry_i_12_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_470_reg(9),
      I1 => sf_fu_470_reg(2),
      I2 => sf_fu_470_reg(21),
      I3 => sf_fu_470_reg(19),
      O => \accu_V_16_fu_2113_p2__0_carry_i_13_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_470_reg(30),
      I1 => sf_fu_470_reg(14),
      I2 => sf_fu_470_reg(24),
      I3 => sf_fu_470_reg(12),
      O => \accu_V_16_fu_2113_p2__0_carry_i_14_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_470_reg(11),
      I1 => sf_fu_470_reg(1),
      I2 => sf_fu_470_reg(27),
      I3 => sf_fu_470_reg(15),
      O => \accu_V_16_fu_2113_p2__0_carry_i_15_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_470_reg(8),
      I1 => sf_fu_470_reg(3),
      I2 => sf_fu_470_reg(26),
      I3 => sf_fu_470_reg(18),
      O => \accu_V_16_fu_2113_p2__0_carry_i_16_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \accu_V_16_fu_2113_p2__0_carry_i_9_n_3\,
      I1 => \accu_V_16_fu_2113_p2__0_carry_i_10_n_3\,
      I2 => \accu_V_16_fu_2113_p2__0_carry_i_11_n_3\,
      I3 => \accu_V_16_fu_2113_p2__0_carry_i_12_n_3\,
      O => \accu_V_16_fu_2113_p2__0_carry_i_8_n_3\
    );
\accu_V_16_fu_2113_p2__0_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_470_reg(17),
      I1 => sf_fu_470_reg(29),
      I2 => sf_fu_470_reg(13),
      I3 => sf_fu_470_reg(31),
      I4 => \accu_V_16_fu_2113_p2__0_carry_i_13_n_3\,
      O => \accu_V_16_fu_2113_p2__0_carry_i_9_n_3\
    );
\accu_V_16_reg_4716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry_n_10\,
      Q => accu_V_fu_478(0),
      R => '0'
    );
\accu_V_16_reg_4716_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__1_n_8\,
      Q => accu_V_fu_478(10),
      R => '0'
    );
\accu_V_16_reg_4716_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__1_n_7\,
      Q => accu_V_fu_478(11),
      R => '0'
    );
\accu_V_16_reg_4716_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__2_n_10\,
      Q => accu_V_fu_478(12),
      R => '0'
    );
\accu_V_16_reg_4716_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__2_n_9\,
      Q => accu_V_fu_478(13),
      R => '0'
    );
\accu_V_16_reg_4716_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__2_n_8\,
      Q => accu_V_fu_478(14),
      R => '0'
    );
\accu_V_16_reg_4716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry_n_9\,
      Q => accu_V_fu_478(1),
      R => '0'
    );
\accu_V_16_reg_4716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry_n_8\,
      Q => accu_V_fu_478(2),
      R => '0'
    );
\accu_V_16_reg_4716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry_n_7\,
      Q => accu_V_fu_478(3),
      R => '0'
    );
\accu_V_16_reg_4716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__0_n_10\,
      Q => accu_V_fu_478(4),
      R => '0'
    );
\accu_V_16_reg_4716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__0_n_9\,
      Q => accu_V_fu_478(5),
      R => '0'
    );
\accu_V_16_reg_4716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__0_n_8\,
      Q => accu_V_fu_478(6),
      R => '0'
    );
\accu_V_16_reg_4716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__0_n_7\,
      Q => accu_V_fu_478(7),
      R => '0'
    );
\accu_V_16_reg_4716_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__1_n_10\,
      Q => accu_V_fu_478(8),
      R => '0'
    );
\accu_V_16_reg_4716_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_16_fu_2113_p2__0_carry__1_n_9\,
      Q => accu_V_fu_478(9),
      R => '0'
    );
\accu_V_17_fu_2127_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_17_fu_2127_p2__0_carry_n_3\,
      CO(2) => \accu_V_17_fu_2127_p2__0_carry_n_4\,
      CO(1) => \accu_V_17_fu_2127_p2__0_carry_n_5\,
      CO(0) => \accu_V_17_fu_2127_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_16,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_17,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_18,
      DI(0) => '0',
      O(3) => \accu_V_17_fu_2127_p2__0_carry_n_7\,
      O(2) => \accu_V_17_fu_2127_p2__0_carry_n_8\,
      O(1) => \accu_V_17_fu_2127_p2__0_carry_n_9\,
      O(0) => \accu_V_17_fu_2127_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_19,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_20,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_21,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_22
    );
\accu_V_17_fu_2127_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_fu_2127_p2__0_carry_n_3\,
      CO(3) => \accu_V_17_fu_2127_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_17_fu_2127_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_17_fu_2127_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_17_fu_2127_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_12,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_13,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_14,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_15,
      O(3) => \accu_V_17_fu_2127_p2__0_carry__0_n_7\,
      O(2) => \accu_V_17_fu_2127_p2__0_carry__0_n_8\,
      O(1) => \accu_V_17_fu_2127_p2__0_carry__0_n_9\,
      O(0) => \accu_V_17_fu_2127_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_23,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_24,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_25,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_26
    );
\accu_V_17_fu_2127_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_fu_2127_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_17_fu_2127_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_17_fu_2127_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_17_fu_2127_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_17_fu_2127_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_8,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_9,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_10,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_11,
      O(3) => \accu_V_17_fu_2127_p2__0_carry__1_n_7\,
      O(2) => \accu_V_17_fu_2127_p2__0_carry__1_n_8\,
      O(1) => \accu_V_17_fu_2127_p2__0_carry__1_n_9\,
      O(0) => \accu_V_17_fu_2127_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_27,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_28,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_29,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_30
    );
\accu_V_17_fu_2127_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_fu_2127_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_17_fu_2127_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_17_fu_2127_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_17_fu_2127_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_7,
      O(3) => \NLW_accu_V_17_fu_2127_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_17_fu_2127_p2__0_carry__2_n_8\,
      O(1) => \accu_V_17_fu_2127_p2__0_carry__2_n_9\,
      O(0) => \accu_V_17_fu_2127_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_5
    );
\accu_V_17_reg_4727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry_n_10\,
      Q => accu_V_1_fu_482(0),
      R => '0'
    );
\accu_V_17_reg_4727_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__1_n_8\,
      Q => accu_V_1_fu_482(10),
      R => '0'
    );
\accu_V_17_reg_4727_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__1_n_7\,
      Q => accu_V_1_fu_482(11),
      R => '0'
    );
\accu_V_17_reg_4727_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__2_n_10\,
      Q => accu_V_1_fu_482(12),
      R => '0'
    );
\accu_V_17_reg_4727_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__2_n_9\,
      Q => accu_V_1_fu_482(13),
      R => '0'
    );
\accu_V_17_reg_4727_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__2_n_8\,
      Q => accu_V_1_fu_482(14),
      R => '0'
    );
\accu_V_17_reg_4727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry_n_9\,
      Q => accu_V_1_fu_482(1),
      R => '0'
    );
\accu_V_17_reg_4727_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry_n_8\,
      Q => accu_V_1_fu_482(2),
      R => '0'
    );
\accu_V_17_reg_4727_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry_n_7\,
      Q => accu_V_1_fu_482(3),
      R => '0'
    );
\accu_V_17_reg_4727_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__0_n_10\,
      Q => accu_V_1_fu_482(4),
      R => '0'
    );
\accu_V_17_reg_4727_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__0_n_9\,
      Q => accu_V_1_fu_482(5),
      R => '0'
    );
\accu_V_17_reg_4727_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__0_n_8\,
      Q => accu_V_1_fu_482(6),
      R => '0'
    );
\accu_V_17_reg_4727_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__0_n_7\,
      Q => accu_V_1_fu_482(7),
      R => '0'
    );
\accu_V_17_reg_4727_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__1_n_10\,
      Q => accu_V_1_fu_482(8),
      R => '0'
    );
\accu_V_17_reg_4727_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_17_fu_2127_p2__0_carry__1_n_9\,
      Q => accu_V_1_fu_482(9),
      R => '0'
    );
\accu_V_18_fu_2141_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_18_fu_2141_p2__0_carry_n_3\,
      CO(2) => \accu_V_18_fu_2141_p2__0_carry_n_4\,
      CO(1) => \accu_V_18_fu_2141_p2__0_carry_n_5\,
      CO(0) => \accu_V_18_fu_2141_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_16,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_17,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_18,
      DI(0) => '0',
      O(3) => \accu_V_18_fu_2141_p2__0_carry_n_7\,
      O(2) => \accu_V_18_fu_2141_p2__0_carry_n_8\,
      O(1) => \accu_V_18_fu_2141_p2__0_carry_n_9\,
      O(0) => \accu_V_18_fu_2141_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_19,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_20,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_21,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_22
    );
\accu_V_18_fu_2141_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_fu_2141_p2__0_carry_n_3\,
      CO(3) => \accu_V_18_fu_2141_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_18_fu_2141_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_18_fu_2141_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_18_fu_2141_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_12,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_13,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_14,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_15,
      O(3) => \accu_V_18_fu_2141_p2__0_carry__0_n_7\,
      O(2) => \accu_V_18_fu_2141_p2__0_carry__0_n_8\,
      O(1) => \accu_V_18_fu_2141_p2__0_carry__0_n_9\,
      O(0) => \accu_V_18_fu_2141_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_23,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_24,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_25,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_26
    );
\accu_V_18_fu_2141_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_fu_2141_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_18_fu_2141_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_18_fu_2141_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_18_fu_2141_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_18_fu_2141_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_8,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_9,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_10,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_11,
      O(3) => \accu_V_18_fu_2141_p2__0_carry__1_n_7\,
      O(2) => \accu_V_18_fu_2141_p2__0_carry__1_n_8\,
      O(1) => \accu_V_18_fu_2141_p2__0_carry__1_n_9\,
      O(0) => \accu_V_18_fu_2141_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_27,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_28,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_29,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_30
    );
\accu_V_18_fu_2141_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_fu_2141_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_18_fu_2141_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_18_fu_2141_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_18_fu_2141_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_7,
      O(3) => \NLW_accu_V_18_fu_2141_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_18_fu_2141_p2__0_carry__2_n_8\,
      O(1) => \accu_V_18_fu_2141_p2__0_carry__2_n_9\,
      O(0) => \accu_V_18_fu_2141_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_5
    );
\accu_V_18_reg_4738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry_n_10\,
      Q => accu_V_2_fu_486(0),
      R => '0'
    );
\accu_V_18_reg_4738_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__1_n_8\,
      Q => accu_V_2_fu_486(10),
      R => '0'
    );
\accu_V_18_reg_4738_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__1_n_7\,
      Q => accu_V_2_fu_486(11),
      R => '0'
    );
\accu_V_18_reg_4738_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__2_n_10\,
      Q => accu_V_2_fu_486(12),
      R => '0'
    );
\accu_V_18_reg_4738_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__2_n_9\,
      Q => accu_V_2_fu_486(13),
      R => '0'
    );
\accu_V_18_reg_4738_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__2_n_8\,
      Q => accu_V_2_fu_486(14),
      R => '0'
    );
\accu_V_18_reg_4738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry_n_9\,
      Q => accu_V_2_fu_486(1),
      R => '0'
    );
\accu_V_18_reg_4738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry_n_8\,
      Q => accu_V_2_fu_486(2),
      R => '0'
    );
\accu_V_18_reg_4738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry_n_7\,
      Q => accu_V_2_fu_486(3),
      R => '0'
    );
\accu_V_18_reg_4738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__0_n_10\,
      Q => accu_V_2_fu_486(4),
      R => '0'
    );
\accu_V_18_reg_4738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__0_n_9\,
      Q => accu_V_2_fu_486(5),
      R => '0'
    );
\accu_V_18_reg_4738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__0_n_8\,
      Q => accu_V_2_fu_486(6),
      R => '0'
    );
\accu_V_18_reg_4738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__0_n_7\,
      Q => accu_V_2_fu_486(7),
      R => '0'
    );
\accu_V_18_reg_4738_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__1_n_10\,
      Q => accu_V_2_fu_486(8),
      R => '0'
    );
\accu_V_18_reg_4738_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_18_fu_2141_p2__0_carry__1_n_9\,
      Q => accu_V_2_fu_486(9),
      R => '0'
    );
\accu_V_19_fu_2155_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_19_fu_2155_p2__0_carry_n_3\,
      CO(2) => \accu_V_19_fu_2155_p2__0_carry_n_4\,
      CO(1) => \accu_V_19_fu_2155_p2__0_carry_n_5\,
      CO(0) => \accu_V_19_fu_2155_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_16,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_17,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_18,
      DI(0) => '0',
      O(3) => \accu_V_19_fu_2155_p2__0_carry_n_7\,
      O(2) => \accu_V_19_fu_2155_p2__0_carry_n_8\,
      O(1) => \accu_V_19_fu_2155_p2__0_carry_n_9\,
      O(0) => \accu_V_19_fu_2155_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_19,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_20,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_21,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_22
    );
\accu_V_19_fu_2155_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_fu_2155_p2__0_carry_n_3\,
      CO(3) => \accu_V_19_fu_2155_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_19_fu_2155_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_19_fu_2155_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_19_fu_2155_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_12,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_13,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_14,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_15,
      O(3) => \accu_V_19_fu_2155_p2__0_carry__0_n_7\,
      O(2) => \accu_V_19_fu_2155_p2__0_carry__0_n_8\,
      O(1) => \accu_V_19_fu_2155_p2__0_carry__0_n_9\,
      O(0) => \accu_V_19_fu_2155_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_23,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_24,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_25,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_26
    );
\accu_V_19_fu_2155_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_fu_2155_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_19_fu_2155_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_19_fu_2155_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_19_fu_2155_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_19_fu_2155_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_8,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_9,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_10,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_11,
      O(3) => \accu_V_19_fu_2155_p2__0_carry__1_n_7\,
      O(2) => \accu_V_19_fu_2155_p2__0_carry__1_n_8\,
      O(1) => \accu_V_19_fu_2155_p2__0_carry__1_n_9\,
      O(0) => \accu_V_19_fu_2155_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_27,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_28,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_29,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_30
    );
\accu_V_19_fu_2155_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_fu_2155_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_19_fu_2155_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_19_fu_2155_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_19_fu_2155_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_7,
      O(3) => \NLW_accu_V_19_fu_2155_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_19_fu_2155_p2__0_carry__2_n_8\,
      O(1) => \accu_V_19_fu_2155_p2__0_carry__2_n_9\,
      O(0) => \accu_V_19_fu_2155_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_5
    );
\accu_V_19_fu_2155_p2__0_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \accu_V_16_fu_2113_p2__0_carry_i_9_n_3\,
      I1 => \accu_V_16_fu_2113_p2__0_carry_i_10_n_3\,
      I2 => \accu_V_16_fu_2113_p2__0_carry_i_11_n_3\,
      I3 => \accu_V_16_fu_2113_p2__0_carry_i_12_n_3\,
      O => \accu_V_19_fu_2155_p2__0_carry_i_8_n_3\
    );
\accu_V_19_reg_4749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry_n_10\,
      Q => accu_V_3_fu_490(0),
      R => '0'
    );
\accu_V_19_reg_4749_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__1_n_8\,
      Q => accu_V_3_fu_490(10),
      R => '0'
    );
\accu_V_19_reg_4749_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__1_n_7\,
      Q => accu_V_3_fu_490(11),
      R => '0'
    );
\accu_V_19_reg_4749_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__2_n_10\,
      Q => accu_V_3_fu_490(12),
      R => '0'
    );
\accu_V_19_reg_4749_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__2_n_9\,
      Q => accu_V_3_fu_490(13),
      R => '0'
    );
\accu_V_19_reg_4749_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__2_n_8\,
      Q => accu_V_3_fu_490(14),
      R => '0'
    );
\accu_V_19_reg_4749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry_n_9\,
      Q => accu_V_3_fu_490(1),
      R => '0'
    );
\accu_V_19_reg_4749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry_n_8\,
      Q => accu_V_3_fu_490(2),
      R => '0'
    );
\accu_V_19_reg_4749_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry_n_7\,
      Q => accu_V_3_fu_490(3),
      R => '0'
    );
\accu_V_19_reg_4749_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__0_n_10\,
      Q => accu_V_3_fu_490(4),
      R => '0'
    );
\accu_V_19_reg_4749_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__0_n_9\,
      Q => accu_V_3_fu_490(5),
      R => '0'
    );
\accu_V_19_reg_4749_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__0_n_8\,
      Q => accu_V_3_fu_490(6),
      R => '0'
    );
\accu_V_19_reg_4749_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__0_n_7\,
      Q => accu_V_3_fu_490(7),
      R => '0'
    );
\accu_V_19_reg_4749_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__1_n_10\,
      Q => accu_V_3_fu_490(8),
      R => '0'
    );
\accu_V_19_reg_4749_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_19_fu_2155_p2__0_carry__1_n_9\,
      Q => accu_V_3_fu_490(9),
      R => '0'
    );
\accu_V_20_fu_2169_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_20_fu_2169_p2__0_carry_n_3\,
      CO(2) => \accu_V_20_fu_2169_p2__0_carry_n_4\,
      CO(1) => \accu_V_20_fu_2169_p2__0_carry_n_5\,
      CO(0) => \accu_V_20_fu_2169_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_16,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_17,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_18,
      DI(0) => '0',
      O(3) => \accu_V_20_fu_2169_p2__0_carry_n_7\,
      O(2) => \accu_V_20_fu_2169_p2__0_carry_n_8\,
      O(1) => \accu_V_20_fu_2169_p2__0_carry_n_9\,
      O(0) => \accu_V_20_fu_2169_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_19,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_20,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_21,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_22
    );
\accu_V_20_fu_2169_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_fu_2169_p2__0_carry_n_3\,
      CO(3) => \accu_V_20_fu_2169_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_20_fu_2169_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_20_fu_2169_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_20_fu_2169_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_12,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_13,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_14,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_15,
      O(3) => \accu_V_20_fu_2169_p2__0_carry__0_n_7\,
      O(2) => \accu_V_20_fu_2169_p2__0_carry__0_n_8\,
      O(1) => \accu_V_20_fu_2169_p2__0_carry__0_n_9\,
      O(0) => \accu_V_20_fu_2169_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_23,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_24,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_25,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_26
    );
\accu_V_20_fu_2169_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_fu_2169_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_20_fu_2169_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_20_fu_2169_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_20_fu_2169_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_20_fu_2169_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_8,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_9,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_10,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_11,
      O(3) => \accu_V_20_fu_2169_p2__0_carry__1_n_7\,
      O(2) => \accu_V_20_fu_2169_p2__0_carry__1_n_8\,
      O(1) => \accu_V_20_fu_2169_p2__0_carry__1_n_9\,
      O(0) => \accu_V_20_fu_2169_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_27,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_28,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_29,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_30
    );
\accu_V_20_fu_2169_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_fu_2169_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_20_fu_2169_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_20_fu_2169_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_20_fu_2169_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_7,
      O(3) => \NLW_accu_V_20_fu_2169_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_20_fu_2169_p2__0_carry__2_n_8\,
      O(1) => \accu_V_20_fu_2169_p2__0_carry__2_n_9\,
      O(0) => \accu_V_20_fu_2169_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_5
    );
\accu_V_20_reg_4760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry_n_10\,
      Q => accu_V_4_fu_494(0),
      R => '0'
    );
\accu_V_20_reg_4760_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__1_n_8\,
      Q => accu_V_4_fu_494(10),
      R => '0'
    );
\accu_V_20_reg_4760_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__1_n_7\,
      Q => accu_V_4_fu_494(11),
      R => '0'
    );
\accu_V_20_reg_4760_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__2_n_10\,
      Q => accu_V_4_fu_494(12),
      R => '0'
    );
\accu_V_20_reg_4760_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__2_n_9\,
      Q => accu_V_4_fu_494(13),
      R => '0'
    );
\accu_V_20_reg_4760_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__2_n_8\,
      Q => accu_V_4_fu_494(14),
      R => '0'
    );
\accu_V_20_reg_4760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry_n_9\,
      Q => accu_V_4_fu_494(1),
      R => '0'
    );
\accu_V_20_reg_4760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry_n_8\,
      Q => accu_V_4_fu_494(2),
      R => '0'
    );
\accu_V_20_reg_4760_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry_n_7\,
      Q => accu_V_4_fu_494(3),
      R => '0'
    );
\accu_V_20_reg_4760_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__0_n_10\,
      Q => accu_V_4_fu_494(4),
      R => '0'
    );
\accu_V_20_reg_4760_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__0_n_9\,
      Q => accu_V_4_fu_494(5),
      R => '0'
    );
\accu_V_20_reg_4760_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__0_n_8\,
      Q => accu_V_4_fu_494(6),
      R => '0'
    );
\accu_V_20_reg_4760_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__0_n_7\,
      Q => accu_V_4_fu_494(7),
      R => '0'
    );
\accu_V_20_reg_4760_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__1_n_10\,
      Q => accu_V_4_fu_494(8),
      R => '0'
    );
\accu_V_20_reg_4760_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_20_fu_2169_p2__0_carry__1_n_9\,
      Q => accu_V_4_fu_494(9),
      R => '0'
    );
\accu_V_21_fu_2183_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_21_fu_2183_p2__0_carry_n_3\,
      CO(2) => \accu_V_21_fu_2183_p2__0_carry_n_4\,
      CO(1) => \accu_V_21_fu_2183_p2__0_carry_n_5\,
      CO(0) => \accu_V_21_fu_2183_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_16,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_17,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_18,
      DI(0) => '0',
      O(3) => \accu_V_21_fu_2183_p2__0_carry_n_7\,
      O(2) => \accu_V_21_fu_2183_p2__0_carry_n_8\,
      O(1) => \accu_V_21_fu_2183_p2__0_carry_n_9\,
      O(0) => \accu_V_21_fu_2183_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_19,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_20,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_21,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_22
    );
\accu_V_21_fu_2183_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_fu_2183_p2__0_carry_n_3\,
      CO(3) => \accu_V_21_fu_2183_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_21_fu_2183_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_21_fu_2183_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_21_fu_2183_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_12,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_13,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_14,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_15,
      O(3) => \accu_V_21_fu_2183_p2__0_carry__0_n_7\,
      O(2) => \accu_V_21_fu_2183_p2__0_carry__0_n_8\,
      O(1) => \accu_V_21_fu_2183_p2__0_carry__0_n_9\,
      O(0) => \accu_V_21_fu_2183_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_23,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_24,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_25,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_26
    );
\accu_V_21_fu_2183_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_fu_2183_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_21_fu_2183_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_21_fu_2183_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_21_fu_2183_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_21_fu_2183_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_8,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_9,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_10,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_11,
      O(3) => \accu_V_21_fu_2183_p2__0_carry__1_n_7\,
      O(2) => \accu_V_21_fu_2183_p2__0_carry__1_n_8\,
      O(1) => \accu_V_21_fu_2183_p2__0_carry__1_n_9\,
      O(0) => \accu_V_21_fu_2183_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_27,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_28,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_29,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_30
    );
\accu_V_21_fu_2183_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_fu_2183_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_21_fu_2183_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_21_fu_2183_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_21_fu_2183_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_7,
      O(3) => \NLW_accu_V_21_fu_2183_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_21_fu_2183_p2__0_carry__2_n_8\,
      O(1) => \accu_V_21_fu_2183_p2__0_carry__2_n_9\,
      O(0) => \accu_V_21_fu_2183_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_5
    );
\accu_V_21_reg_4771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry_n_10\,
      Q => accu_V_5_fu_498(0),
      R => '0'
    );
\accu_V_21_reg_4771_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__1_n_8\,
      Q => accu_V_5_fu_498(10),
      R => '0'
    );
\accu_V_21_reg_4771_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__1_n_7\,
      Q => accu_V_5_fu_498(11),
      R => '0'
    );
\accu_V_21_reg_4771_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__2_n_10\,
      Q => accu_V_5_fu_498(12),
      R => '0'
    );
\accu_V_21_reg_4771_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__2_n_9\,
      Q => accu_V_5_fu_498(13),
      R => '0'
    );
\accu_V_21_reg_4771_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__2_n_8\,
      Q => accu_V_5_fu_498(14),
      R => '0'
    );
\accu_V_21_reg_4771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry_n_9\,
      Q => accu_V_5_fu_498(1),
      R => '0'
    );
\accu_V_21_reg_4771_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry_n_8\,
      Q => accu_V_5_fu_498(2),
      R => '0'
    );
\accu_V_21_reg_4771_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry_n_7\,
      Q => accu_V_5_fu_498(3),
      R => '0'
    );
\accu_V_21_reg_4771_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__0_n_10\,
      Q => accu_V_5_fu_498(4),
      R => '0'
    );
\accu_V_21_reg_4771_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__0_n_9\,
      Q => accu_V_5_fu_498(5),
      R => '0'
    );
\accu_V_21_reg_4771_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__0_n_8\,
      Q => accu_V_5_fu_498(6),
      R => '0'
    );
\accu_V_21_reg_4771_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__0_n_7\,
      Q => accu_V_5_fu_498(7),
      R => '0'
    );
\accu_V_21_reg_4771_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__1_n_10\,
      Q => accu_V_5_fu_498(8),
      R => '0'
    );
\accu_V_21_reg_4771_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_21_fu_2183_p2__0_carry__1_n_9\,
      Q => accu_V_5_fu_498(9),
      R => '0'
    );
\accu_V_22_fu_2197_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_22_fu_2197_p2__0_carry_n_3\,
      CO(2) => \accu_V_22_fu_2197_p2__0_carry_n_4\,
      CO(1) => \accu_V_22_fu_2197_p2__0_carry_n_5\,
      CO(0) => \accu_V_22_fu_2197_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_16,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_17,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_18,
      DI(0) => '0',
      O(3) => \accu_V_22_fu_2197_p2__0_carry_n_7\,
      O(2) => \accu_V_22_fu_2197_p2__0_carry_n_8\,
      O(1) => \accu_V_22_fu_2197_p2__0_carry_n_9\,
      O(0) => \accu_V_22_fu_2197_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_19,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_20,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_21,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_22
    );
\accu_V_22_fu_2197_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_fu_2197_p2__0_carry_n_3\,
      CO(3) => \accu_V_22_fu_2197_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_22_fu_2197_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_22_fu_2197_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_22_fu_2197_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_12,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_13,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_14,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_15,
      O(3) => \accu_V_22_fu_2197_p2__0_carry__0_n_7\,
      O(2) => \accu_V_22_fu_2197_p2__0_carry__0_n_8\,
      O(1) => \accu_V_22_fu_2197_p2__0_carry__0_n_9\,
      O(0) => \accu_V_22_fu_2197_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_23,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_24,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_25,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_26
    );
\accu_V_22_fu_2197_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_fu_2197_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_22_fu_2197_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_22_fu_2197_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_22_fu_2197_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_22_fu_2197_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_8,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_9,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_10,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_11,
      O(3) => \accu_V_22_fu_2197_p2__0_carry__1_n_7\,
      O(2) => \accu_V_22_fu_2197_p2__0_carry__1_n_8\,
      O(1) => \accu_V_22_fu_2197_p2__0_carry__1_n_9\,
      O(0) => \accu_V_22_fu_2197_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_27,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_28,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_29,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_30
    );
\accu_V_22_fu_2197_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_fu_2197_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_22_fu_2197_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_22_fu_2197_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_22_fu_2197_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_7,
      O(3) => \NLW_accu_V_22_fu_2197_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_22_fu_2197_p2__0_carry__2_n_8\,
      O(1) => \accu_V_22_fu_2197_p2__0_carry__2_n_9\,
      O(0) => \accu_V_22_fu_2197_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_5
    );
\accu_V_22_reg_4782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry_n_10\,
      Q => accu_V_6_fu_502(0),
      R => '0'
    );
\accu_V_22_reg_4782_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__1_n_8\,
      Q => accu_V_6_fu_502(10),
      R => '0'
    );
\accu_V_22_reg_4782_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__1_n_7\,
      Q => accu_V_6_fu_502(11),
      R => '0'
    );
\accu_V_22_reg_4782_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__2_n_10\,
      Q => accu_V_6_fu_502(12),
      R => '0'
    );
\accu_V_22_reg_4782_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__2_n_9\,
      Q => accu_V_6_fu_502(13),
      R => '0'
    );
\accu_V_22_reg_4782_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__2_n_8\,
      Q => accu_V_6_fu_502(14),
      R => '0'
    );
\accu_V_22_reg_4782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry_n_9\,
      Q => accu_V_6_fu_502(1),
      R => '0'
    );
\accu_V_22_reg_4782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry_n_8\,
      Q => accu_V_6_fu_502(2),
      R => '0'
    );
\accu_V_22_reg_4782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry_n_7\,
      Q => accu_V_6_fu_502(3),
      R => '0'
    );
\accu_V_22_reg_4782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__0_n_10\,
      Q => accu_V_6_fu_502(4),
      R => '0'
    );
\accu_V_22_reg_4782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__0_n_9\,
      Q => accu_V_6_fu_502(5),
      R => '0'
    );
\accu_V_22_reg_4782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__0_n_8\,
      Q => accu_V_6_fu_502(6),
      R => '0'
    );
\accu_V_22_reg_4782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__0_n_7\,
      Q => accu_V_6_fu_502(7),
      R => '0'
    );
\accu_V_22_reg_4782_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__1_n_10\,
      Q => accu_V_6_fu_502(8),
      R => '0'
    );
\accu_V_22_reg_4782_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_22_fu_2197_p2__0_carry__1_n_9\,
      Q => accu_V_6_fu_502(9),
      R => '0'
    );
\accu_V_23_fu_2211_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_23_fu_2211_p2__0_carry_n_3\,
      CO(2) => \accu_V_23_fu_2211_p2__0_carry_n_4\,
      CO(1) => \accu_V_23_fu_2211_p2__0_carry_n_5\,
      CO(0) => \accu_V_23_fu_2211_p2__0_carry_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_17,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_18,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_19,
      DI(0) => '0',
      O(3) => \accu_V_23_fu_2211_p2__0_carry_n_7\,
      O(2) => \accu_V_23_fu_2211_p2__0_carry_n_8\,
      O(1) => \accu_V_23_fu_2211_p2__0_carry_n_9\,
      O(0) => \accu_V_23_fu_2211_p2__0_carry_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_20,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_21,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_22,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_23
    );
\accu_V_23_fu_2211_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_fu_2211_p2__0_carry_n_3\,
      CO(3) => \accu_V_23_fu_2211_p2__0_carry__0_n_3\,
      CO(2) => \accu_V_23_fu_2211_p2__0_carry__0_n_4\,
      CO(1) => \accu_V_23_fu_2211_p2__0_carry__0_n_5\,
      CO(0) => \accu_V_23_fu_2211_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_13,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_14,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_15,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_16,
      O(3) => \accu_V_23_fu_2211_p2__0_carry__0_n_7\,
      O(2) => \accu_V_23_fu_2211_p2__0_carry__0_n_8\,
      O(1) => \accu_V_23_fu_2211_p2__0_carry__0_n_9\,
      O(0) => \accu_V_23_fu_2211_p2__0_carry__0_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_24,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_25,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_26,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_27
    );
\accu_V_23_fu_2211_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_fu_2211_p2__0_carry__0_n_3\,
      CO(3) => \accu_V_23_fu_2211_p2__0_carry__1_n_3\,
      CO(2) => \accu_V_23_fu_2211_p2__0_carry__1_n_4\,
      CO(1) => \accu_V_23_fu_2211_p2__0_carry__1_n_5\,
      CO(0) => \accu_V_23_fu_2211_p2__0_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_9,
      DI(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_10,
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_11,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_12,
      O(3) => \accu_V_23_fu_2211_p2__0_carry__1_n_7\,
      O(2) => \accu_V_23_fu_2211_p2__0_carry__1_n_8\,
      O(1) => \accu_V_23_fu_2211_p2__0_carry__1_n_9\,
      O(0) => \accu_V_23_fu_2211_p2__0_carry__1_n_10\,
      S(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_28,
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_29,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_30,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_31
    );
\accu_V_23_fu_2211_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_fu_2211_p2__0_carry__1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_23_fu_2211_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_23_fu_2211_p2__0_carry__2_n_5\,
      CO(0) => \accu_V_23_fu_2211_p2__0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_7,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_8,
      O(3) => \NLW_accu_V_23_fu_2211_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2) => \accu_V_23_fu_2211_p2__0_carry__2_n_8\,
      O(1) => \accu_V_23_fu_2211_p2__0_carry__2_n_9\,
      O(0) => \accu_V_23_fu_2211_p2__0_carry__2_n_10\,
      S(3) => '0',
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_4,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_5,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_6
    );
\accu_V_23_reg_4793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry_n_10\,
      Q => accu_V_7_fu_506(0),
      R => '0'
    );
\accu_V_23_reg_4793_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__1_n_8\,
      Q => accu_V_7_fu_506(10),
      R => '0'
    );
\accu_V_23_reg_4793_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__1_n_7\,
      Q => accu_V_7_fu_506(11),
      R => '0'
    );
\accu_V_23_reg_4793_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__2_n_10\,
      Q => accu_V_7_fu_506(12),
      R => '0'
    );
\accu_V_23_reg_4793_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__2_n_9\,
      Q => accu_V_7_fu_506(13),
      R => '0'
    );
\accu_V_23_reg_4793_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__2_n_8\,
      Q => accu_V_7_fu_506(14),
      R => '0'
    );
\accu_V_23_reg_4793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry_n_9\,
      Q => accu_V_7_fu_506(1),
      R => '0'
    );
\accu_V_23_reg_4793_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry_n_8\,
      Q => accu_V_7_fu_506(2),
      R => '0'
    );
\accu_V_23_reg_4793_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry_n_7\,
      Q => accu_V_7_fu_506(3),
      R => '0'
    );
\accu_V_23_reg_4793_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__0_n_10\,
      Q => accu_V_7_fu_506(4),
      R => '0'
    );
\accu_V_23_reg_4793_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__0_n_9\,
      Q => accu_V_7_fu_506(5),
      R => '0'
    );
\accu_V_23_reg_4793_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__0_n_8\,
      Q => accu_V_7_fu_506(6),
      R => '0'
    );
\accu_V_23_reg_4793_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__0_n_7\,
      Q => accu_V_7_fu_506(7),
      R => '0'
    );
\accu_V_23_reg_4793_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__1_n_10\,
      Q => accu_V_7_fu_506(8),
      R => '0'
    );
\accu_V_23_reg_4793_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => \accu_V_23_fu_2211_p2__0_carry__1_n_9\,
      Q => accu_V_7_fu_506(9),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_14,
      Q => add_ln840_13_reg_4536(0),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_4,
      Q => add_ln840_13_reg_4536(10),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_3,
      Q => add_ln840_13_reg_4536(11),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_13,
      Q => add_ln840_13_reg_4536(1),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_12,
      Q => add_ln840_13_reg_4536(2),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_11,
      Q => add_ln840_13_reg_4536(3),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_10,
      Q => add_ln840_13_reg_4536(4),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_9,
      Q => add_ln840_13_reg_4536(5),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_8,
      Q => add_ln840_13_reg_4536(6),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_7,
      Q => add_ln840_13_reg_4536(7),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_6,
      Q => add_ln840_13_reg_4536(8),
      R => '0'
    );
\add_ln840_13_reg_4536_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U28_n_5,
      Q => add_ln840_13_reg_4536(9),
      R => '0'
    );
\add_ln840_16_reg_4651[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_13_reg_4536(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_3,
      O => \add_ln840_16_reg_4651[11]_i_2_n_3\
    );
\add_ln840_16_reg_4651[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_4,
      I1 => add_ln840_13_reg_4536(10),
      O => \add_ln840_16_reg_4651[11]_i_3_n_3\
    );
\add_ln840_16_reg_4651[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_5,
      I1 => add_ln840_13_reg_4536(9),
      O => \add_ln840_16_reg_4651[11]_i_4_n_3\
    );
\add_ln840_16_reg_4651[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_6,
      I1 => add_ln840_13_reg_4536(8),
      O => \add_ln840_16_reg_4651[11]_i_5_n_3\
    );
\add_ln840_16_reg_4651[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_13_reg_4536(11),
      O => \add_ln840_16_reg_4651[13]_i_2_n_3\
    );
\add_ln840_16_reg_4651[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_11,
      I1 => add_ln840_13_reg_4536(3),
      O => \add_ln840_16_reg_4651[3]_i_2_n_3\
    );
\add_ln840_16_reg_4651[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_12,
      I1 => add_ln840_13_reg_4536(2),
      O => \add_ln840_16_reg_4651[3]_i_3_n_3\
    );
\add_ln840_16_reg_4651[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_13,
      I1 => add_ln840_13_reg_4536(1),
      O => \add_ln840_16_reg_4651[3]_i_4_n_3\
    );
\add_ln840_16_reg_4651[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_14,
      I1 => add_ln840_13_reg_4536(0),
      O => \add_ln840_16_reg_4651[3]_i_5_n_3\
    );
\add_ln840_16_reg_4651[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_7,
      I1 => add_ln840_13_reg_4536(7),
      O => \add_ln840_16_reg_4651[7]_i_2_n_3\
    );
\add_ln840_16_reg_4651[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_8,
      I1 => add_ln840_13_reg_4536(6),
      O => \add_ln840_16_reg_4651[7]_i_3_n_3\
    );
\add_ln840_16_reg_4651[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_9,
      I1 => add_ln840_13_reg_4536(5),
      O => \add_ln840_16_reg_4651[7]_i_4_n_3\
    );
\add_ln840_16_reg_4651[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U51_n_10,
      I1 => add_ln840_13_reg_4536(4),
      O => \add_ln840_16_reg_4651[7]_i_5_n_3\
    );
\add_ln840_16_reg_4651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(0),
      Q => add_ln840_16_reg_4651(0),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(10),
      Q => add_ln840_16_reg_4651(10),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(11),
      Q => add_ln840_16_reg_4651(11),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4651_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_4651_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4651_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4651_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4651_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_13_reg_4536(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_6,
      O(3 downto 0) => add_ln840_16_fu_1912_p2(11 downto 8),
      S(3) => \add_ln840_16_reg_4651[11]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4651[11]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4651[11]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4651[11]_i_5_n_3\
    );
\add_ln840_16_reg_4651_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(12),
      Q => add_ln840_16_reg_4651(12),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(13),
      Q => add_ln840_16_reg_4651(13),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4651_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_16_reg_4651_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_16_reg_4651_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_16_reg_4651[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_16_reg_4651_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_16_fu_1912_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_15
    );
\add_ln840_16_reg_4651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(1),
      Q => add_ln840_16_reg_4651(1),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(2),
      Q => add_ln840_16_reg_4651(2),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(3),
      Q => add_ln840_16_reg_4651(3),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_16_reg_4651_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4651_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4651_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4651_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_14,
      O(3 downto 0) => add_ln840_16_fu_1912_p2(3 downto 0),
      S(3) => \add_ln840_16_reg_4651[3]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4651[3]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4651[3]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4651[3]_i_5_n_3\
    );
\add_ln840_16_reg_4651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(4),
      Q => add_ln840_16_reg_4651(4),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(5),
      Q => add_ln840_16_reg_4651(5),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(6),
      Q => add_ln840_16_reg_4651(6),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(7),
      Q => add_ln840_16_reg_4651(7),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4651_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_4651_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4651_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4651_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4651_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_10,
      O(3 downto 0) => add_ln840_16_fu_1912_p2(7 downto 4),
      S(3) => \add_ln840_16_reg_4651[7]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4651[7]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4651[7]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4651[7]_i_5_n_3\
    );
\add_ln840_16_reg_4651_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(8),
      Q => add_ln840_16_reg_4651(8),
      R => '0'
    );
\add_ln840_16_reg_4651_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_16_fu_1912_p2(9),
      Q => add_ln840_16_reg_4651(9),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_14,
      Q => add_ln840_22_reg_4551(0),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_4,
      Q => add_ln840_22_reg_4551(10),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_3,
      Q => add_ln840_22_reg_4551(11),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_13,
      Q => add_ln840_22_reg_4551(1),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_12,
      Q => add_ln840_22_reg_4551(2),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_11,
      Q => add_ln840_22_reg_4551(3),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_10,
      Q => add_ln840_22_reg_4551(4),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_9,
      Q => add_ln840_22_reg_4551(5),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_8,
      Q => add_ln840_22_reg_4551(6),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_7,
      Q => add_ln840_22_reg_4551(7),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_6,
      Q => add_ln840_22_reg_4551(8),
      R => '0'
    );
\add_ln840_22_reg_4551_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U31_n_5,
      Q => add_ln840_22_reg_4551(9),
      R => '0'
    );
\add_ln840_25_reg_4661[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_22_reg_4551(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_3,
      O => \add_ln840_25_reg_4661[11]_i_2_n_3\
    );
\add_ln840_25_reg_4661[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_4,
      I1 => add_ln840_22_reg_4551(10),
      O => \add_ln840_25_reg_4661[11]_i_3_n_3\
    );
\add_ln840_25_reg_4661[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_5,
      I1 => add_ln840_22_reg_4551(9),
      O => \add_ln840_25_reg_4661[11]_i_4_n_3\
    );
\add_ln840_25_reg_4661[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_6,
      I1 => add_ln840_22_reg_4551(8),
      O => \add_ln840_25_reg_4661[11]_i_5_n_3\
    );
\add_ln840_25_reg_4661[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_22_reg_4551(11),
      O => \add_ln840_25_reg_4661[13]_i_2_n_3\
    );
\add_ln840_25_reg_4661[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_11,
      I1 => add_ln840_22_reg_4551(3),
      O => \add_ln840_25_reg_4661[3]_i_2_n_3\
    );
\add_ln840_25_reg_4661[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_12,
      I1 => add_ln840_22_reg_4551(2),
      O => \add_ln840_25_reg_4661[3]_i_3_n_3\
    );
\add_ln840_25_reg_4661[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_13,
      I1 => add_ln840_22_reg_4551(1),
      O => \add_ln840_25_reg_4661[3]_i_4_n_3\
    );
\add_ln840_25_reg_4661[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_14,
      I1 => add_ln840_22_reg_4551(0),
      O => \add_ln840_25_reg_4661[3]_i_5_n_3\
    );
\add_ln840_25_reg_4661[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_7,
      I1 => add_ln840_22_reg_4551(7),
      O => \add_ln840_25_reg_4661[7]_i_2_n_3\
    );
\add_ln840_25_reg_4661[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_8,
      I1 => add_ln840_22_reg_4551(6),
      O => \add_ln840_25_reg_4661[7]_i_3_n_3\
    );
\add_ln840_25_reg_4661[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_9,
      I1 => add_ln840_22_reg_4551(5),
      O => \add_ln840_25_reg_4661[7]_i_4_n_3\
    );
\add_ln840_25_reg_4661[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U53_n_10,
      I1 => add_ln840_22_reg_4551(4),
      O => \add_ln840_25_reg_4661[7]_i_5_n_3\
    );
\add_ln840_25_reg_4661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(0),
      Q => add_ln840_25_reg_4661(0),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(10),
      Q => add_ln840_25_reg_4661(10),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(11),
      Q => add_ln840_25_reg_4661(11),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4661_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_4661_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4661_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4661_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4661_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_22_reg_4551(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_6,
      O(3 downto 0) => add_ln840_25_fu_1927_p2(11 downto 8),
      S(3) => \add_ln840_25_reg_4661[11]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4661[11]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4661[11]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4661[11]_i_5_n_3\
    );
\add_ln840_25_reg_4661_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(12),
      Q => add_ln840_25_reg_4661(12),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(13),
      Q => add_ln840_25_reg_4661(13),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4661_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_25_reg_4661_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_25_reg_4661_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_25_reg_4661[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_25_reg_4661_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_25_fu_1927_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_15
    );
\add_ln840_25_reg_4661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(1),
      Q => add_ln840_25_reg_4661(1),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(2),
      Q => add_ln840_25_reg_4661(2),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(3),
      Q => add_ln840_25_reg_4661(3),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_25_reg_4661_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4661_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4661_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4661_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_14,
      O(3 downto 0) => add_ln840_25_fu_1927_p2(3 downto 0),
      S(3) => \add_ln840_25_reg_4661[3]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4661[3]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4661[3]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4661[3]_i_5_n_3\
    );
\add_ln840_25_reg_4661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(4),
      Q => add_ln840_25_reg_4661(4),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(5),
      Q => add_ln840_25_reg_4661(5),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(6),
      Q => add_ln840_25_reg_4661(6),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(7),
      Q => add_ln840_25_reg_4661(7),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4661_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_4661_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4661_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4661_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4661_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_10,
      O(3 downto 0) => add_ln840_25_fu_1927_p2(7 downto 4),
      S(3) => \add_ln840_25_reg_4661[7]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4661[7]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4661[7]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4661[7]_i_5_n_3\
    );
\add_ln840_25_reg_4661_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(8),
      Q => add_ln840_25_reg_4661(8),
      R => '0'
    );
\add_ln840_25_reg_4661_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_25_fu_1927_p2(9),
      Q => add_ln840_25_reg_4661(9),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_14,
      Q => add_ln840_31_reg_4566(0),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_4,
      Q => add_ln840_31_reg_4566(10),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_3,
      Q => add_ln840_31_reg_4566(11),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_13,
      Q => add_ln840_31_reg_4566(1),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_12,
      Q => add_ln840_31_reg_4566(2),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_11,
      Q => add_ln840_31_reg_4566(3),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_10,
      Q => add_ln840_31_reg_4566(4),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_9,
      Q => add_ln840_31_reg_4566(5),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_8,
      Q => add_ln840_31_reg_4566(6),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_7,
      Q => add_ln840_31_reg_4566(7),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_6,
      Q => add_ln840_31_reg_4566(8),
      R => '0'
    );
\add_ln840_31_reg_4566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U34_n_5,
      Q => add_ln840_31_reg_4566(9),
      R => '0'
    );
\add_ln840_34_reg_4671[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_31_reg_4566(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_3,
      O => \add_ln840_34_reg_4671[11]_i_2_n_3\
    );
\add_ln840_34_reg_4671[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_4,
      I1 => add_ln840_31_reg_4566(10),
      O => \add_ln840_34_reg_4671[11]_i_3_n_3\
    );
\add_ln840_34_reg_4671[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_5,
      I1 => add_ln840_31_reg_4566(9),
      O => \add_ln840_34_reg_4671[11]_i_4_n_3\
    );
\add_ln840_34_reg_4671[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_6,
      I1 => add_ln840_31_reg_4566(8),
      O => \add_ln840_34_reg_4671[11]_i_5_n_3\
    );
\add_ln840_34_reg_4671[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_4566(11),
      O => \add_ln840_34_reg_4671[13]_i_2_n_3\
    );
\add_ln840_34_reg_4671[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_11,
      I1 => add_ln840_31_reg_4566(3),
      O => \add_ln840_34_reg_4671[3]_i_2_n_3\
    );
\add_ln840_34_reg_4671[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_12,
      I1 => add_ln840_31_reg_4566(2),
      O => \add_ln840_34_reg_4671[3]_i_3_n_3\
    );
\add_ln840_34_reg_4671[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_13,
      I1 => add_ln840_31_reg_4566(1),
      O => \add_ln840_34_reg_4671[3]_i_4_n_3\
    );
\add_ln840_34_reg_4671[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_14,
      I1 => add_ln840_31_reg_4566(0),
      O => \add_ln840_34_reg_4671[3]_i_5_n_3\
    );
\add_ln840_34_reg_4671[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_7,
      I1 => add_ln840_31_reg_4566(7),
      O => \add_ln840_34_reg_4671[7]_i_2_n_3\
    );
\add_ln840_34_reg_4671[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_8,
      I1 => add_ln840_31_reg_4566(6),
      O => \add_ln840_34_reg_4671[7]_i_3_n_3\
    );
\add_ln840_34_reg_4671[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_9,
      I1 => add_ln840_31_reg_4566(5),
      O => \add_ln840_34_reg_4671[7]_i_4_n_3\
    );
\add_ln840_34_reg_4671[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U55_n_10,
      I1 => add_ln840_31_reg_4566(4),
      O => \add_ln840_34_reg_4671[7]_i_5_n_3\
    );
\add_ln840_34_reg_4671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(0),
      Q => add_ln840_34_reg_4671(0),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(10),
      Q => add_ln840_34_reg_4671(10),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(11),
      Q => add_ln840_34_reg_4671(11),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4671_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_4671_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4671_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4671_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4671_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_4566(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_6,
      O(3 downto 0) => add_ln840_34_fu_1942_p2(11 downto 8),
      S(3) => \add_ln840_34_reg_4671[11]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4671[11]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4671[11]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4671[11]_i_5_n_3\
    );
\add_ln840_34_reg_4671_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(12),
      Q => add_ln840_34_reg_4671(12),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(13),
      Q => add_ln840_34_reg_4671(13),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4671_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_34_reg_4671_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_34_reg_4671_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_34_reg_4671[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_34_reg_4671_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_34_fu_1942_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_15
    );
\add_ln840_34_reg_4671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(1),
      Q => add_ln840_34_reg_4671(1),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(2),
      Q => add_ln840_34_reg_4671(2),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(3),
      Q => add_ln840_34_reg_4671(3),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_34_reg_4671_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4671_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4671_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4671_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_14,
      O(3 downto 0) => add_ln840_34_fu_1942_p2(3 downto 0),
      S(3) => \add_ln840_34_reg_4671[3]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4671[3]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4671[3]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4671[3]_i_5_n_3\
    );
\add_ln840_34_reg_4671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(4),
      Q => add_ln840_34_reg_4671(4),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(5),
      Q => add_ln840_34_reg_4671(5),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(6),
      Q => add_ln840_34_reg_4671(6),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(7),
      Q => add_ln840_34_reg_4671(7),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4671_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_4671_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4671_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4671_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4671_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_10,
      O(3 downto 0) => add_ln840_34_fu_1942_p2(7 downto 4),
      S(3) => \add_ln840_34_reg_4671[7]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4671[7]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4671[7]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4671[7]_i_5_n_3\
    );
\add_ln840_34_reg_4671_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(8),
      Q => add_ln840_34_reg_4671(8),
      R => '0'
    );
\add_ln840_34_reg_4671_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_34_fu_1942_p2(9),
      Q => add_ln840_34_reg_4671(9),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_14,
      Q => add_ln840_40_reg_4581(0),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_4,
      Q => add_ln840_40_reg_4581(10),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_3,
      Q => add_ln840_40_reg_4581(11),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_13,
      Q => add_ln840_40_reg_4581(1),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_12,
      Q => add_ln840_40_reg_4581(2),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_11,
      Q => add_ln840_40_reg_4581(3),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_10,
      Q => add_ln840_40_reg_4581(4),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_9,
      Q => add_ln840_40_reg_4581(5),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_8,
      Q => add_ln840_40_reg_4581(6),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_7,
      Q => add_ln840_40_reg_4581(7),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_6,
      Q => add_ln840_40_reg_4581(8),
      R => '0'
    );
\add_ln840_40_reg_4581_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U37_n_5,
      Q => add_ln840_40_reg_4581(9),
      R => '0'
    );
\add_ln840_43_reg_4681[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_40_reg_4581(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_3,
      O => \add_ln840_43_reg_4681[11]_i_2_n_3\
    );
\add_ln840_43_reg_4681[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_4,
      I1 => add_ln840_40_reg_4581(10),
      O => \add_ln840_43_reg_4681[11]_i_3_n_3\
    );
\add_ln840_43_reg_4681[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_5,
      I1 => add_ln840_40_reg_4581(9),
      O => \add_ln840_43_reg_4681[11]_i_4_n_3\
    );
\add_ln840_43_reg_4681[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_6,
      I1 => add_ln840_40_reg_4581(8),
      O => \add_ln840_43_reg_4681[11]_i_5_n_3\
    );
\add_ln840_43_reg_4681[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_40_reg_4581(11),
      O => \add_ln840_43_reg_4681[13]_i_2_n_3\
    );
\add_ln840_43_reg_4681[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_11,
      I1 => add_ln840_40_reg_4581(3),
      O => \add_ln840_43_reg_4681[3]_i_2_n_3\
    );
\add_ln840_43_reg_4681[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_12,
      I1 => add_ln840_40_reg_4581(2),
      O => \add_ln840_43_reg_4681[3]_i_3_n_3\
    );
\add_ln840_43_reg_4681[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_13,
      I1 => add_ln840_40_reg_4581(1),
      O => \add_ln840_43_reg_4681[3]_i_4_n_3\
    );
\add_ln840_43_reg_4681[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_14,
      I1 => add_ln840_40_reg_4581(0),
      O => \add_ln840_43_reg_4681[3]_i_5_n_3\
    );
\add_ln840_43_reg_4681[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_7,
      I1 => add_ln840_40_reg_4581(7),
      O => \add_ln840_43_reg_4681[7]_i_2_n_3\
    );
\add_ln840_43_reg_4681[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_8,
      I1 => add_ln840_40_reg_4581(6),
      O => \add_ln840_43_reg_4681[7]_i_3_n_3\
    );
\add_ln840_43_reg_4681[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_9,
      I1 => add_ln840_40_reg_4581(5),
      O => \add_ln840_43_reg_4681[7]_i_4_n_3\
    );
\add_ln840_43_reg_4681[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U57_n_10,
      I1 => add_ln840_40_reg_4581(4),
      O => \add_ln840_43_reg_4681[7]_i_5_n_3\
    );
\add_ln840_43_reg_4681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(0),
      Q => add_ln840_43_reg_4681(0),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(10),
      Q => add_ln840_43_reg_4681(10),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(11),
      Q => add_ln840_43_reg_4681(11),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_43_reg_4681_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_43_reg_4681_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_43_reg_4681_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_43_reg_4681_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_43_reg_4681_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_40_reg_4581(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_6,
      O(3 downto 0) => add_ln840_43_fu_1957_p2(11 downto 8),
      S(3) => \add_ln840_43_reg_4681[11]_i_2_n_3\,
      S(2) => \add_ln840_43_reg_4681[11]_i_3_n_3\,
      S(1) => \add_ln840_43_reg_4681[11]_i_4_n_3\,
      S(0) => \add_ln840_43_reg_4681[11]_i_5_n_3\
    );
\add_ln840_43_reg_4681_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(12),
      Q => add_ln840_43_reg_4681(12),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(13),
      Q => add_ln840_43_reg_4681(13),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_43_reg_4681_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_43_reg_4681_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_43_reg_4681_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_43_reg_4681[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_43_reg_4681_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_43_fu_1957_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_15
    );
\add_ln840_43_reg_4681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(1),
      Q => add_ln840_43_reg_4681(1),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(2),
      Q => add_ln840_43_reg_4681(2),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(3),
      Q => add_ln840_43_reg_4681(3),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_43_reg_4681_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_43_reg_4681_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_43_reg_4681_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_43_reg_4681_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_14,
      O(3 downto 0) => add_ln840_43_fu_1957_p2(3 downto 0),
      S(3) => \add_ln840_43_reg_4681[3]_i_2_n_3\,
      S(2) => \add_ln840_43_reg_4681[3]_i_3_n_3\,
      S(1) => \add_ln840_43_reg_4681[3]_i_4_n_3\,
      S(0) => \add_ln840_43_reg_4681[3]_i_5_n_3\
    );
\add_ln840_43_reg_4681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(4),
      Q => add_ln840_43_reg_4681(4),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(5),
      Q => add_ln840_43_reg_4681(5),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(6),
      Q => add_ln840_43_reg_4681(6),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(7),
      Q => add_ln840_43_reg_4681(7),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_43_reg_4681_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_43_reg_4681_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_43_reg_4681_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_43_reg_4681_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_43_reg_4681_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_10,
      O(3 downto 0) => add_ln840_43_fu_1957_p2(7 downto 4),
      S(3) => \add_ln840_43_reg_4681[7]_i_2_n_3\,
      S(2) => \add_ln840_43_reg_4681[7]_i_3_n_3\,
      S(1) => \add_ln840_43_reg_4681[7]_i_4_n_3\,
      S(0) => \add_ln840_43_reg_4681[7]_i_5_n_3\
    );
\add_ln840_43_reg_4681_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(8),
      Q => add_ln840_43_reg_4681(8),
      R => '0'
    );
\add_ln840_43_reg_4681_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_43_fu_1957_p2(9),
      Q => add_ln840_43_reg_4681(9),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_14,
      Q => add_ln840_49_reg_4596(0),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_4,
      Q => add_ln840_49_reg_4596(10),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_3,
      Q => add_ln840_49_reg_4596(11),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_13,
      Q => add_ln840_49_reg_4596(1),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_12,
      Q => add_ln840_49_reg_4596(2),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_11,
      Q => add_ln840_49_reg_4596(3),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_10,
      Q => add_ln840_49_reg_4596(4),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_9,
      Q => add_ln840_49_reg_4596(5),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_8,
      Q => add_ln840_49_reg_4596(6),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_7,
      Q => add_ln840_49_reg_4596(7),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_6,
      Q => add_ln840_49_reg_4596(8),
      R => '0'
    );
\add_ln840_49_reg_4596_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U40_n_5,
      Q => add_ln840_49_reg_4596(9),
      R => '0'
    );
\add_ln840_4_reg_4521[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I1 => ap_CS_iter4_fsm_state5,
      I2 => icmp_ln249_reg_3675_pp0_iter3_reg,
      O => add_ln840_13_reg_45360
    );
\add_ln840_4_reg_4521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_14,
      Q => add_ln840_4_reg_4521(0),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,
      Q => add_ln840_4_reg_4521(10),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,
      Q => add_ln840_4_reg_4521(11),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,
      Q => add_ln840_4_reg_4521(1),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,
      Q => add_ln840_4_reg_4521(2),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,
      Q => add_ln840_4_reg_4521(3),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,
      Q => add_ln840_4_reg_4521(4),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,
      Q => add_ln840_4_reg_4521(5),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,
      Q => add_ln840_4_reg_4521(6),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,
      Q => add_ln840_4_reg_4521(7),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,
      Q => add_ln840_4_reg_4521(8),
      R => '0'
    );
\add_ln840_4_reg_4521_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,
      Q => add_ln840_4_reg_4521(9),
      R => '0'
    );
\add_ln840_52_reg_4691[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_49_reg_4596(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_3,
      O => \add_ln840_52_reg_4691[11]_i_2_n_3\
    );
\add_ln840_52_reg_4691[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_4,
      I1 => add_ln840_49_reg_4596(10),
      O => \add_ln840_52_reg_4691[11]_i_3_n_3\
    );
\add_ln840_52_reg_4691[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_5,
      I1 => add_ln840_49_reg_4596(9),
      O => \add_ln840_52_reg_4691[11]_i_4_n_3\
    );
\add_ln840_52_reg_4691[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_6,
      I1 => add_ln840_49_reg_4596(8),
      O => \add_ln840_52_reg_4691[11]_i_5_n_3\
    );
\add_ln840_52_reg_4691[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_49_reg_4596(11),
      O => \add_ln840_52_reg_4691[13]_i_2_n_3\
    );
\add_ln840_52_reg_4691[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_11,
      I1 => add_ln840_49_reg_4596(3),
      O => \add_ln840_52_reg_4691[3]_i_2_n_3\
    );
\add_ln840_52_reg_4691[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_12,
      I1 => add_ln840_49_reg_4596(2),
      O => \add_ln840_52_reg_4691[3]_i_3_n_3\
    );
\add_ln840_52_reg_4691[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_13,
      I1 => add_ln840_49_reg_4596(1),
      O => \add_ln840_52_reg_4691[3]_i_4_n_3\
    );
\add_ln840_52_reg_4691[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_14,
      I1 => add_ln840_49_reg_4596(0),
      O => \add_ln840_52_reg_4691[3]_i_5_n_3\
    );
\add_ln840_52_reg_4691[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_7,
      I1 => add_ln840_49_reg_4596(7),
      O => \add_ln840_52_reg_4691[7]_i_2_n_3\
    );
\add_ln840_52_reg_4691[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_8,
      I1 => add_ln840_49_reg_4596(6),
      O => \add_ln840_52_reg_4691[7]_i_3_n_3\
    );
\add_ln840_52_reg_4691[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_9,
      I1 => add_ln840_49_reg_4596(5),
      O => \add_ln840_52_reg_4691[7]_i_4_n_3\
    );
\add_ln840_52_reg_4691[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U59_n_10,
      I1 => add_ln840_49_reg_4596(4),
      O => \add_ln840_52_reg_4691[7]_i_5_n_3\
    );
\add_ln840_52_reg_4691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(0),
      Q => add_ln840_52_reg_4691(0),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(10),
      Q => add_ln840_52_reg_4691(10),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(11),
      Q => add_ln840_52_reg_4691(11),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_52_reg_4691_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_52_reg_4691_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_52_reg_4691_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_52_reg_4691_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_52_reg_4691_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_49_reg_4596(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_6,
      O(3 downto 0) => add_ln840_52_fu_1972_p2(11 downto 8),
      S(3) => \add_ln840_52_reg_4691[11]_i_2_n_3\,
      S(2) => \add_ln840_52_reg_4691[11]_i_3_n_3\,
      S(1) => \add_ln840_52_reg_4691[11]_i_4_n_3\,
      S(0) => \add_ln840_52_reg_4691[11]_i_5_n_3\
    );
\add_ln840_52_reg_4691_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(12),
      Q => add_ln840_52_reg_4691(12),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(13),
      Q => add_ln840_52_reg_4691(13),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_52_reg_4691_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_52_reg_4691_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_52_reg_4691_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_52_reg_4691[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_52_reg_4691_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_52_fu_1972_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_15
    );
\add_ln840_52_reg_4691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(1),
      Q => add_ln840_52_reg_4691(1),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(2),
      Q => add_ln840_52_reg_4691(2),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(3),
      Q => add_ln840_52_reg_4691(3),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_52_reg_4691_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_52_reg_4691_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_52_reg_4691_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_52_reg_4691_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_14,
      O(3 downto 0) => add_ln840_52_fu_1972_p2(3 downto 0),
      S(3) => \add_ln840_52_reg_4691[3]_i_2_n_3\,
      S(2) => \add_ln840_52_reg_4691[3]_i_3_n_3\,
      S(1) => \add_ln840_52_reg_4691[3]_i_4_n_3\,
      S(0) => \add_ln840_52_reg_4691[3]_i_5_n_3\
    );
\add_ln840_52_reg_4691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(4),
      Q => add_ln840_52_reg_4691(4),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(5),
      Q => add_ln840_52_reg_4691(5),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(6),
      Q => add_ln840_52_reg_4691(6),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(7),
      Q => add_ln840_52_reg_4691(7),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_52_reg_4691_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_52_reg_4691_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_52_reg_4691_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_52_reg_4691_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_52_reg_4691_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_10,
      O(3 downto 0) => add_ln840_52_fu_1972_p2(7 downto 4),
      S(3) => \add_ln840_52_reg_4691[7]_i_2_n_3\,
      S(2) => \add_ln840_52_reg_4691[7]_i_3_n_3\,
      S(1) => \add_ln840_52_reg_4691[7]_i_4_n_3\,
      S(0) => \add_ln840_52_reg_4691[7]_i_5_n_3\
    );
\add_ln840_52_reg_4691_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(8),
      Q => add_ln840_52_reg_4691(8),
      R => '0'
    );
\add_ln840_52_reg_4691_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_52_fu_1972_p2(9),
      Q => add_ln840_52_reg_4691(9),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_14,
      Q => add_ln840_58_reg_4611(0),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_4,
      Q => add_ln840_58_reg_4611(10),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_3,
      Q => add_ln840_58_reg_4611(11),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_13,
      Q => add_ln840_58_reg_4611(1),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_12,
      Q => add_ln840_58_reg_4611(2),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_11,
      Q => add_ln840_58_reg_4611(3),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_10,
      Q => add_ln840_58_reg_4611(4),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_9,
      Q => add_ln840_58_reg_4611(5),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_8,
      Q => add_ln840_58_reg_4611(6),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_7,
      Q => add_ln840_58_reg_4611(7),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_6,
      Q => add_ln840_58_reg_4611(8),
      R => '0'
    );
\add_ln840_58_reg_4611_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U43_n_5,
      Q => add_ln840_58_reg_4611(9),
      R => '0'
    );
\add_ln840_61_reg_4701[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_58_reg_4611(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_3,
      O => \add_ln840_61_reg_4701[11]_i_2_n_3\
    );
\add_ln840_61_reg_4701[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_4,
      I1 => add_ln840_58_reg_4611(10),
      O => \add_ln840_61_reg_4701[11]_i_3_n_3\
    );
\add_ln840_61_reg_4701[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_5,
      I1 => add_ln840_58_reg_4611(9),
      O => \add_ln840_61_reg_4701[11]_i_4_n_3\
    );
\add_ln840_61_reg_4701[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_6,
      I1 => add_ln840_58_reg_4611(8),
      O => \add_ln840_61_reg_4701[11]_i_5_n_3\
    );
\add_ln840_61_reg_4701[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_58_reg_4611(11),
      O => \add_ln840_61_reg_4701[13]_i_2_n_3\
    );
\add_ln840_61_reg_4701[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_11,
      I1 => add_ln840_58_reg_4611(3),
      O => \add_ln840_61_reg_4701[3]_i_2_n_3\
    );
\add_ln840_61_reg_4701[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_12,
      I1 => add_ln840_58_reg_4611(2),
      O => \add_ln840_61_reg_4701[3]_i_3_n_3\
    );
\add_ln840_61_reg_4701[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_13,
      I1 => add_ln840_58_reg_4611(1),
      O => \add_ln840_61_reg_4701[3]_i_4_n_3\
    );
\add_ln840_61_reg_4701[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_14,
      I1 => add_ln840_58_reg_4611(0),
      O => \add_ln840_61_reg_4701[3]_i_5_n_3\
    );
\add_ln840_61_reg_4701[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_7,
      I1 => add_ln840_58_reg_4611(7),
      O => \add_ln840_61_reg_4701[7]_i_2_n_3\
    );
\add_ln840_61_reg_4701[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_8,
      I1 => add_ln840_58_reg_4611(6),
      O => \add_ln840_61_reg_4701[7]_i_3_n_3\
    );
\add_ln840_61_reg_4701[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_9,
      I1 => add_ln840_58_reg_4611(5),
      O => \add_ln840_61_reg_4701[7]_i_4_n_3\
    );
\add_ln840_61_reg_4701[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U61_n_10,
      I1 => add_ln840_58_reg_4611(4),
      O => \add_ln840_61_reg_4701[7]_i_5_n_3\
    );
\add_ln840_61_reg_4701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(0),
      Q => add_ln840_61_reg_4701(0),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(10),
      Q => add_ln840_61_reg_4701(10),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(11),
      Q => add_ln840_61_reg_4701(11),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_61_reg_4701_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_61_reg_4701_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_61_reg_4701_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_61_reg_4701_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_61_reg_4701_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_58_reg_4611(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_6,
      O(3 downto 0) => add_ln840_61_fu_1987_p2(11 downto 8),
      S(3) => \add_ln840_61_reg_4701[11]_i_2_n_3\,
      S(2) => \add_ln840_61_reg_4701[11]_i_3_n_3\,
      S(1) => \add_ln840_61_reg_4701[11]_i_4_n_3\,
      S(0) => \add_ln840_61_reg_4701[11]_i_5_n_3\
    );
\add_ln840_61_reg_4701_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(12),
      Q => add_ln840_61_reg_4701(12),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(13),
      Q => add_ln840_61_reg_4701(13),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_61_reg_4701_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_61_reg_4701_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_61_reg_4701_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_61_reg_4701[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_61_reg_4701_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_61_fu_1987_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_15
    );
\add_ln840_61_reg_4701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(1),
      Q => add_ln840_61_reg_4701(1),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(2),
      Q => add_ln840_61_reg_4701(2),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(3),
      Q => add_ln840_61_reg_4701(3),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_61_reg_4701_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_61_reg_4701_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_61_reg_4701_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_61_reg_4701_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_14,
      O(3 downto 0) => add_ln840_61_fu_1987_p2(3 downto 0),
      S(3) => \add_ln840_61_reg_4701[3]_i_2_n_3\,
      S(2) => \add_ln840_61_reg_4701[3]_i_3_n_3\,
      S(1) => \add_ln840_61_reg_4701[3]_i_4_n_3\,
      S(0) => \add_ln840_61_reg_4701[3]_i_5_n_3\
    );
\add_ln840_61_reg_4701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(4),
      Q => add_ln840_61_reg_4701(4),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(5),
      Q => add_ln840_61_reg_4701(5),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(6),
      Q => add_ln840_61_reg_4701(6),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(7),
      Q => add_ln840_61_reg_4701(7),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_61_reg_4701_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_61_reg_4701_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_61_reg_4701_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_61_reg_4701_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_61_reg_4701_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_10,
      O(3 downto 0) => add_ln840_61_fu_1987_p2(7 downto 4),
      S(3) => \add_ln840_61_reg_4701[7]_i_2_n_3\,
      S(2) => \add_ln840_61_reg_4701[7]_i_3_n_3\,
      S(1) => \add_ln840_61_reg_4701[7]_i_4_n_3\,
      S(0) => \add_ln840_61_reg_4701[7]_i_5_n_3\
    );
\add_ln840_61_reg_4701_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(8),
      Q => add_ln840_61_reg_4701(8),
      R => '0'
    );
\add_ln840_61_reg_4701_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_61_fu_1987_p2(9),
      Q => add_ln840_61_reg_4701(9),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_14,
      Q => add_ln840_67_reg_4626(0),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_4,
      Q => add_ln840_67_reg_4626(10),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_3,
      Q => add_ln840_67_reg_4626(11),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_13,
      Q => add_ln840_67_reg_4626(1),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_12,
      Q => add_ln840_67_reg_4626(2),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_11,
      Q => add_ln840_67_reg_4626(3),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_10,
      Q => add_ln840_67_reg_4626(4),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_9,
      Q => add_ln840_67_reg_4626(5),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_8,
      Q => add_ln840_67_reg_4626(6),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_7,
      Q => add_ln840_67_reg_4626(7),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_6,
      Q => add_ln840_67_reg_4626(8),
      R => '0'
    );
\add_ln840_67_reg_4626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_45360,
      D => mac_muladd_8s_3ns_11s_12_4_1_U46_n_5,
      Q => add_ln840_67_reg_4626(9),
      R => '0'
    );
\add_ln840_70_reg_4711[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_67_reg_4626(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_3,
      O => \add_ln840_70_reg_4711[11]_i_2_n_3\
    );
\add_ln840_70_reg_4711[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_4,
      I1 => add_ln840_67_reg_4626(10),
      O => \add_ln840_70_reg_4711[11]_i_3_n_3\
    );
\add_ln840_70_reg_4711[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_5,
      I1 => add_ln840_67_reg_4626(9),
      O => \add_ln840_70_reg_4711[11]_i_4_n_3\
    );
\add_ln840_70_reg_4711[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_6,
      I1 => add_ln840_67_reg_4626(8),
      O => \add_ln840_70_reg_4711[11]_i_5_n_3\
    );
\add_ln840_70_reg_4711[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_67_reg_4626(11),
      O => \add_ln840_70_reg_4711[13]_i_2_n_3\
    );
\add_ln840_70_reg_4711[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_11,
      I1 => add_ln840_67_reg_4626(3),
      O => \add_ln840_70_reg_4711[3]_i_2_n_3\
    );
\add_ln840_70_reg_4711[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_12,
      I1 => add_ln840_67_reg_4626(2),
      O => \add_ln840_70_reg_4711[3]_i_3_n_3\
    );
\add_ln840_70_reg_4711[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_13,
      I1 => add_ln840_67_reg_4626(1),
      O => \add_ln840_70_reg_4711[3]_i_4_n_3\
    );
\add_ln840_70_reg_4711[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_14,
      I1 => add_ln840_67_reg_4626(0),
      O => \add_ln840_70_reg_4711[3]_i_5_n_3\
    );
\add_ln840_70_reg_4711[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_7,
      I1 => add_ln840_67_reg_4626(7),
      O => \add_ln840_70_reg_4711[7]_i_2_n_3\
    );
\add_ln840_70_reg_4711[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_8,
      I1 => add_ln840_67_reg_4626(6),
      O => \add_ln840_70_reg_4711[7]_i_3_n_3\
    );
\add_ln840_70_reg_4711[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_9,
      I1 => add_ln840_67_reg_4626(5),
      O => \add_ln840_70_reg_4711[7]_i_4_n_3\
    );
\add_ln840_70_reg_4711[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U63_n_10,
      I1 => add_ln840_67_reg_4626(4),
      O => \add_ln840_70_reg_4711[7]_i_5_n_3\
    );
\add_ln840_70_reg_4711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(0),
      Q => add_ln840_70_reg_4711(0),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(10),
      Q => add_ln840_70_reg_4711(10),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(11),
      Q => add_ln840_70_reg_4711(11),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_70_reg_4711_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_70_reg_4711_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_70_reg_4711_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_70_reg_4711_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_70_reg_4711_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_67_reg_4626(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_6,
      O(3 downto 0) => add_ln840_70_fu_2002_p2(11 downto 8),
      S(3) => \add_ln840_70_reg_4711[11]_i_2_n_3\,
      S(2) => \add_ln840_70_reg_4711[11]_i_3_n_3\,
      S(1) => \add_ln840_70_reg_4711[11]_i_4_n_3\,
      S(0) => \add_ln840_70_reg_4711[11]_i_5_n_3\
    );
\add_ln840_70_reg_4711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(12),
      Q => add_ln840_70_reg_4711(12),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(13),
      Q => add_ln840_70_reg_4711(13),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_70_reg_4711_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_70_reg_4711_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_70_reg_4711_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_70_reg_4711[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_70_reg_4711_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_70_fu_2002_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_17
    );
\add_ln840_70_reg_4711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(1),
      Q => add_ln840_70_reg_4711(1),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(2),
      Q => add_ln840_70_reg_4711(2),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(3),
      Q => add_ln840_70_reg_4711(3),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_70_reg_4711_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_70_reg_4711_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_70_reg_4711_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_70_reg_4711_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_14,
      O(3 downto 0) => add_ln840_70_fu_2002_p2(3 downto 0),
      S(3) => \add_ln840_70_reg_4711[3]_i_2_n_3\,
      S(2) => \add_ln840_70_reg_4711[3]_i_3_n_3\,
      S(1) => \add_ln840_70_reg_4711[3]_i_4_n_3\,
      S(0) => \add_ln840_70_reg_4711[3]_i_5_n_3\
    );
\add_ln840_70_reg_4711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(4),
      Q => add_ln840_70_reg_4711(4),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(5),
      Q => add_ln840_70_reg_4711(5),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(6),
      Q => add_ln840_70_reg_4711(6),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(7),
      Q => add_ln840_70_reg_4711(7),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_70_reg_4711_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_70_reg_4711_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_70_reg_4711_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_70_reg_4711_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_70_reg_4711_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_10,
      O(3 downto 0) => add_ln840_70_fu_2002_p2(7 downto 4),
      S(3) => \add_ln840_70_reg_4711[7]_i_2_n_3\,
      S(2) => \add_ln840_70_reg_4711[7]_i_3_n_3\,
      S(1) => \add_ln840_70_reg_4711[7]_i_4_n_3\,
      S(0) => \add_ln840_70_reg_4711[7]_i_5_n_3\
    );
\add_ln840_70_reg_4711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(8),
      Q => add_ln840_70_reg_4711(8),
      R => '0'
    );
\add_ln840_70_reg_4711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_70_fu_2002_p2(9),
      Q => add_ln840_70_reg_4711(9),
      R => '0'
    );
\add_ln840_7_reg_4641[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_4_reg_4521(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_3,
      O => \add_ln840_7_reg_4641[11]_i_2_n_3\
    );
\add_ln840_7_reg_4641[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_4,
      I1 => add_ln840_4_reg_4521(10),
      O => \add_ln840_7_reg_4641[11]_i_3_n_3\
    );
\add_ln840_7_reg_4641[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_5,
      I1 => add_ln840_4_reg_4521(9),
      O => \add_ln840_7_reg_4641[11]_i_4_n_3\
    );
\add_ln840_7_reg_4641[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_6,
      I1 => add_ln840_4_reg_4521(8),
      O => \add_ln840_7_reg_4641[11]_i_5_n_3\
    );
\add_ln840_7_reg_4641[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => icmp_ln249_reg_3675_pp0_iter4_reg,
      O => add_ln840_16_reg_46510
    );
\add_ln840_7_reg_4641[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_4_reg_4521(11),
      O => \add_ln840_7_reg_4641[13]_i_3_n_3\
    );
\add_ln840_7_reg_4641[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_11,
      I1 => add_ln840_4_reg_4521(3),
      O => \add_ln840_7_reg_4641[3]_i_2_n_3\
    );
\add_ln840_7_reg_4641[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_12,
      I1 => add_ln840_4_reg_4521(2),
      O => \add_ln840_7_reg_4641[3]_i_3_n_3\
    );
\add_ln840_7_reg_4641[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_13,
      I1 => add_ln840_4_reg_4521(1),
      O => \add_ln840_7_reg_4641[3]_i_4_n_3\
    );
\add_ln840_7_reg_4641[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_14,
      I1 => add_ln840_4_reg_4521(0),
      O => \add_ln840_7_reg_4641[3]_i_5_n_3\
    );
\add_ln840_7_reg_4641[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_7,
      I1 => add_ln840_4_reg_4521(7),
      O => \add_ln840_7_reg_4641[7]_i_2_n_3\
    );
\add_ln840_7_reg_4641[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_8,
      I1 => add_ln840_4_reg_4521(6),
      O => \add_ln840_7_reg_4641[7]_i_3_n_3\
    );
\add_ln840_7_reg_4641[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_9,
      I1 => add_ln840_4_reg_4521(5),
      O => \add_ln840_7_reg_4641[7]_i_4_n_3\
    );
\add_ln840_7_reg_4641[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U49_n_10,
      I1 => add_ln840_4_reg_4521(4),
      O => \add_ln840_7_reg_4641[7]_i_5_n_3\
    );
\add_ln840_7_reg_4641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(0),
      Q => add_ln840_7_reg_4641(0),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(10),
      Q => add_ln840_7_reg_4641(10),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(11),
      Q => add_ln840_7_reg_4641(11),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4641_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_4641_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4641_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4641_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4641_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_4_reg_4521(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_6,
      O(3 downto 0) => add_ln840_7_fu_1897_p2(11 downto 8),
      S(3) => \add_ln840_7_reg_4641[11]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4641[11]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4641[11]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4641[11]_i_5_n_3\
    );
\add_ln840_7_reg_4641_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(12),
      Q => add_ln840_7_reg_4641(12),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(13),
      Q => add_ln840_7_reg_4641(13),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4641_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_7_reg_4641_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_7_reg_4641_reg[13]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_7_reg_4641[13]_i_3_n_3\,
      O(3 downto 2) => \NLW_add_ln840_7_reg_4641_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_7_fu_1897_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_15
    );
\add_ln840_7_reg_4641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(1),
      Q => add_ln840_7_reg_4641(1),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(2),
      Q => add_ln840_7_reg_4641(2),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(3),
      Q => add_ln840_7_reg_4641(3),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_7_reg_4641_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4641_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4641_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4641_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_14,
      O(3 downto 0) => add_ln840_7_fu_1897_p2(3 downto 0),
      S(3) => \add_ln840_7_reg_4641[3]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4641[3]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4641[3]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4641[3]_i_5_n_3\
    );
\add_ln840_7_reg_4641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(4),
      Q => add_ln840_7_reg_4641(4),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(5),
      Q => add_ln840_7_reg_4641(5),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(6),
      Q => add_ln840_7_reg_4641(6),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(7),
      Q => add_ln840_7_reg_4641(7),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4641_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_4641_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4641_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4641_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4641_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_10,
      O(3 downto 0) => add_ln840_7_fu_1897_p2(7 downto 4),
      S(3) => \add_ln840_7_reg_4641[7]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4641[7]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4641[7]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4641[7]_i_5_n_3\
    );
\add_ln840_7_reg_4641_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(8),
      Q => add_ln840_7_reg_4641(8),
      R => '0'
    );
\add_ln840_7_reg_4641_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_16_reg_46510,
      D => add_ln840_7_fu_1897_p2(9),
      Q => add_ln840_7_reg_4641(9),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I3 => icmp_ln290_reg_4804,
      I4 => ap_CS_iter7_fsm_state8,
      O => \ap_CS_iter2_fsm[1]_i_1_n_3\
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter1_fsm_state2,
      Q => ap_CS_iter2_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter3_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter2_fsm_state3,
      Q => ap_CS_iter3_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter4_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter3_fsm_state4,
      Q => ap_CS_iter4_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter5_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter4_fsm_state5,
      Q => ap_CS_iter5_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter6_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter5_fsm_state6,
      Q => ap_CS_iter6_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter7_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter6_fsm_state7,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I4 => icmp_ln290_reg_4804,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter7_fsm(1)
    );
\ap_CS_iter7_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter7_fsm(1),
      Q => ap_CS_iter7_fsm_state8,
      R => \^ap_rst_n_inv\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_NS_iter3_fsm110_out,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      O => ap_loop_exit_ready_pp0_iter3_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter3_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter4_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I3 => ap_loop_exit_ready_pp0_iter4_reg,
      O => ap_loop_exit_ready_pp0_iter4_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter4_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter4_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter5_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter4_reg,
      I1 => ap_CS_iter4_fsm_state5,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I3 => ap_loop_exit_ready_pp0_iter5_reg,
      O => ap_loop_exit_ready_pp0_iter5_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter5_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter5_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter6_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter5_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I3 => ap_loop_exit_ready_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter6_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter6_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter7_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F2D000"
    )
        port map (
      I0 => ap_CS_iter6_fsm_state7,
      I1 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I2 => ap_loop_exit_ready_pp0_iter7_reg,
      I3 => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3,
      I4 => ap_loop_exit_ready_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5D5D"
    )
        port map (
      I0 => ap_CS_iter7_fsm_state8,
      I1 => icmp_ln290_reg_4804,
      I2 => icmp_ln249_reg_3675_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(2),
      O => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter7_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_flow_control_loop_pipe_sequential_init
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      \B_V_data_1_sel_rd_reg_rep__1\ => \B_V_data_1_sel_rd_reg_rep__1\,
      \B_V_data_1_state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_30,
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_1\,
      \ap_CS_fsm_reg[2]_2\ => \ap_CS_fsm_reg[2]_2\,
      \ap_CS_fsm_reg[2]_3\ => \ap_CS_fsm_reg[2]_3\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter7_reg => ap_loop_exit_ready_pp0_iter7_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_33,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      ap_sig_allocacmp_i_1(18 downto 0) => ap_sig_allocacmp_i_1(18 downto 0),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_31,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg,
      \i_fu_474_reg[0]\ => \i_fu_474_reg_n_3_[14]\,
      \i_fu_474_reg[0]_0\ => \i_fu_474_reg_n_3_[2]\,
      \i_fu_474_reg[0]_1\ => \i_fu_474_reg_n_3_[3]\,
      \i_fu_474_reg[0]_2\ => \i_fu_474_reg_n_3_[0]\,
      \i_fu_474_reg[12]\ => \i_fu_474_reg_n_3_[11]\,
      \i_fu_474_reg[12]_0\ => \i_fu_474_reg_n_3_[9]\,
      \i_fu_474_reg[12]_1\ => \i_fu_474_reg_n_3_[10]\,
      \i_fu_474_reg[12]_2\ => \i_fu_474_reg_n_3_[12]\,
      \i_fu_474_reg[14]\ => flow_control_loop_pipe_sequential_init_U_n_37,
      \i_fu_474_reg[16]\ => \i_fu_474_reg_n_3_[13]\,
      \i_fu_474_reg[16]_0\ => \i_fu_474_reg_n_3_[15]\,
      \i_fu_474_reg[16]_1\ => \i_fu_474_reg_n_3_[16]\,
      \i_fu_474_reg[18]\ => \i_fu_474_reg_n_3_[17]\,
      \i_fu_474_reg[18]_0\ => \i_fu_474_reg_n_3_[18]\,
      \i_fu_474_reg[4]\ => \i_fu_474_reg_n_3_[4]\,
      \i_fu_474_reg[4]_0\ => \i_fu_474_reg_n_3_[1]\,
      \i_fu_474_reg[8]\ => \i_fu_474_reg_n_3_[7]\,
      \i_fu_474_reg[8]_0\ => \i_fu_474_reg_n_3_[6]\,
      \i_fu_474_reg[8]_1\ => \i_fu_474_reg_n_3_[8]\,
      \i_fu_474_reg[8]_2\ => \i_fu_474_reg_n_3_[5]\,
      icmp_ln249_reg_3675 => icmp_ln249_reg_3675,
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      \sf_fu_470_reg[0]\ => \icmp_ln290_reg_4804[0]_i_3_n_3\,
      \sf_fu_470_reg[0]_0\ => \icmp_ln290_reg_4804[0]_i_4_n_3\,
      \sf_fu_470_reg[0]_1\ => \sf_fu_470[0]_i_4_n_3\,
      \sf_fu_470_reg[0]_2\(0) => accu_V_16_reg_47160,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
i_2_fu_548_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => i_2_fu_548_p2_carry_n_3,
      CO(2) => i_2_fu_548_p2_carry_n_4,
      CO(1) => i_2_fu_548_p2_carry_n_5,
      CO(0) => i_2_fu_548_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_i_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_548_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_i_1(4 downto 1)
    );
\i_2_fu_548_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => i_2_fu_548_p2_carry_n_3,
      CO(3) => \i_2_fu_548_p2_carry__0_n_3\,
      CO(2) => \i_2_fu_548_p2_carry__0_n_4\,
      CO(1) => \i_2_fu_548_p2_carry__0_n_5\,
      CO(0) => \i_2_fu_548_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_548_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_i_1(8 downto 5)
    );
\i_2_fu_548_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_fu_548_p2_carry__0_n_3\,
      CO(3) => \i_2_fu_548_p2_carry__1_n_3\,
      CO(2) => \i_2_fu_548_p2_carry__1_n_4\,
      CO(1) => \i_2_fu_548_p2_carry__1_n_5\,
      CO(0) => \i_2_fu_548_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_548_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_i_1(12 downto 9)
    );
\i_2_fu_548_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_fu_548_p2_carry__1_n_3\,
      CO(3) => \i_2_fu_548_p2_carry__2_n_3\,
      CO(2) => \i_2_fu_548_p2_carry__2_n_4\,
      CO(1) => \i_2_fu_548_p2_carry__2_n_5\,
      CO(0) => \i_2_fu_548_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_548_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_i_1(16 downto 13)
    );
\i_2_fu_548_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_fu_548_p2_carry__2_n_3\,
      CO(3 downto 1) => \NLW_i_2_fu_548_p2_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_2_fu_548_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_2_fu_548_p2_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_2_fu_548_p2(18 downto 17),
      S(3 downto 2) => B"00",
      S(1 downto 0) => ap_sig_allocacmp_i_1(18 downto 17)
    );
\i_fu_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \i_fu_474_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_474_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(10),
      Q => \i_fu_474_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(11),
      Q => \i_fu_474_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(12),
      Q => \i_fu_474_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(13),
      Q => \i_fu_474_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(14),
      Q => \i_fu_474_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(15),
      Q => \i_fu_474_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(16),
      Q => \i_fu_474_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(17),
      Q => \i_fu_474_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(18),
      Q => \i_fu_474_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(1),
      Q => \i_fu_474_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(2),
      Q => \i_fu_474_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(3),
      Q => \i_fu_474_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(4),
      Q => \i_fu_474_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(5),
      Q => \i_fu_474_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(6),
      Q => \i_fu_474_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(7),
      Q => \i_fu_474_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(8),
      Q => \i_fu_474_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => i_2_fu_548_p2(9),
      Q => \i_fu_474_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
icmp_ln1039_10_fu_2426_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_10_fu_2426_p2_carry_n_3,
      CO(2) => icmp_ln1039_10_fu_2426_p2_carry_n_4,
      CO(1) => icmp_ln1039_10_fu_2426_p2_carry_n_5,
      CO(0) => icmp_ln1039_10_fu_2426_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_1_fu_482(7),
      DI(2) => icmp_ln1039_10_fu_2426_p2_carry_i_1_n_3,
      DI(1) => accu_V_1_fu_482(3),
      DI(0) => icmp_ln1039_10_fu_2426_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_10_fu_2426_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_10_fu_2426_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_10_fu_2426_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_10_fu_2426_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_10_fu_2426_p2_carry_i_6_n_3
    );
\icmp_ln1039_10_fu_2426_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_10_fu_2426_p2_carry_n_3,
      CO(3) => zext_ln1039_8_fu_2431_p1,
      CO(2) => \icmp_ln1039_10_fu_2426_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_10_fu_2426_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_10_fu_2426_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_10_fu_2426_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_1_fu_482(11),
      DI(0) => \icmp_ln1039_10_fu_2426_p2_carry__0_i_2_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_10_fu_2426_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_10_fu_2426_p2_carry__0_i_3_n_3\,
      S(2) => \icmp_ln1039_10_fu_2426_p2_carry__0_i_4_n_3\,
      S(1) => \icmp_ln1039_10_fu_2426_p2_carry__0_i_5_n_3\,
      S(0) => \icmp_ln1039_10_fu_2426_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_10_fu_2426_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(12),
      I1 => accu_V_1_fu_482(13),
      O => \icmp_ln1039_10_fu_2426_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_10_fu_2426_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(9),
      I1 => accu_V_1_fu_482(8),
      O => \icmp_ln1039_10_fu_2426_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_10_fu_2426_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(14),
      O => \icmp_ln1039_10_fu_2426_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_10_fu_2426_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(13),
      I1 => accu_V_1_fu_482(12),
      O => \icmp_ln1039_10_fu_2426_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_10_fu_2426_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(10),
      I1 => accu_V_1_fu_482(11),
      O => \icmp_ln1039_10_fu_2426_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_10_fu_2426_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(9),
      I1 => accu_V_1_fu_482(8),
      O => \icmp_ln1039_10_fu_2426_p2_carry__0_i_6_n_3\
    );
icmp_ln1039_10_fu_2426_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(5),
      I1 => accu_V_1_fu_482(4),
      O => icmp_ln1039_10_fu_2426_p2_carry_i_1_n_3
    );
icmp_ln1039_10_fu_2426_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(0),
      I1 => accu_V_1_fu_482(1),
      O => icmp_ln1039_10_fu_2426_p2_carry_i_2_n_3
    );
icmp_ln1039_10_fu_2426_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(6),
      I1 => accu_V_1_fu_482(7),
      O => icmp_ln1039_10_fu_2426_p2_carry_i_3_n_3
    );
icmp_ln1039_10_fu_2426_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(4),
      I1 => accu_V_1_fu_482(5),
      O => icmp_ln1039_10_fu_2426_p2_carry_i_4_n_3
    );
icmp_ln1039_10_fu_2426_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(2),
      I1 => accu_V_1_fu_482(3),
      O => icmp_ln1039_10_fu_2426_p2_carry_i_5_n_3
    );
icmp_ln1039_10_fu_2426_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(1),
      I1 => accu_V_1_fu_482(0),
      O => icmp_ln1039_10_fu_2426_p2_carry_i_6_n_3
    );
icmp_ln1039_12_fu_2444_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_12_fu_2444_p2_carry_n_3,
      CO(2) => icmp_ln1039_12_fu_2444_p2_carry_n_4,
      CO(1) => icmp_ln1039_12_fu_2444_p2_carry_n_5,
      CO(0) => icmp_ln1039_12_fu_2444_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_1_fu_482(7),
      DI(2) => icmp_ln1039_12_fu_2444_p2_carry_i_1_n_3,
      DI(1) => icmp_ln1039_12_fu_2444_p2_carry_i_2_n_3,
      DI(0) => accu_V_1_fu_482(1),
      O(3 downto 0) => NLW_icmp_ln1039_12_fu_2444_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_12_fu_2444_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_12_fu_2444_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_12_fu_2444_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_12_fu_2444_p2_carry_i_6_n_3
    );
\icmp_ln1039_12_fu_2444_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_12_fu_2444_p2_carry_n_3,
      CO(3) => zext_ln840_4_fu_2449_p1,
      CO(2) => \icmp_ln1039_12_fu_2444_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_12_fu_2444_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_12_fu_2444_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_12_fu_2444_p2_carry__0_i_1_n_3\,
      DI(1) => \icmp_ln1039_12_fu_2444_p2_carry__0_i_2_n_3\,
      DI(0) => \icmp_ln1039_12_fu_2444_p2_carry__0_i_3_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_12_fu_2444_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_12_fu_2444_p2_carry__0_i_4_n_3\,
      S(2) => \icmp_ln1039_12_fu_2444_p2_carry__0_i_5_n_3\,
      S(1) => \icmp_ln1039_12_fu_2444_p2_carry__0_i_6_n_3\,
      S(0) => \icmp_ln1039_12_fu_2444_p2_carry__0_i_7_n_3\
    );
\icmp_ln1039_12_fu_2444_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(12),
      I1 => accu_V_1_fu_482(13),
      O => \icmp_ln1039_12_fu_2444_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_12_fu_2444_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(11),
      I1 => accu_V_1_fu_482(10),
      O => \icmp_ln1039_12_fu_2444_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_12_fu_2444_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(8),
      I1 => accu_V_1_fu_482(9),
      O => \icmp_ln1039_12_fu_2444_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_12_fu_2444_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(14),
      O => \icmp_ln1039_12_fu_2444_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_12_fu_2444_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(13),
      I1 => accu_V_1_fu_482(12),
      O => \icmp_ln1039_12_fu_2444_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_12_fu_2444_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(11),
      I1 => accu_V_1_fu_482(10),
      O => \icmp_ln1039_12_fu_2444_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_12_fu_2444_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(9),
      I1 => accu_V_1_fu_482(8),
      O => \icmp_ln1039_12_fu_2444_p2_carry__0_i_7_n_3\
    );
icmp_ln1039_12_fu_2444_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(4),
      I1 => accu_V_1_fu_482(5),
      O => icmp_ln1039_12_fu_2444_p2_carry_i_1_n_3
    );
icmp_ln1039_12_fu_2444_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(2),
      I1 => accu_V_1_fu_482(3),
      O => icmp_ln1039_12_fu_2444_p2_carry_i_2_n_3
    );
icmp_ln1039_12_fu_2444_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(6),
      I1 => accu_V_1_fu_482(7),
      O => icmp_ln1039_12_fu_2444_p2_carry_i_3_n_3
    );
icmp_ln1039_12_fu_2444_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(5),
      I1 => accu_V_1_fu_482(4),
      O => icmp_ln1039_12_fu_2444_p2_carry_i_4_n_3
    );
icmp_ln1039_12_fu_2444_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(3),
      I1 => accu_V_1_fu_482(2),
      O => icmp_ln1039_12_fu_2444_p2_carry_i_5_n_3
    );
icmp_ln1039_12_fu_2444_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(0),
      I1 => accu_V_1_fu_482(1),
      O => icmp_ln1039_12_fu_2444_p2_carry_i_6_n_3
    );
icmp_ln1039_16_fu_2528_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_16_fu_2528_p2_carry_n_3,
      CO(2) => icmp_ln1039_16_fu_2528_p2_carry_n_4,
      CO(1) => icmp_ln1039_16_fu_2528_p2_carry_n_5,
      CO(0) => icmp_ln1039_16_fu_2528_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => icmp_ln1039_16_fu_2528_p2_carry_i_1_n_3,
      DI(1) => accu_V_2_fu_486(3),
      DI(0) => icmp_ln1039_16_fu_2528_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_16_fu_2528_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_16_fu_2528_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_16_fu_2528_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_16_fu_2528_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_16_fu_2528_p2_carry_i_6_n_3
    );
\icmp_ln1039_16_fu_2528_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_16_fu_2528_p2_carry_n_3,
      CO(3) => zext_ln1039_12_fu_2533_p1,
      CO(2) => \icmp_ln1039_16_fu_2528_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_16_fu_2528_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_16_fu_2528_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_16_fu_2528_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_2_fu_486(11),
      DI(0) => \icmp_ln1039_16_fu_2528_p2_carry__0_i_2_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_16_fu_2528_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_16_fu_2528_p2_carry__0_i_3_n_3\,
      S(2) => \icmp_ln1039_16_fu_2528_p2_carry__0_i_4_n_3\,
      S(1) => \icmp_ln1039_16_fu_2528_p2_carry__0_i_5_n_3\,
      S(0) => \icmp_ln1039_16_fu_2528_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_16_fu_2528_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(12),
      I1 => accu_V_2_fu_486(13),
      O => \icmp_ln1039_16_fu_2528_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_16_fu_2528_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(8),
      I1 => accu_V_2_fu_486(9),
      O => \icmp_ln1039_16_fu_2528_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_16_fu_2528_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(14),
      O => \icmp_ln1039_16_fu_2528_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_16_fu_2528_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(13),
      I1 => accu_V_2_fu_486(12),
      O => \icmp_ln1039_16_fu_2528_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_16_fu_2528_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(10),
      I1 => accu_V_2_fu_486(11),
      O => \icmp_ln1039_16_fu_2528_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_16_fu_2528_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(9),
      I1 => accu_V_2_fu_486(8),
      O => \icmp_ln1039_16_fu_2528_p2_carry__0_i_6_n_3\
    );
icmp_ln1039_16_fu_2528_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(4),
      I1 => accu_V_2_fu_486(5),
      O => icmp_ln1039_16_fu_2528_p2_carry_i_1_n_3
    );
icmp_ln1039_16_fu_2528_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(1),
      I1 => accu_V_2_fu_486(0),
      O => icmp_ln1039_16_fu_2528_p2_carry_i_2_n_3
    );
icmp_ln1039_16_fu_2528_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => icmp_ln1039_16_fu_2528_p2_carry_i_3_n_3
    );
icmp_ln1039_16_fu_2528_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(5),
      I1 => accu_V_2_fu_486(4),
      O => icmp_ln1039_16_fu_2528_p2_carry_i_4_n_3
    );
icmp_ln1039_16_fu_2528_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(2),
      I1 => accu_V_2_fu_486(3),
      O => icmp_ln1039_16_fu_2528_p2_carry_i_5_n_3
    );
icmp_ln1039_16_fu_2528_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(1),
      I1 => accu_V_2_fu_486(0),
      O => icmp_ln1039_16_fu_2528_p2_carry_i_6_n_3
    );
icmp_ln1039_19_fu_2555_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_19_fu_2555_p2_carry_n_3,
      CO(2) => icmp_ln1039_19_fu_2555_p2_carry_n_4,
      CO(1) => icmp_ln1039_19_fu_2555_p2_carry_n_5,
      CO(0) => icmp_ln1039_19_fu_2555_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => accu_V_2_fu_486(5),
      DI(1) => icmp_ln1039_19_fu_2555_p2_carry_i_1_n_3,
      DI(0) => icmp_ln1039_19_fu_2555_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_19_fu_2555_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_19_fu_2555_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_19_fu_2555_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_19_fu_2555_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_19_fu_2555_p2_carry_i_6_n_3
    );
\icmp_ln1039_19_fu_2555_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_19_fu_2555_p2_carry_n_3,
      CO(3) => zext_ln840_8_fu_2560_p1,
      CO(2) => \icmp_ln1039_19_fu_2555_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_19_fu_2555_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_19_fu_2555_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_19_fu_2555_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_2_fu_486(11),
      DI(0) => '0',
      O(3 downto 0) => \NLW_icmp_ln1039_19_fu_2555_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_19_fu_2555_p2_carry__0_i_2_n_3\,
      S(2) => \icmp_ln1039_19_fu_2555_p2_carry__0_i_3_n_3\,
      S(1) => \icmp_ln1039_19_fu_2555_p2_carry__0_i_4_n_3\,
      S(0) => \icmp_ln1039_19_fu_2555_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_19_fu_2555_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(12),
      I1 => accu_V_2_fu_486(13),
      O => \icmp_ln1039_19_fu_2555_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_19_fu_2555_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(14),
      O => \icmp_ln1039_19_fu_2555_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_19_fu_2555_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(13),
      I1 => accu_V_2_fu_486(12),
      O => \icmp_ln1039_19_fu_2555_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_19_fu_2555_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(10),
      I1 => accu_V_2_fu_486(11),
      O => \icmp_ln1039_19_fu_2555_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_19_fu_2555_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(9),
      I1 => accu_V_2_fu_486(8),
      O => \icmp_ln1039_19_fu_2555_p2_carry__0_i_5_n_3\
    );
icmp_ln1039_19_fu_2555_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(2),
      I1 => accu_V_2_fu_486(3),
      O => icmp_ln1039_19_fu_2555_p2_carry_i_1_n_3
    );
icmp_ln1039_19_fu_2555_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(0),
      I1 => accu_V_2_fu_486(1),
      O => icmp_ln1039_19_fu_2555_p2_carry_i_2_n_3
    );
icmp_ln1039_19_fu_2555_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => icmp_ln1039_19_fu_2555_p2_carry_i_3_n_3
    );
icmp_ln1039_19_fu_2555_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(4),
      I1 => accu_V_2_fu_486(5),
      O => icmp_ln1039_19_fu_2555_p2_carry_i_4_n_3
    );
icmp_ln1039_19_fu_2555_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(3),
      I1 => accu_V_2_fu_486(2),
      O => icmp_ln1039_19_fu_2555_p2_carry_i_5_n_3
    );
icmp_ln1039_19_fu_2555_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(1),
      I1 => accu_V_2_fu_486(0),
      O => icmp_ln1039_19_fu_2555_p2_carry_i_6_n_3
    );
icmp_ln1039_30_fu_2750_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_30_fu_2750_p2_carry_n_3,
      CO(2) => icmp_ln1039_30_fu_2750_p2_carry_n_4,
      CO(1) => icmp_ln1039_30_fu_2750_p2_carry_n_5,
      CO(0) => icmp_ln1039_30_fu_2750_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_4_fu_494(7),
      DI(2) => icmp_ln1039_30_fu_2750_p2_carry_i_1_n_3,
      DI(1) => accu_V_4_fu_494(3),
      DI(0) => icmp_ln1039_30_fu_2750_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_30_fu_2750_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_30_fu_2750_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_30_fu_2750_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_30_fu_2750_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_30_fu_2750_p2_carry_i_6_n_3
    );
\icmp_ln1039_30_fu_2750_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_30_fu_2750_p2_carry_n_3,
      CO(3) => zext_ln1039_22_fu_2755_p1,
      CO(2) => \icmp_ln1039_30_fu_2750_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_30_fu_2750_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_30_fu_2750_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_30_fu_2750_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_4_fu_494(11),
      DI(0) => accu_V_4_fu_494(9),
      O(3 downto 0) => \NLW_icmp_ln1039_30_fu_2750_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_30_fu_2750_p2_carry__0_i_2_n_3\,
      S(2) => \icmp_ln1039_30_fu_2750_p2_carry__0_i_3_n_3\,
      S(1) => \icmp_ln1039_30_fu_2750_p2_carry__0_i_4_n_3\,
      S(0) => \icmp_ln1039_30_fu_2750_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_30_fu_2750_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(12),
      I1 => accu_V_4_fu_494(13),
      O => \icmp_ln1039_30_fu_2750_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_30_fu_2750_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(14),
      O => \icmp_ln1039_30_fu_2750_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_30_fu_2750_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(13),
      I1 => accu_V_4_fu_494(12),
      O => \icmp_ln1039_30_fu_2750_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_30_fu_2750_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(10),
      I1 => accu_V_4_fu_494(11),
      O => \icmp_ln1039_30_fu_2750_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_30_fu_2750_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(8),
      I1 => accu_V_4_fu_494(9),
      O => \icmp_ln1039_30_fu_2750_p2_carry__0_i_5_n_3\
    );
icmp_ln1039_30_fu_2750_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(5),
      I1 => accu_V_4_fu_494(4),
      O => icmp_ln1039_30_fu_2750_p2_carry_i_1_n_3
    );
icmp_ln1039_30_fu_2750_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(0),
      I1 => accu_V_4_fu_494(1),
      O => icmp_ln1039_30_fu_2750_p2_carry_i_2_n_3
    );
icmp_ln1039_30_fu_2750_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(6),
      I1 => accu_V_4_fu_494(7),
      O => icmp_ln1039_30_fu_2750_p2_carry_i_3_n_3
    );
icmp_ln1039_30_fu_2750_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(5),
      I1 => accu_V_4_fu_494(4),
      O => icmp_ln1039_30_fu_2750_p2_carry_i_4_n_3
    );
icmp_ln1039_30_fu_2750_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(2),
      I1 => accu_V_4_fu_494(3),
      O => icmp_ln1039_30_fu_2750_p2_carry_i_5_n_3
    );
icmp_ln1039_30_fu_2750_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(1),
      I1 => accu_V_4_fu_494(0),
      O => icmp_ln1039_30_fu_2750_p2_carry_i_6_n_3
    );
icmp_ln1039_31_fu_2759_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_31_fu_2759_p2_carry_n_3,
      CO(2) => icmp_ln1039_31_fu_2759_p2_carry_n_4,
      CO(1) => icmp_ln1039_31_fu_2759_p2_carry_n_5,
      CO(0) => icmp_ln1039_31_fu_2759_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln1039_31_fu_2759_p2_carry_i_1_n_3,
      DI(2) => '0',
      DI(1) => icmp_ln1039_31_fu_2759_p2_carry_i_2_n_3,
      DI(0) => icmp_ln1039_31_fu_2759_p2_carry_i_3_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_31_fu_2759_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_31_fu_2759_p2_carry_i_4_n_3,
      S(2) => icmp_ln1039_31_fu_2759_p2_carry_i_5_n_3,
      S(1) => icmp_ln1039_31_fu_2759_p2_carry_i_6_n_3,
      S(0) => icmp_ln1039_31_fu_2759_p2_carry_i_7_n_3
    );
\icmp_ln1039_31_fu_2759_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_31_fu_2759_p2_carry_n_3,
      CO(3) => \NLW_icmp_ln1039_31_fu_2759_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => zext_ln1039_23_fu_2764_p1,
      CO(1) => \icmp_ln1039_31_fu_2759_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_31_fu_2759_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln1039_31_fu_2759_p2_carry__0_i_1_n_3\,
      DI(0) => accu_V_4_fu_494(11),
      O(3 downto 0) => \NLW_icmp_ln1039_31_fu_2759_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln1039_31_fu_2759_p2_carry__0_i_2_n_3\,
      S(1) => \icmp_ln1039_31_fu_2759_p2_carry__0_i_3_n_3\,
      S(0) => \icmp_ln1039_31_fu_2759_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_31_fu_2759_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(12),
      I1 => accu_V_4_fu_494(13),
      O => \icmp_ln1039_31_fu_2759_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_31_fu_2759_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(14),
      O => \icmp_ln1039_31_fu_2759_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_31_fu_2759_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(13),
      I1 => accu_V_4_fu_494(12),
      O => \icmp_ln1039_31_fu_2759_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_31_fu_2759_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(10),
      I1 => accu_V_4_fu_494(11),
      O => \icmp_ln1039_31_fu_2759_p2_carry__0_i_4_n_3\
    );
icmp_ln1039_31_fu_2759_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(9),
      I1 => accu_V_4_fu_494(8),
      O => icmp_ln1039_31_fu_2759_p2_carry_i_1_n_3
    );
icmp_ln1039_31_fu_2759_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(4),
      I1 => accu_V_4_fu_494(5),
      O => icmp_ln1039_31_fu_2759_p2_carry_i_2_n_3
    );
icmp_ln1039_31_fu_2759_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(3),
      I1 => accu_V_4_fu_494(2),
      O => icmp_ln1039_31_fu_2759_p2_carry_i_3_n_3
    );
icmp_ln1039_31_fu_2759_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(9),
      I1 => accu_V_4_fu_494(8),
      O => icmp_ln1039_31_fu_2759_p2_carry_i_4_n_3
    );
icmp_ln1039_31_fu_2759_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(6),
      I1 => accu_V_4_fu_494(7),
      O => icmp_ln1039_31_fu_2759_p2_carry_i_5_n_3
    );
icmp_ln1039_31_fu_2759_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(5),
      I1 => accu_V_4_fu_494(4),
      O => icmp_ln1039_31_fu_2759_p2_carry_i_6_n_3
    );
icmp_ln1039_31_fu_2759_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(3),
      I1 => accu_V_4_fu_494(2),
      O => icmp_ln1039_31_fu_2759_p2_carry_i_7_n_3
    );
icmp_ln1039_32_fu_2768_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_32_fu_2768_p2_carry_n_3,
      CO(2) => icmp_ln1039_32_fu_2768_p2_carry_n_4,
      CO(1) => icmp_ln1039_32_fu_2768_p2_carry_n_5,
      CO(0) => icmp_ln1039_32_fu_2768_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln1039_32_fu_2768_p2_carry_i_1_n_3,
      DI(2) => '0',
      DI(1) => icmp_ln1039_32_fu_2768_p2_carry_i_2_n_3,
      DI(0) => icmp_ln1039_32_fu_2768_p2_carry_i_3_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_32_fu_2768_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_32_fu_2768_p2_carry_i_4_n_3,
      S(2) => icmp_ln1039_32_fu_2768_p2_carry_i_5_n_3,
      S(1) => icmp_ln1039_32_fu_2768_p2_carry_i_6_n_3,
      S(0) => icmp_ln1039_32_fu_2768_p2_carry_i_7_n_3
    );
\icmp_ln1039_32_fu_2768_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_32_fu_2768_p2_carry_n_3,
      CO(3) => zext_ln1039_24_fu_2773_p1,
      CO(2) => \icmp_ln1039_32_fu_2768_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_32_fu_2768_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_32_fu_2768_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_32_fu_2768_p2_carry__0_i_1_n_3\,
      DI(1) => \icmp_ln1039_32_fu_2768_p2_carry__0_i_2_n_3\,
      DI(0) => \icmp_ln1039_32_fu_2768_p2_carry__0_i_3_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_32_fu_2768_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_32_fu_2768_p2_carry__0_i_4_n_3\,
      S(2) => \icmp_ln1039_32_fu_2768_p2_carry__0_i_5_n_3\,
      S(1) => \icmp_ln1039_32_fu_2768_p2_carry__0_i_6_n_3\,
      S(0) => \icmp_ln1039_32_fu_2768_p2_carry__0_i_7_n_3\
    );
\icmp_ln1039_32_fu_2768_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(12),
      I1 => accu_V_4_fu_494(13),
      O => \icmp_ln1039_32_fu_2768_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_32_fu_2768_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(10),
      I1 => accu_V_4_fu_494(11),
      O => \icmp_ln1039_32_fu_2768_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_32_fu_2768_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(8),
      I1 => accu_V_4_fu_494(9),
      O => \icmp_ln1039_32_fu_2768_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_32_fu_2768_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(14),
      O => \icmp_ln1039_32_fu_2768_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_32_fu_2768_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(13),
      I1 => accu_V_4_fu_494(12),
      O => \icmp_ln1039_32_fu_2768_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_32_fu_2768_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(11),
      I1 => accu_V_4_fu_494(10),
      O => \icmp_ln1039_32_fu_2768_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_32_fu_2768_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(9),
      I1 => accu_V_4_fu_494(8),
      O => \icmp_ln1039_32_fu_2768_p2_carry__0_i_7_n_3\
    );
icmp_ln1039_32_fu_2768_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(7),
      I1 => accu_V_4_fu_494(6),
      O => icmp_ln1039_32_fu_2768_p2_carry_i_1_n_3
    );
icmp_ln1039_32_fu_2768_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_4_fu_494(2),
      I1 => accu_V_4_fu_494(3),
      O => icmp_ln1039_32_fu_2768_p2_carry_i_2_n_3
    );
icmp_ln1039_32_fu_2768_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(1),
      I1 => accu_V_4_fu_494(0),
      O => icmp_ln1039_32_fu_2768_p2_carry_i_3_n_3
    );
icmp_ln1039_32_fu_2768_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(6),
      I1 => accu_V_4_fu_494(7),
      O => icmp_ln1039_32_fu_2768_p2_carry_i_4_n_3
    );
icmp_ln1039_32_fu_2768_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_4_fu_494(5),
      I1 => accu_V_4_fu_494(4),
      O => icmp_ln1039_32_fu_2768_p2_carry_i_5_n_3
    );
icmp_ln1039_32_fu_2768_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_4_fu_494(3),
      I1 => accu_V_4_fu_494(2),
      O => icmp_ln1039_32_fu_2768_p2_carry_i_6_n_3
    );
icmp_ln1039_32_fu_2768_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_4_fu_494(1),
      I1 => accu_V_4_fu_494(0),
      O => icmp_ln1039_32_fu_2768_p2_carry_i_7_n_3
    );
icmp_ln1039_37_fu_2861_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_37_fu_2861_p2_carry_n_3,
      CO(2) => icmp_ln1039_37_fu_2861_p2_carry_n_4,
      CO(1) => icmp_ln1039_37_fu_2861_p2_carry_n_5,
      CO(0) => icmp_ln1039_37_fu_2861_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln1039_37_fu_2861_p2_carry_i_1_n_3,
      DI(2) => accu_V_5_fu_498(5),
      DI(1) => icmp_ln1039_37_fu_2861_p2_carry_i_2_n_3,
      DI(0) => accu_V_5_fu_498(1),
      O(3 downto 0) => NLW_icmp_ln1039_37_fu_2861_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_37_fu_2861_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_37_fu_2861_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_37_fu_2861_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_37_fu_2861_p2_carry_i_6_n_3
    );
\icmp_ln1039_37_fu_2861_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_37_fu_2861_p2_carry_n_3,
      CO(3) => zext_ln1039_27_fu_2866_p1,
      CO(2) => \icmp_ln1039_37_fu_2861_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_37_fu_2861_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_37_fu_2861_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_37_fu_2861_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_5_fu_498(11),
      DI(0) => \icmp_ln1039_37_fu_2861_p2_carry__0_i_2_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_37_fu_2861_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_37_fu_2861_p2_carry__0_i_3_n_3\,
      S(2) => \icmp_ln1039_37_fu_2861_p2_carry__0_i_4_n_3\,
      S(1) => \icmp_ln1039_37_fu_2861_p2_carry__0_i_5_n_3\,
      S(0) => \icmp_ln1039_37_fu_2861_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_37_fu_2861_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(12),
      I1 => accu_V_5_fu_498(13),
      O => \icmp_ln1039_37_fu_2861_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_37_fu_2861_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(8),
      I1 => accu_V_5_fu_498(9),
      O => \icmp_ln1039_37_fu_2861_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_37_fu_2861_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(14),
      O => \icmp_ln1039_37_fu_2861_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_37_fu_2861_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(13),
      I1 => accu_V_5_fu_498(12),
      O => \icmp_ln1039_37_fu_2861_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_37_fu_2861_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(10),
      I1 => accu_V_5_fu_498(11),
      O => \icmp_ln1039_37_fu_2861_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_37_fu_2861_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(9),
      I1 => accu_V_5_fu_498(8),
      O => \icmp_ln1039_37_fu_2861_p2_carry__0_i_6_n_3\
    );
icmp_ln1039_37_fu_2861_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(7),
      I1 => accu_V_5_fu_498(6),
      O => icmp_ln1039_37_fu_2861_p2_carry_i_1_n_3
    );
icmp_ln1039_37_fu_2861_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(2),
      I1 => accu_V_5_fu_498(3),
      O => icmp_ln1039_37_fu_2861_p2_carry_i_2_n_3
    );
icmp_ln1039_37_fu_2861_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(7),
      I1 => accu_V_5_fu_498(6),
      O => icmp_ln1039_37_fu_2861_p2_carry_i_3_n_3
    );
icmp_ln1039_37_fu_2861_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(4),
      I1 => accu_V_5_fu_498(5),
      O => icmp_ln1039_37_fu_2861_p2_carry_i_4_n_3
    );
icmp_ln1039_37_fu_2861_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(3),
      I1 => accu_V_5_fu_498(2),
      O => icmp_ln1039_37_fu_2861_p2_carry_i_5_n_3
    );
icmp_ln1039_37_fu_2861_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(0),
      I1 => accu_V_5_fu_498(1),
      O => icmp_ln1039_37_fu_2861_p2_carry_i_6_n_3
    );
icmp_ln1039_3_fu_2315_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_3_fu_2315_p2_carry_n_3,
      CO(2) => icmp_ln1039_3_fu_2315_p2_carry_n_4,
      CO(1) => icmp_ln1039_3_fu_2315_p2_carry_n_5,
      CO(0) => icmp_ln1039_3_fu_2315_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln1039_3_fu_2315_p2_carry_i_1_n_3,
      DI(2) => icmp_ln1039_3_fu_2315_p2_carry_i_2_n_3,
      DI(1) => icmp_ln1039_3_fu_2315_p2_carry_i_3_n_3,
      DI(0) => accu_V_fu_478(1),
      O(3 downto 0) => NLW_icmp_ln1039_3_fu_2315_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_3_fu_2315_p2_carry_i_4_n_3,
      S(2) => icmp_ln1039_3_fu_2315_p2_carry_i_5_n_3,
      S(1) => icmp_ln1039_3_fu_2315_p2_carry_i_6_n_3,
      S(0) => icmp_ln1039_3_fu_2315_p2_carry_i_7_n_3
    );
\icmp_ln1039_3_fu_2315_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_3_fu_2315_p2_carry_n_3,
      CO(3) => zext_ln1039_3_fu_2320_p1,
      CO(2) => \icmp_ln1039_3_fu_2315_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_3_fu_2315_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_3_fu_2315_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_3_fu_2315_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_fu_478(11),
      DI(0) => \icmp_ln1039_3_fu_2315_p2_carry__0_i_2_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_3_fu_2315_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_3_fu_2315_p2_carry__0_i_3_n_3\,
      S(2) => \icmp_ln1039_3_fu_2315_p2_carry__0_i_4_n_3\,
      S(1) => \icmp_ln1039_3_fu_2315_p2_carry__0_i_5_n_3\,
      S(0) => \icmp_ln1039_3_fu_2315_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_3_fu_2315_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(12),
      I1 => accu_V_fu_478(13),
      O => \icmp_ln1039_3_fu_2315_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_3_fu_2315_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(9),
      I1 => accu_V_fu_478(8),
      O => \icmp_ln1039_3_fu_2315_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_3_fu_2315_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(14),
      O => \icmp_ln1039_3_fu_2315_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_3_fu_2315_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(13),
      I1 => accu_V_fu_478(12),
      O => \icmp_ln1039_3_fu_2315_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_3_fu_2315_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(10),
      I1 => accu_V_fu_478(11),
      O => \icmp_ln1039_3_fu_2315_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_3_fu_2315_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(8),
      I1 => accu_V_fu_478(9),
      O => \icmp_ln1039_3_fu_2315_p2_carry__0_i_6_n_3\
    );
icmp_ln1039_3_fu_2315_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(6),
      I1 => accu_V_fu_478(7),
      O => icmp_ln1039_3_fu_2315_p2_carry_i_1_n_3
    );
icmp_ln1039_3_fu_2315_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(5),
      I1 => accu_V_fu_478(4),
      O => icmp_ln1039_3_fu_2315_p2_carry_i_2_n_3
    );
icmp_ln1039_3_fu_2315_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(3),
      I1 => accu_V_fu_478(2),
      O => icmp_ln1039_3_fu_2315_p2_carry_i_3_n_3
    );
icmp_ln1039_3_fu_2315_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(7),
      I1 => accu_V_fu_478(6),
      O => icmp_ln1039_3_fu_2315_p2_carry_i_4_n_3
    );
icmp_ln1039_3_fu_2315_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(5),
      I1 => accu_V_fu_478(4),
      O => icmp_ln1039_3_fu_2315_p2_carry_i_5_n_3
    );
icmp_ln1039_3_fu_2315_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(2),
      I1 => accu_V_fu_478(3),
      O => icmp_ln1039_3_fu_2315_p2_carry_i_6_n_3
    );
icmp_ln1039_3_fu_2315_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(0),
      I1 => accu_V_fu_478(1),
      O => icmp_ln1039_3_fu_2315_p2_carry_i_7_n_3
    );
icmp_ln1039_40_fu_2888_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_40_fu_2888_p2_carry_n_3,
      CO(2) => icmp_ln1039_40_fu_2888_p2_carry_n_4,
      CO(1) => icmp_ln1039_40_fu_2888_p2_carry_n_5,
      CO(0) => icmp_ln1039_40_fu_2888_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_5_fu_498(7),
      DI(2) => icmp_ln1039_40_fu_2888_p2_carry_i_1_n_3,
      DI(1) => '0',
      DI(0) => icmp_ln1039_40_fu_2888_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_40_fu_2888_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_40_fu_2888_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_40_fu_2888_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_40_fu_2888_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_40_fu_2888_p2_carry_i_6_n_3
    );
\icmp_ln1039_40_fu_2888_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_40_fu_2888_p2_carry_n_3,
      CO(3) => zext_ln840_20_fu_2893_p1,
      CO(2) => \icmp_ln1039_40_fu_2888_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_40_fu_2888_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_40_fu_2888_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_40_fu_2888_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_5_fu_498(11),
      DI(0) => '0',
      O(3 downto 0) => \NLW_icmp_ln1039_40_fu_2888_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_40_fu_2888_p2_carry__0_i_2_n_3\,
      S(2) => \icmp_ln1039_40_fu_2888_p2_carry__0_i_3_n_3\,
      S(1) => \icmp_ln1039_40_fu_2888_p2_carry__0_i_4_n_3\,
      S(0) => \icmp_ln1039_40_fu_2888_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_40_fu_2888_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(12),
      I1 => accu_V_5_fu_498(13),
      O => \icmp_ln1039_40_fu_2888_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_40_fu_2888_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(14),
      O => \icmp_ln1039_40_fu_2888_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_40_fu_2888_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(13),
      I1 => accu_V_5_fu_498(12),
      O => \icmp_ln1039_40_fu_2888_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_40_fu_2888_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(10),
      I1 => accu_V_5_fu_498(11),
      O => \icmp_ln1039_40_fu_2888_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_40_fu_2888_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(9),
      I1 => accu_V_5_fu_498(8),
      O => \icmp_ln1039_40_fu_2888_p2_carry__0_i_5_n_3\
    );
icmp_ln1039_40_fu_2888_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_5_fu_498(4),
      I1 => accu_V_5_fu_498(5),
      O => icmp_ln1039_40_fu_2888_p2_carry_i_1_n_3
    );
icmp_ln1039_40_fu_2888_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(0),
      I1 => accu_V_5_fu_498(1),
      O => icmp_ln1039_40_fu_2888_p2_carry_i_2_n_3
    );
icmp_ln1039_40_fu_2888_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(6),
      I1 => accu_V_5_fu_498(7),
      O => icmp_ln1039_40_fu_2888_p2_carry_i_3_n_3
    );
icmp_ln1039_40_fu_2888_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_5_fu_498(5),
      I1 => accu_V_5_fu_498(4),
      O => icmp_ln1039_40_fu_2888_p2_carry_i_4_n_3
    );
icmp_ln1039_40_fu_2888_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_5_fu_498(3),
      I1 => accu_V_5_fu_498(2),
      O => icmp_ln1039_40_fu_2888_p2_carry_i_5_n_3
    );
icmp_ln1039_40_fu_2888_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_5_fu_498(1),
      I1 => accu_V_5_fu_498(0),
      O => icmp_ln1039_40_fu_2888_p2_carry_i_6_n_3
    );
icmp_ln1039_43_fu_2963_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_43_fu_2963_p2_carry_n_3,
      CO(2) => icmp_ln1039_43_fu_2963_p2_carry_n_4,
      CO(1) => icmp_ln1039_43_fu_2963_p2_carry_n_5,
      CO(0) => icmp_ln1039_43_fu_2963_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => icmp_ln1039_43_fu_2963_p2_carry_i_1_n_3,
      DI(1) => icmp_ln1039_43_fu_2963_p2_carry_i_2_n_3,
      DI(0) => accu_V_6_fu_502(1),
      O(3 downto 0) => NLW_icmp_ln1039_43_fu_2963_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_43_fu_2963_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_43_fu_2963_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_43_fu_2963_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_43_fu_2963_p2_carry_i_6_n_3
    );
\icmp_ln1039_43_fu_2963_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_43_fu_2963_p2_carry_n_3,
      CO(3) => zext_ln1039_31_fu_2968_p1,
      CO(2) => \icmp_ln1039_43_fu_2963_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_43_fu_2963_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_43_fu_2963_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln1039_43_fu_2963_p2_carry__0_i_1_n_3\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_icmp_ln1039_43_fu_2963_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_6_fu_502(14),
      S(2) => \icmp_ln1039_43_fu_2963_p2_carry__0_i_2_n_3\,
      S(1) => \icmp_ln1039_43_fu_2963_p2_carry__0_i_3_n_3\,
      S(0) => \icmp_ln1039_43_fu_2963_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_43_fu_2963_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(14),
      O => \icmp_ln1039_43_fu_2963_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_43_fu_2963_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(13),
      I1 => accu_V_6_fu_502(12),
      O => \icmp_ln1039_43_fu_2963_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_43_fu_2963_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(11),
      I1 => accu_V_6_fu_502(10),
      O => \icmp_ln1039_43_fu_2963_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_43_fu_2963_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(9),
      I1 => accu_V_6_fu_502(8),
      O => \icmp_ln1039_43_fu_2963_p2_carry__0_i_4_n_3\
    );
icmp_ln1039_43_fu_2963_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(5),
      I1 => accu_V_6_fu_502(4),
      O => icmp_ln1039_43_fu_2963_p2_carry_i_1_n_3
    );
icmp_ln1039_43_fu_2963_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(3),
      I1 => accu_V_6_fu_502(2),
      O => icmp_ln1039_43_fu_2963_p2_carry_i_2_n_3
    );
icmp_ln1039_43_fu_2963_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(7),
      I1 => accu_V_6_fu_502(6),
      O => icmp_ln1039_43_fu_2963_p2_carry_i_3_n_3
    );
icmp_ln1039_43_fu_2963_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(5),
      I1 => accu_V_6_fu_502(4),
      O => icmp_ln1039_43_fu_2963_p2_carry_i_4_n_3
    );
icmp_ln1039_43_fu_2963_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(3),
      I1 => accu_V_6_fu_502(2),
      O => icmp_ln1039_43_fu_2963_p2_carry_i_5_n_3
    );
icmp_ln1039_43_fu_2963_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(0),
      I1 => accu_V_6_fu_502(1),
      O => icmp_ln1039_43_fu_2963_p2_carry_i_6_n_3
    );
icmp_ln1039_44_fu_2972_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_44_fu_2972_p2_carry_n_3,
      CO(2) => icmp_ln1039_44_fu_2972_p2_carry_n_4,
      CO(1) => icmp_ln1039_44_fu_2972_p2_carry_n_5,
      CO(0) => icmp_ln1039_44_fu_2972_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln1039_44_fu_2972_p2_carry_i_1_n_3,
      DI(2) => icmp_ln1039_44_fu_2972_p2_carry_i_2_n_3,
      DI(1) => '0',
      DI(0) => icmp_ln1039_44_fu_2972_p2_carry_i_3_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_44_fu_2972_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_44_fu_2972_p2_carry_i_4_n_3,
      S(2) => icmp_ln1039_44_fu_2972_p2_carry_i_5_n_3,
      S(1) => icmp_ln1039_44_fu_2972_p2_carry_i_6_n_3,
      S(0) => icmp_ln1039_44_fu_2972_p2_carry_i_7_n_3
    );
\icmp_ln1039_44_fu_2972_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_44_fu_2972_p2_carry_n_3,
      CO(3) => zext_ln1039_32_fu_2977_p1,
      CO(2) => \icmp_ln1039_44_fu_2972_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_44_fu_2972_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_44_fu_2972_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_44_fu_2972_p2_carry__0_i_1_n_3\,
      DI(1) => \icmp_ln1039_44_fu_2972_p2_carry__0_i_2_n_3\,
      DI(0) => \icmp_ln1039_44_fu_2972_p2_carry__0_i_3_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_44_fu_2972_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_44_fu_2972_p2_carry__0_i_4_n_3\,
      S(2) => \icmp_ln1039_44_fu_2972_p2_carry__0_i_5_n_3\,
      S(1) => \icmp_ln1039_44_fu_2972_p2_carry__0_i_6_n_3\,
      S(0) => \icmp_ln1039_44_fu_2972_p2_carry__0_i_7_n_3\
    );
\icmp_ln1039_44_fu_2972_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(12),
      I1 => accu_V_6_fu_502(13),
      O => \icmp_ln1039_44_fu_2972_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_44_fu_2972_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(10),
      I1 => accu_V_6_fu_502(11),
      O => \icmp_ln1039_44_fu_2972_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_44_fu_2972_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(8),
      I1 => accu_V_6_fu_502(9),
      O => \icmp_ln1039_44_fu_2972_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_44_fu_2972_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(14),
      O => \icmp_ln1039_44_fu_2972_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_44_fu_2972_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(13),
      I1 => accu_V_6_fu_502(12),
      O => \icmp_ln1039_44_fu_2972_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_44_fu_2972_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(11),
      I1 => accu_V_6_fu_502(10),
      O => \icmp_ln1039_44_fu_2972_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_44_fu_2972_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(9),
      I1 => accu_V_6_fu_502(8),
      O => \icmp_ln1039_44_fu_2972_p2_carry__0_i_7_n_3\
    );
icmp_ln1039_44_fu_2972_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(7),
      I1 => accu_V_6_fu_502(6),
      O => icmp_ln1039_44_fu_2972_p2_carry_i_1_n_3
    );
icmp_ln1039_44_fu_2972_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(4),
      I1 => accu_V_6_fu_502(5),
      O => icmp_ln1039_44_fu_2972_p2_carry_i_2_n_3
    );
icmp_ln1039_44_fu_2972_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(0),
      I1 => accu_V_6_fu_502(1),
      O => icmp_ln1039_44_fu_2972_p2_carry_i_3_n_3
    );
icmp_ln1039_44_fu_2972_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(7),
      I1 => accu_V_6_fu_502(6),
      O => icmp_ln1039_44_fu_2972_p2_carry_i_4_n_3
    );
icmp_ln1039_44_fu_2972_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(5),
      I1 => accu_V_6_fu_502(4),
      O => icmp_ln1039_44_fu_2972_p2_carry_i_5_n_3
    );
icmp_ln1039_44_fu_2972_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(3),
      I1 => accu_V_6_fu_502(2),
      O => icmp_ln1039_44_fu_2972_p2_carry_i_6_n_3
    );
icmp_ln1039_44_fu_2972_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(1),
      I1 => accu_V_6_fu_502(0),
      O => icmp_ln1039_44_fu_2972_p2_carry_i_7_n_3
    );
icmp_ln1039_45_fu_2981_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_45_fu_2981_p2_carry_n_3,
      CO(2) => icmp_ln1039_45_fu_2981_p2_carry_n_4,
      CO(1) => icmp_ln1039_45_fu_2981_p2_carry_n_5,
      CO(0) => icmp_ln1039_45_fu_2981_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln1039_45_fu_2981_p2_carry_i_1_n_3,
      DI(2) => '0',
      DI(1) => accu_V_6_fu_502(3),
      DI(0) => icmp_ln1039_45_fu_2981_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_45_fu_2981_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_45_fu_2981_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_45_fu_2981_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_45_fu_2981_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_45_fu_2981_p2_carry_i_6_n_3
    );
\icmp_ln1039_45_fu_2981_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_45_fu_2981_p2_carry_n_3,
      CO(3) => zext_ln1039_33_fu_2986_p1,
      CO(2) => \icmp_ln1039_45_fu_2981_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_45_fu_2981_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_45_fu_2981_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_45_fu_2981_p2_carry__0_i_1_n_3\,
      DI(1) => \icmp_ln1039_45_fu_2981_p2_carry__0_i_2_n_3\,
      DI(0) => accu_V_6_fu_502(9),
      O(3 downto 0) => \NLW_icmp_ln1039_45_fu_2981_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_45_fu_2981_p2_carry__0_i_3_n_3\,
      S(2) => \icmp_ln1039_45_fu_2981_p2_carry__0_i_4_n_3\,
      S(1) => \icmp_ln1039_45_fu_2981_p2_carry__0_i_5_n_3\,
      S(0) => \icmp_ln1039_45_fu_2981_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_45_fu_2981_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(12),
      I1 => accu_V_6_fu_502(13),
      O => \icmp_ln1039_45_fu_2981_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_45_fu_2981_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(10),
      I1 => accu_V_6_fu_502(11),
      O => \icmp_ln1039_45_fu_2981_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_45_fu_2981_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(14),
      O => \icmp_ln1039_45_fu_2981_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_45_fu_2981_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(13),
      I1 => accu_V_6_fu_502(12),
      O => \icmp_ln1039_45_fu_2981_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_45_fu_2981_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(11),
      I1 => accu_V_6_fu_502(10),
      O => \icmp_ln1039_45_fu_2981_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_45_fu_2981_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(8),
      I1 => accu_V_6_fu_502(9),
      O => \icmp_ln1039_45_fu_2981_p2_carry__0_i_6_n_3\
    );
icmp_ln1039_45_fu_2981_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(6),
      I1 => accu_V_6_fu_502(7),
      O => icmp_ln1039_45_fu_2981_p2_carry_i_1_n_3
    );
icmp_ln1039_45_fu_2981_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_6_fu_502(1),
      I1 => accu_V_6_fu_502(0),
      O => icmp_ln1039_45_fu_2981_p2_carry_i_2_n_3
    );
icmp_ln1039_45_fu_2981_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(7),
      I1 => accu_V_6_fu_502(6),
      O => icmp_ln1039_45_fu_2981_p2_carry_i_3_n_3
    );
icmp_ln1039_45_fu_2981_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_6_fu_502(5),
      I1 => accu_V_6_fu_502(4),
      O => icmp_ln1039_45_fu_2981_p2_carry_i_4_n_3
    );
icmp_ln1039_45_fu_2981_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_6_fu_502(2),
      I1 => accu_V_6_fu_502(3),
      O => icmp_ln1039_45_fu_2981_p2_carry_i_5_n_3
    );
icmp_ln1039_45_fu_2981_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_6_fu_502(0),
      I1 => accu_V_6_fu_502(1),
      O => icmp_ln1039_45_fu_2981_p2_carry_i_6_n_3
    );
icmp_ln1039_4_fu_2324_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_4_fu_2324_p2_carry_n_3,
      CO(2) => icmp_ln1039_4_fu_2324_p2_carry_n_4,
      CO(1) => icmp_ln1039_4_fu_2324_p2_carry_n_5,
      CO(0) => icmp_ln1039_4_fu_2324_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_fu_478(7),
      DI(2) => icmp_ln1039_4_fu_2324_p2_carry_i_1_n_3,
      DI(1) => accu_V_fu_478(3),
      DI(0) => icmp_ln1039_4_fu_2324_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_4_fu_2324_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_4_fu_2324_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_4_fu_2324_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_4_fu_2324_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_4_fu_2324_p2_carry_i_6_n_3
    );
\icmp_ln1039_4_fu_2324_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_4_fu_2324_p2_carry_n_3,
      CO(3) => zext_ln1039_4_fu_2329_p1,
      CO(2) => \icmp_ln1039_4_fu_2324_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_4_fu_2324_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_4_fu_2324_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_4_fu_2324_p2_carry__0_i_1_n_3\,
      DI(1) => accu_V_fu_478(11),
      DI(0) => accu_V_fu_478(9),
      O(3 downto 0) => \NLW_icmp_ln1039_4_fu_2324_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_4_fu_2324_p2_carry__0_i_2_n_3\,
      S(2) => \icmp_ln1039_4_fu_2324_p2_carry__0_i_3_n_3\,
      S(1) => \icmp_ln1039_4_fu_2324_p2_carry__0_i_4_n_3\,
      S(0) => \icmp_ln1039_4_fu_2324_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_4_fu_2324_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(12),
      I1 => accu_V_fu_478(13),
      O => \icmp_ln1039_4_fu_2324_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_4_fu_2324_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(14),
      O => \icmp_ln1039_4_fu_2324_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_4_fu_2324_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(13),
      I1 => accu_V_fu_478(12),
      O => \icmp_ln1039_4_fu_2324_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_4_fu_2324_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(10),
      I1 => accu_V_fu_478(11),
      O => \icmp_ln1039_4_fu_2324_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_4_fu_2324_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(8),
      I1 => accu_V_fu_478(9),
      O => \icmp_ln1039_4_fu_2324_p2_carry__0_i_5_n_3\
    );
icmp_ln1039_4_fu_2324_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(4),
      I1 => accu_V_fu_478(5),
      O => icmp_ln1039_4_fu_2324_p2_carry_i_1_n_3
    );
icmp_ln1039_4_fu_2324_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(0),
      I1 => accu_V_fu_478(1),
      O => icmp_ln1039_4_fu_2324_p2_carry_i_2_n_3
    );
icmp_ln1039_4_fu_2324_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(6),
      I1 => accu_V_fu_478(7),
      O => icmp_ln1039_4_fu_2324_p2_carry_i_3_n_3
    );
icmp_ln1039_4_fu_2324_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(5),
      I1 => accu_V_fu_478(4),
      O => icmp_ln1039_4_fu_2324_p2_carry_i_4_n_3
    );
icmp_ln1039_4_fu_2324_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(2),
      I1 => accu_V_fu_478(3),
      O => icmp_ln1039_4_fu_2324_p2_carry_i_5_n_3
    );
icmp_ln1039_4_fu_2324_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(1),
      I1 => accu_V_fu_478(0),
      O => icmp_ln1039_4_fu_2324_p2_carry_i_6_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_53_fu_3101_p2_carry_n_3,
      CO(2) => icmp_ln1039_53_fu_3101_p2_carry_n_4,
      CO(1) => icmp_ln1039_53_fu_3101_p2_carry_n_5,
      CO(0) => icmp_ln1039_53_fu_3101_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln1039_53_fu_3101_p2_carry_i_1_n_3,
      DI(2) => icmp_ln1039_53_fu_3101_p2_carry_i_2_n_3,
      DI(1) => icmp_ln1039_53_fu_3101_p2_carry_i_3_n_3,
      DI(0) => icmp_ln1039_53_fu_3101_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_53_fu_3101_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_53_fu_3101_p2_carry_i_5_n_3,
      S(2) => icmp_ln1039_53_fu_3101_p2_carry_i_6_n_3,
      S(1) => icmp_ln1039_53_fu_3101_p2_carry_i_7_n_3,
      S(0) => icmp_ln1039_53_fu_3101_p2_carry_i_8_n_3
    );
\icmp_ln1039_53_fu_3101_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_53_fu_3101_p2_carry_n_3,
      CO(3 downto 2) => \NLW_icmp_ln1039_53_fu_3101_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => zext_ln1039_39_fu_3106_p1,
      CO(0) => \icmp_ln1039_53_fu_3101_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln1039_53_fu_3101_p2_carry__0_i_1_n_3\,
      O(3 downto 0) => \NLW_icmp_ln1039_53_fu_3101_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1039_53_fu_3101_p2_carry__0_i_2_n_3\,
      S(0) => \icmp_ln1039_53_fu_3101_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_53_fu_3101_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(12),
      I1 => accu_V_7_fu_506(13),
      O => \icmp_ln1039_53_fu_3101_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_53_fu_3101_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(14),
      O => \icmp_ln1039_53_fu_3101_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_53_fu_3101_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(13),
      I1 => accu_V_7_fu_506(12),
      O => \icmp_ln1039_53_fu_3101_p2_carry__0_i_3_n_3\
    );
icmp_ln1039_53_fu_3101_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(10),
      I1 => accu_V_7_fu_506(11),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_1_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(9),
      I1 => accu_V_7_fu_506(8),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_2_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(6),
      I1 => accu_V_7_fu_506(7),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_3_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(4),
      I1 => accu_V_7_fu_506(5),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_4_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_5_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(9),
      I1 => accu_V_7_fu_506(8),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_6_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(7),
      I1 => accu_V_7_fu_506(6),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_7_n_3
    );
icmp_ln1039_53_fu_3101_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(5),
      I1 => accu_V_7_fu_506(4),
      O => icmp_ln1039_53_fu_3101_p2_carry_i_8_n_3
    );
icmp_ln1039_54_fu_3110_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_54_fu_3110_p2_carry_n_3,
      CO(2) => icmp_ln1039_54_fu_3110_p2_carry_n_4,
      CO(1) => icmp_ln1039_54_fu_3110_p2_carry_n_5,
      CO(0) => icmp_ln1039_54_fu_3110_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_7_fu_506(7),
      DI(2) => icmp_ln1039_54_fu_3110_p2_carry_i_1_n_3,
      DI(1) => '0',
      DI(0) => icmp_ln1039_54_fu_3110_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_54_fu_3110_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_54_fu_3110_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_54_fu_3110_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_54_fu_3110_p2_carry_i_5_n_3,
      S(0) => icmp_ln1039_54_fu_3110_p2_carry_i_6_n_3
    );
\icmp_ln1039_54_fu_3110_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_54_fu_3110_p2_carry_n_3,
      CO(3) => zext_ln840_28_fu_3115_p1,
      CO(2) => \icmp_ln1039_54_fu_3110_p2_carry__0_n_4\,
      CO(1) => \icmp_ln1039_54_fu_3110_p2_carry__0_n_5\,
      CO(0) => \icmp_ln1039_54_fu_3110_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1039_54_fu_3110_p2_carry__0_i_1_n_3\,
      DI(1) => \icmp_ln1039_54_fu_3110_p2_carry__0_i_2_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_icmp_ln1039_54_fu_3110_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1039_54_fu_3110_p2_carry__0_i_3_n_3\,
      S(2) => \icmp_ln1039_54_fu_3110_p2_carry__0_i_4_n_3\,
      S(1) => \icmp_ln1039_54_fu_3110_p2_carry__0_i_5_n_3\,
      S(0) => \icmp_ln1039_54_fu_3110_p2_carry__0_i_6_n_3\
    );
\icmp_ln1039_54_fu_3110_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(12),
      I1 => accu_V_7_fu_506(13),
      O => \icmp_ln1039_54_fu_3110_p2_carry__0_i_1_n_3\
    );
\icmp_ln1039_54_fu_3110_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(10),
      I1 => accu_V_7_fu_506(11),
      O => \icmp_ln1039_54_fu_3110_p2_carry__0_i_2_n_3\
    );
\icmp_ln1039_54_fu_3110_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(14),
      O => \icmp_ln1039_54_fu_3110_p2_carry__0_i_3_n_3\
    );
\icmp_ln1039_54_fu_3110_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(13),
      I1 => accu_V_7_fu_506(12),
      O => \icmp_ln1039_54_fu_3110_p2_carry__0_i_4_n_3\
    );
\icmp_ln1039_54_fu_3110_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => \icmp_ln1039_54_fu_3110_p2_carry__0_i_5_n_3\
    );
\icmp_ln1039_54_fu_3110_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(9),
      I1 => accu_V_7_fu_506(8),
      O => \icmp_ln1039_54_fu_3110_p2_carry__0_i_6_n_3\
    );
icmp_ln1039_54_fu_3110_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(5),
      I1 => accu_V_7_fu_506(4),
      O => icmp_ln1039_54_fu_3110_p2_carry_i_1_n_3
    );
icmp_ln1039_54_fu_3110_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(0),
      I1 => accu_V_7_fu_506(1),
      O => icmp_ln1039_54_fu_3110_p2_carry_i_2_n_3
    );
icmp_ln1039_54_fu_3110_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(6),
      I1 => accu_V_7_fu_506(7),
      O => icmp_ln1039_54_fu_3110_p2_carry_i_3_n_3
    );
icmp_ln1039_54_fu_3110_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(5),
      I1 => accu_V_7_fu_506(4),
      O => icmp_ln1039_54_fu_3110_p2_carry_i_4_n_3
    );
icmp_ln1039_54_fu_3110_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(3),
      I1 => accu_V_7_fu_506(2),
      O => icmp_ln1039_54_fu_3110_p2_carry_i_5_n_3
    );
icmp_ln1039_54_fu_3110_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(1),
      I1 => accu_V_7_fu_506(0),
      O => icmp_ln1039_54_fu_3110_p2_carry_i_6_n_3
    );
\icmp_ln249_reg_3675_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => icmp_ln249_reg_3675,
      Q => icmp_ln249_reg_3675_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_3675_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln249_reg_3675_pp0_iter1_reg,
      I1 => ap_NS_iter3_fsm110_out,
      I2 => icmp_ln249_reg_3675_pp0_iter2_reg,
      O => \icmp_ln249_reg_3675_pp0_iter2_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_3675_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_3675_pp0_iter2_reg[0]_i_1_n_3\,
      Q => icmp_ln249_reg_3675_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln249_reg_3675_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln249_reg_3675_pp0_iter2_reg,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I3 => icmp_ln249_reg_3675_pp0_iter3_reg,
      O => \icmp_ln249_reg_3675_pp0_iter3_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_3675_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_3675_pp0_iter3_reg[0]_i_1_n_3\,
      Q => icmp_ln249_reg_3675_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln249_reg_3675_pp0_iter4_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln249_reg_3675_pp0_iter3_reg,
      I1 => ap_CS_iter4_fsm_state5,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I3 => icmp_ln249_reg_3675_pp0_iter4_reg,
      O => \icmp_ln249_reg_3675_pp0_iter4_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_3675_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_3675_pp0_iter4_reg[0]_i_1_n_3\,
      Q => icmp_ln249_reg_3675_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln249_reg_3675_pp0_iter5_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln249_reg_3675_pp0_iter4_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I3 => icmp_ln249_reg_3675_pp0_iter5_reg,
      O => \icmp_ln249_reg_3675_pp0_iter5_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_3675_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_3675_pp0_iter5_reg[0]_i_1_n_3\,
      Q => icmp_ln249_reg_3675_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln249_reg_3675_pp0_iter6_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln249_reg_3675_pp0_iter5_reg,
      I1 => ap_CS_iter6_fsm_state7,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      I3 => icmp_ln249_reg_3675_pp0_iter6_reg,
      O => \icmp_ln249_reg_3675_pp0_iter6_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_3675_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_3675_pp0_iter6_reg[0]_i_1_n_3\,
      Q => icmp_ln249_reg_3675_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln249_reg_3675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => icmp_ln249_reg_3675,
      R => '0'
    );
\icmp_ln290_reg_4804[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln249_reg_3675_pp0_iter5_reg,
      I1 => ap_CS_iter6_fsm_state7,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      O => accu_V_16_reg_47160
    );
\icmp_ln290_reg_4804[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_2217_p2(27),
      I1 => sf_1_fu_2217_p2(11),
      I2 => sf_1_fu_2217_p2(24),
      I3 => sf_1_fu_2217_p2(8),
      O => \icmp_ln290_reg_4804[0]_i_11_n_3\
    );
\icmp_ln290_reg_4804[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_2217_p2(31),
      I1 => sf_1_fu_2217_p2(15),
      I2 => sf_1_fu_2217_p2(16),
      I3 => sf_1_fu_2217_p2(10),
      O => \icmp_ln290_reg_4804[0]_i_15_n_3\
    );
\icmp_ln290_reg_4804[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_2217_p2(23),
      I1 => sf_1_fu_2217_p2(7),
      I2 => sf_1_fu_2217_p2(25),
      I3 => sf_1_fu_2217_p2(13),
      O => \icmp_ln290_reg_4804[0]_i_17_n_3\
    );
\icmp_ln290_reg_4804[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => sf_fu_470_reg(0),
      I1 => sf_1_fu_2217_p2(17),
      I2 => sf_1_fu_2217_p2(4),
      I3 => sf_1_fu_2217_p2(1),
      O => \icmp_ln290_reg_4804[0]_i_18_n_3\
    );
\icmp_ln290_reg_4804[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln290_reg_4804[0]_i_3_n_3\,
      I1 => \icmp_ln290_reg_4804[0]_i_4_n_3\,
      I2 => \icmp_ln290_reg_4804[0]_i_5_n_3\,
      I3 => \icmp_ln290_reg_4804[0]_i_6_n_3\,
      O => icmp_ln290_fu_2223_p2
    );
\icmp_ln290_reg_4804[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sf_1_fu_2217_p2(12),
      I1 => sf_1_fu_2217_p2(6),
      I2 => sf_1_fu_2217_p2(28),
      I3 => sf_1_fu_2217_p2(3),
      I4 => \icmp_ln290_reg_4804[0]_i_11_n_3\,
      O => \icmp_ln290_reg_4804[0]_i_3_n_3\
    );
\icmp_ln290_reg_4804[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sf_1_fu_2217_p2(14),
      I1 => sf_1_fu_2217_p2(30),
      I2 => sf_1_fu_2217_p2(22),
      I3 => sf_1_fu_2217_p2(26),
      I4 => \icmp_ln290_reg_4804[0]_i_15_n_3\,
      O => \icmp_ln290_reg_4804[0]_i_4_n_3\
    );
\icmp_ln290_reg_4804[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_2217_p2(2),
      I1 => sf_1_fu_2217_p2(5),
      I2 => sf_1_fu_2217_p2(21),
      I3 => sf_1_fu_2217_p2(19),
      I4 => \icmp_ln290_reg_4804[0]_i_17_n_3\,
      O => \icmp_ln290_reg_4804[0]_i_5_n_3\
    );
\icmp_ln290_reg_4804[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_2217_p2(20),
      I1 => sf_1_fu_2217_p2(18),
      I2 => sf_1_fu_2217_p2(9),
      I3 => sf_1_fu_2217_p2(29),
      I4 => \icmp_ln290_reg_4804[0]_i_18_n_3\,
      O => \icmp_ln290_reg_4804[0]_i_6_n_3\
    );
\icmp_ln290_reg_4804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_16_reg_47160,
      D => icmp_ln290_fu_2223_p2,
      Q => icmp_ln290_reg_4804,
      R => '0'
    );
\icmp_ln290_reg_4804_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln290_reg_4804_reg[0]_i_10_n_3\,
      CO(2) => \icmp_ln290_reg_4804_reg[0]_i_10_n_4\,
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_10_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_10_n_6\,
      CYINIT => sf_fu_470_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_2217_p2(4 downto 1),
      S(3 downto 0) => sf_fu_470_reg(4 downto 1)
    );
\icmp_ln290_reg_4804_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln290_reg_4804_reg[0]_i_7_n_3\,
      CO(3) => \icmp_ln290_reg_4804_reg[0]_i_12_n_3\,
      CO(2) => \icmp_ln290_reg_4804_reg[0]_i_12_n_4\,
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_12_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_12_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_2217_p2(16 downto 13),
      S(3 downto 0) => sf_fu_470_reg(16 downto 13)
    );
\icmp_ln290_reg_4804_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln290_reg_4804_reg[0]_i_9_n_3\,
      CO(3 downto 2) => \NLW_icmp_ln290_reg_4804_reg[0]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_13_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_13_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln290_reg_4804_reg[0]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_1_fu_2217_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => sf_fu_470_reg(31 downto 29)
    );
\icmp_ln290_reg_4804_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln290_reg_4804_reg[0]_i_16_n_3\,
      CO(3) => \icmp_ln290_reg_4804_reg[0]_i_14_n_3\,
      CO(2) => \icmp_ln290_reg_4804_reg[0]_i_14_n_4\,
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_14_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_14_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_2217_p2(24 downto 21),
      S(3 downto 0) => sf_fu_470_reg(24 downto 21)
    );
\icmp_ln290_reg_4804_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln290_reg_4804_reg[0]_i_12_n_3\,
      CO(3) => \icmp_ln290_reg_4804_reg[0]_i_16_n_3\,
      CO(2) => \icmp_ln290_reg_4804_reg[0]_i_16_n_4\,
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_16_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_16_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_2217_p2(20 downto 17),
      S(3 downto 0) => sf_fu_470_reg(20 downto 17)
    );
\icmp_ln290_reg_4804_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln290_reg_4804_reg[0]_i_8_n_3\,
      CO(3) => \icmp_ln290_reg_4804_reg[0]_i_7_n_3\,
      CO(2) => \icmp_ln290_reg_4804_reg[0]_i_7_n_4\,
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_7_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_2217_p2(12 downto 9),
      S(3 downto 0) => sf_fu_470_reg(12 downto 9)
    );
\icmp_ln290_reg_4804_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln290_reg_4804_reg[0]_i_10_n_3\,
      CO(3) => \icmp_ln290_reg_4804_reg[0]_i_8_n_3\,
      CO(2) => \icmp_ln290_reg_4804_reg[0]_i_8_n_4\,
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_8_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_2217_p2(8 downto 5),
      S(3 downto 0) => sf_fu_470_reg(8 downto 5)
    );
\icmp_ln290_reg_4804_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln290_reg_4804_reg[0]_i_14_n_3\,
      CO(3) => \icmp_ln290_reg_4804_reg[0]_i_9_n_3\,
      CO(2) => \icmp_ln290_reg_4804_reg[0]_i_9_n_4\,
      CO(1) => \icmp_ln290_reg_4804_reg[0]_i_9_n_5\,
      CO(0) => \icmp_ln290_reg_4804_reg[0]_i_9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_2217_p2(28 downto 25),
      S(3 downto 0) => sf_fu_470_reg(28 downto 25)
    );
\local_temp_V_11_reg_3779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(88),
      Q => local_temp_V_11_reg_3779(0),
      R => '0'
    );
\local_temp_V_11_reg_3779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(89),
      Q => local_temp_V_11_reg_3779(1),
      R => '0'
    );
\local_temp_V_11_reg_3779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(90),
      Q => local_temp_V_11_reg_3779(2),
      R => '0'
    );
\local_temp_V_11_reg_3779_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(91),
      Q => local_temp_V_11_reg_3779(3),
      R => '0'
    );
\local_temp_V_11_reg_3779_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(92),
      Q => local_temp_V_11_reg_3779(4),
      R => '0'
    );
\local_temp_V_11_reg_3779_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(93),
      Q => local_temp_V_11_reg_3779(5),
      R => '0'
    );
\local_temp_V_11_reg_3779_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(94),
      Q => local_temp_V_11_reg_3779(6),
      R => '0'
    );
\local_temp_V_11_reg_3779_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(95),
      Q => local_temp_V_11_reg_3779(7),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(96),
      Q => local_temp_V_12_reg_3784(0),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(97),
      Q => local_temp_V_12_reg_3784(1),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(98),
      Q => local_temp_V_12_reg_3784(2),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(99),
      Q => local_temp_V_12_reg_3784(3),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(100),
      Q => local_temp_V_12_reg_3784(4),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(101),
      Q => local_temp_V_12_reg_3784(5),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(102),
      Q => local_temp_V_12_reg_3784(6),
      R => '0'
    );
\local_temp_V_12_reg_3784_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(103),
      Q => local_temp_V_12_reg_3784(7),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(112),
      Q => local_temp_V_14_reg_3794(0),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(113),
      Q => local_temp_V_14_reg_3794(1),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(114),
      Q => local_temp_V_14_reg_3794(2),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(115),
      Q => local_temp_V_14_reg_3794(3),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(116),
      Q => local_temp_V_14_reg_3794(4),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(117),
      Q => local_temp_V_14_reg_3794(5),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(118),
      Q => local_temp_V_14_reg_3794(6),
      R => '0'
    );
\local_temp_V_14_reg_3794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(119),
      Q => local_temp_V_14_reg_3794(7),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(0),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(1),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(2),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(3),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(4),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(5),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(6),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_15_reg_3799_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_15_reg_3799(7),
      Q => local_temp_V_15_reg_3799_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(120),
      Q => local_temp_V_15_reg_3799(0),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(121),
      Q => local_temp_V_15_reg_3799(1),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(122),
      Q => local_temp_V_15_reg_3799(2),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(123),
      Q => local_temp_V_15_reg_3799(3),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(124),
      Q => local_temp_V_15_reg_3799(4),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(125),
      Q => local_temp_V_15_reg_3799(5),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(126),
      Q => local_temp_V_15_reg_3799(6),
      R => '0'
    );
\local_temp_V_15_reg_3799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(127),
      Q => local_temp_V_15_reg_3799(7),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(128),
      Q => local_temp_V_16_reg_3804(0),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(129),
      Q => local_temp_V_16_reg_3804(1),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(130),
      Q => local_temp_V_16_reg_3804(2),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(131),
      Q => local_temp_V_16_reg_3804(3),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(132),
      Q => local_temp_V_16_reg_3804(4),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(133),
      Q => local_temp_V_16_reg_3804(5),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(134),
      Q => local_temp_V_16_reg_3804(6),
      R => '0'
    );
\local_temp_V_16_reg_3804_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(135),
      Q => local_temp_V_16_reg_3804(7),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(152),
      Q => local_temp_V_19_reg_3819(0),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(153),
      Q => local_temp_V_19_reg_3819(1),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(154),
      Q => local_temp_V_19_reg_3819(2),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(155),
      Q => local_temp_V_19_reg_3819(3),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(156),
      Q => local_temp_V_19_reg_3819(4),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(157),
      Q => local_temp_V_19_reg_3819(5),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(158),
      Q => local_temp_V_19_reg_3819(6),
      R => '0'
    );
\local_temp_V_19_reg_3819_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(159),
      Q => local_temp_V_19_reg_3819(7),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(160),
      Q => local_temp_V_20_reg_3824(0),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(161),
      Q => local_temp_V_20_reg_3824(1),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(162),
      Q => local_temp_V_20_reg_3824(2),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(163),
      Q => local_temp_V_20_reg_3824(3),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(164),
      Q => local_temp_V_20_reg_3824(4),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(165),
      Q => local_temp_V_20_reg_3824(5),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(166),
      Q => local_temp_V_20_reg_3824(6),
      R => '0'
    );
\local_temp_V_20_reg_3824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(167),
      Q => local_temp_V_20_reg_3824(7),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(168),
      Q => local_temp_V_21_reg_3829(0),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(169),
      Q => local_temp_V_21_reg_3829(1),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(170),
      Q => local_temp_V_21_reg_3829(2),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(171),
      Q => local_temp_V_21_reg_3829(3),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(172),
      Q => local_temp_V_21_reg_3829(4),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(173),
      Q => local_temp_V_21_reg_3829(5),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(174),
      Q => local_temp_V_21_reg_3829(6),
      R => '0'
    );
\local_temp_V_21_reg_3829_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(175),
      Q => local_temp_V_21_reg_3829(7),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(184),
      Q => local_temp_V_23_reg_3839(0),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(185),
      Q => local_temp_V_23_reg_3839(1),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(186),
      Q => local_temp_V_23_reg_3839(2),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(187),
      Q => local_temp_V_23_reg_3839(3),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(188),
      Q => local_temp_V_23_reg_3839(4),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(189),
      Q => local_temp_V_23_reg_3839(5),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(190),
      Q => local_temp_V_23_reg_3839(6),
      R => '0'
    );
\local_temp_V_23_reg_3839_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(191),
      Q => local_temp_V_23_reg_3839(7),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(0),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(1),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(2),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(3),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(4),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(5),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(6),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_24_reg_3844_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_24_reg_3844(7),
      Q => local_temp_V_24_reg_3844_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(192),
      Q => local_temp_V_24_reg_3844(0),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(193),
      Q => local_temp_V_24_reg_3844(1),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(194),
      Q => local_temp_V_24_reg_3844(2),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(195),
      Q => local_temp_V_24_reg_3844(3),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(196),
      Q => local_temp_V_24_reg_3844(4),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(197),
      Q => local_temp_V_24_reg_3844(5),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(198),
      Q => local_temp_V_24_reg_3844(6),
      R => '0'
    );
\local_temp_V_24_reg_3844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(199),
      Q => local_temp_V_24_reg_3844(7),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(200),
      Q => local_temp_V_25_reg_3849(0),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(201),
      Q => local_temp_V_25_reg_3849(1),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(202),
      Q => local_temp_V_25_reg_3849(2),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(203),
      Q => local_temp_V_25_reg_3849(3),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(204),
      Q => local_temp_V_25_reg_3849(4),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(205),
      Q => local_temp_V_25_reg_3849(5),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(206),
      Q => local_temp_V_25_reg_3849(6),
      R => '0'
    );
\local_temp_V_25_reg_3849_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(207),
      Q => local_temp_V_25_reg_3849(7),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(224),
      Q => local_temp_V_28_reg_3864(0),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(225),
      Q => local_temp_V_28_reg_3864(1),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(226),
      Q => local_temp_V_28_reg_3864(2),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(227),
      Q => local_temp_V_28_reg_3864(3),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(228),
      Q => local_temp_V_28_reg_3864(4),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(229),
      Q => local_temp_V_28_reg_3864(5),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(230),
      Q => local_temp_V_28_reg_3864(6),
      R => '0'
    );
\local_temp_V_28_reg_3864_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(231),
      Q => local_temp_V_28_reg_3864(7),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(232),
      Q => local_temp_V_29_reg_3869(0),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(233),
      Q => local_temp_V_29_reg_3869(1),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(234),
      Q => local_temp_V_29_reg_3869(2),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(235),
      Q => local_temp_V_29_reg_3869(3),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(236),
      Q => local_temp_V_29_reg_3869(4),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(237),
      Q => local_temp_V_29_reg_3869(5),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(238),
      Q => local_temp_V_29_reg_3869(6),
      R => '0'
    );
\local_temp_V_29_reg_3869_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(239),
      Q => local_temp_V_29_reg_3869(7),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(240),
      Q => local_temp_V_30_reg_3874(0),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(241),
      Q => local_temp_V_30_reg_3874(1),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(242),
      Q => local_temp_V_30_reg_3874(2),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(243),
      Q => local_temp_V_30_reg_3874(3),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(244),
      Q => local_temp_V_30_reg_3874(4),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(245),
      Q => local_temp_V_30_reg_3874(5),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(246),
      Q => local_temp_V_30_reg_3874(6),
      R => '0'
    );
\local_temp_V_30_reg_3874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(247),
      Q => local_temp_V_30_reg_3874(7),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(256),
      Q => local_temp_V_32_reg_3884(0),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(257),
      Q => local_temp_V_32_reg_3884(1),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(258),
      Q => local_temp_V_32_reg_3884(2),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(259),
      Q => local_temp_V_32_reg_3884(3),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(260),
      Q => local_temp_V_32_reg_3884(4),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(261),
      Q => local_temp_V_32_reg_3884(5),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(262),
      Q => local_temp_V_32_reg_3884(6),
      R => '0'
    );
\local_temp_V_32_reg_3884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(263),
      Q => local_temp_V_32_reg_3884(7),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(0),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(1),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(2),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(3),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(4),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(5),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(6),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_33_reg_3889_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_33_reg_3889(7),
      Q => local_temp_V_33_reg_3889_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(264),
      Q => local_temp_V_33_reg_3889(0),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(265),
      Q => local_temp_V_33_reg_3889(1),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(266),
      Q => local_temp_V_33_reg_3889(2),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(267),
      Q => local_temp_V_33_reg_3889(3),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(268),
      Q => local_temp_V_33_reg_3889(4),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(269),
      Q => local_temp_V_33_reg_3889(5),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(270),
      Q => local_temp_V_33_reg_3889(6),
      R => '0'
    );
\local_temp_V_33_reg_3889_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(271),
      Q => local_temp_V_33_reg_3889(7),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(272),
      Q => local_temp_V_34_reg_3894(0),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(273),
      Q => local_temp_V_34_reg_3894(1),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(274),
      Q => local_temp_V_34_reg_3894(2),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(275),
      Q => local_temp_V_34_reg_3894(3),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(276),
      Q => local_temp_V_34_reg_3894(4),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(277),
      Q => local_temp_V_34_reg_3894(5),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(278),
      Q => local_temp_V_34_reg_3894(6),
      R => '0'
    );
\local_temp_V_34_reg_3894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(279),
      Q => local_temp_V_34_reg_3894(7),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(296),
      Q => local_temp_V_37_reg_3909(0),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(297),
      Q => local_temp_V_37_reg_3909(1),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(298),
      Q => local_temp_V_37_reg_3909(2),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(299),
      Q => local_temp_V_37_reg_3909(3),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(300),
      Q => local_temp_V_37_reg_3909(4),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(301),
      Q => local_temp_V_37_reg_3909(5),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(302),
      Q => local_temp_V_37_reg_3909(6),
      R => '0'
    );
\local_temp_V_37_reg_3909_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(303),
      Q => local_temp_V_37_reg_3909(7),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(304),
      Q => local_temp_V_38_reg_3914(0),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(305),
      Q => local_temp_V_38_reg_3914(1),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(306),
      Q => local_temp_V_38_reg_3914(2),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(307),
      Q => local_temp_V_38_reg_3914(3),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(308),
      Q => local_temp_V_38_reg_3914(4),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(309),
      Q => local_temp_V_38_reg_3914(5),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(310),
      Q => local_temp_V_38_reg_3914(6),
      R => '0'
    );
\local_temp_V_38_reg_3914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(311),
      Q => local_temp_V_38_reg_3914(7),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(312),
      Q => local_temp_V_39_reg_3919(0),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(313),
      Q => local_temp_V_39_reg_3919(1),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(314),
      Q => local_temp_V_39_reg_3919(2),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(315),
      Q => local_temp_V_39_reg_3919(3),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(316),
      Q => local_temp_V_39_reg_3919(4),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(317),
      Q => local_temp_V_39_reg_3919(5),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(318),
      Q => local_temp_V_39_reg_3919(6),
      R => '0'
    );
\local_temp_V_39_reg_3919_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(319),
      Q => local_temp_V_39_reg_3919(7),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(328),
      Q => local_temp_V_41_reg_3929(0),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(329),
      Q => local_temp_V_41_reg_3929(1),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(330),
      Q => local_temp_V_41_reg_3929(2),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(331),
      Q => local_temp_V_41_reg_3929(3),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(332),
      Q => local_temp_V_41_reg_3929(4),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(333),
      Q => local_temp_V_41_reg_3929(5),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(334),
      Q => local_temp_V_41_reg_3929(6),
      R => '0'
    );
\local_temp_V_41_reg_3929_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(335),
      Q => local_temp_V_41_reg_3929(7),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(0),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(1),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(2),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(3),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(4),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(5),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(6),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_42_reg_3934_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_42_reg_3934(7),
      Q => local_temp_V_42_reg_3934_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(336),
      Q => local_temp_V_42_reg_3934(0),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(337),
      Q => local_temp_V_42_reg_3934(1),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(338),
      Q => local_temp_V_42_reg_3934(2),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(339),
      Q => local_temp_V_42_reg_3934(3),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(340),
      Q => local_temp_V_42_reg_3934(4),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(341),
      Q => local_temp_V_42_reg_3934(5),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(342),
      Q => local_temp_V_42_reg_3934(6),
      R => '0'
    );
\local_temp_V_42_reg_3934_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(343),
      Q => local_temp_V_42_reg_3934(7),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(344),
      Q => local_temp_V_43_reg_3939(0),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(345),
      Q => local_temp_V_43_reg_3939(1),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(346),
      Q => local_temp_V_43_reg_3939(2),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(347),
      Q => local_temp_V_43_reg_3939(3),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(348),
      Q => local_temp_V_43_reg_3939(4),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(349),
      Q => local_temp_V_43_reg_3939(5),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(350),
      Q => local_temp_V_43_reg_3939(6),
      R => '0'
    );
\local_temp_V_43_reg_3939_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(351),
      Q => local_temp_V_43_reg_3939(7),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(368),
      Q => local_temp_V_46_reg_3954(0),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(369),
      Q => local_temp_V_46_reg_3954(1),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(370),
      Q => local_temp_V_46_reg_3954(2),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(371),
      Q => local_temp_V_46_reg_3954(3),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(372),
      Q => local_temp_V_46_reg_3954(4),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(373),
      Q => local_temp_V_46_reg_3954(5),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(374),
      Q => local_temp_V_46_reg_3954(6),
      R => '0'
    );
\local_temp_V_46_reg_3954_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(375),
      Q => local_temp_V_46_reg_3954(7),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(376),
      Q => local_temp_V_47_reg_3959(0),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(377),
      Q => local_temp_V_47_reg_3959(1),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(378),
      Q => local_temp_V_47_reg_3959(2),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(379),
      Q => local_temp_V_47_reg_3959(3),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(380),
      Q => local_temp_V_47_reg_3959(4),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(381),
      Q => local_temp_V_47_reg_3959(5),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(382),
      Q => local_temp_V_47_reg_3959(6),
      R => '0'
    );
\local_temp_V_47_reg_3959_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(383),
      Q => local_temp_V_47_reg_3959(7),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(384),
      Q => local_temp_V_48_reg_3964(0),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(385),
      Q => local_temp_V_48_reg_3964(1),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(386),
      Q => local_temp_V_48_reg_3964(2),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(387),
      Q => local_temp_V_48_reg_3964(3),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(388),
      Q => local_temp_V_48_reg_3964(4),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(389),
      Q => local_temp_V_48_reg_3964(5),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(390),
      Q => local_temp_V_48_reg_3964(6),
      R => '0'
    );
\local_temp_V_48_reg_3964_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(391),
      Q => local_temp_V_48_reg_3964(7),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(400),
      Q => local_temp_V_50_reg_3974(0),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(401),
      Q => local_temp_V_50_reg_3974(1),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(402),
      Q => local_temp_V_50_reg_3974(2),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(403),
      Q => local_temp_V_50_reg_3974(3),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(404),
      Q => local_temp_V_50_reg_3974(4),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(405),
      Q => local_temp_V_50_reg_3974(5),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(406),
      Q => local_temp_V_50_reg_3974(6),
      R => '0'
    );
\local_temp_V_50_reg_3974_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(407),
      Q => local_temp_V_50_reg_3974(7),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(0),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(1),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(2),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(3),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(4),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(5),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(6),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_51_reg_3979_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_51_reg_3979(7),
      Q => local_temp_V_51_reg_3979_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(408),
      Q => local_temp_V_51_reg_3979(0),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(409),
      Q => local_temp_V_51_reg_3979(1),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(410),
      Q => local_temp_V_51_reg_3979(2),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(411),
      Q => local_temp_V_51_reg_3979(3),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(412),
      Q => local_temp_V_51_reg_3979(4),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(413),
      Q => local_temp_V_51_reg_3979(5),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(414),
      Q => local_temp_V_51_reg_3979(6),
      R => '0'
    );
\local_temp_V_51_reg_3979_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(415),
      Q => local_temp_V_51_reg_3979(7),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(416),
      Q => local_temp_V_52_reg_3984(0),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(417),
      Q => local_temp_V_52_reg_3984(1),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(418),
      Q => local_temp_V_52_reg_3984(2),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(419),
      Q => local_temp_V_52_reg_3984(3),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(420),
      Q => local_temp_V_52_reg_3984(4),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(421),
      Q => local_temp_V_52_reg_3984(5),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(422),
      Q => local_temp_V_52_reg_3984(6),
      R => '0'
    );
\local_temp_V_52_reg_3984_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(423),
      Q => local_temp_V_52_reg_3984(7),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(440),
      Q => local_temp_V_55_reg_3999(0),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(441),
      Q => local_temp_V_55_reg_3999(1),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(442),
      Q => local_temp_V_55_reg_3999(2),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(443),
      Q => local_temp_V_55_reg_3999(3),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(444),
      Q => local_temp_V_55_reg_3999(4),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(445),
      Q => local_temp_V_55_reg_3999(5),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(446),
      Q => local_temp_V_55_reg_3999(6),
      R => '0'
    );
\local_temp_V_55_reg_3999_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(447),
      Q => local_temp_V_55_reg_3999(7),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(448),
      Q => local_temp_V_56_reg_4004(0),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(449),
      Q => local_temp_V_56_reg_4004(1),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(450),
      Q => local_temp_V_56_reg_4004(2),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(451),
      Q => local_temp_V_56_reg_4004(3),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(452),
      Q => local_temp_V_56_reg_4004(4),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(453),
      Q => local_temp_V_56_reg_4004(5),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(454),
      Q => local_temp_V_56_reg_4004(6),
      R => '0'
    );
\local_temp_V_56_reg_4004_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(455),
      Q => local_temp_V_56_reg_4004(7),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(456),
      Q => local_temp_V_57_reg_4009(0),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(457),
      Q => local_temp_V_57_reg_4009(1),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(458),
      Q => local_temp_V_57_reg_4009(2),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(459),
      Q => local_temp_V_57_reg_4009(3),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(460),
      Q => local_temp_V_57_reg_4009(4),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(461),
      Q => local_temp_V_57_reg_4009(5),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(462),
      Q => local_temp_V_57_reg_4009(6),
      R => '0'
    );
\local_temp_V_57_reg_4009_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(463),
      Q => local_temp_V_57_reg_4009(7),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(472),
      Q => local_temp_V_59_reg_4019(0),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(473),
      Q => local_temp_V_59_reg_4019(1),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(474),
      Q => local_temp_V_59_reg_4019(2),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(475),
      Q => local_temp_V_59_reg_4019(3),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(476),
      Q => local_temp_V_59_reg_4019(4),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(477),
      Q => local_temp_V_59_reg_4019(5),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(478),
      Q => local_temp_V_59_reg_4019(6),
      R => '0'
    );
\local_temp_V_59_reg_4019_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(479),
      Q => local_temp_V_59_reg_4019(7),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(0),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(1),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(2),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(3),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(4),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(5),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(6),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_60_reg_4024_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_60_reg_4024(7),
      Q => local_temp_V_60_reg_4024_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(480),
      Q => local_temp_V_60_reg_4024(0),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(481),
      Q => local_temp_V_60_reg_4024(1),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(482),
      Q => local_temp_V_60_reg_4024(2),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(483),
      Q => local_temp_V_60_reg_4024(3),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(484),
      Q => local_temp_V_60_reg_4024(4),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(485),
      Q => local_temp_V_60_reg_4024(5),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(486),
      Q => local_temp_V_60_reg_4024(6),
      R => '0'
    );
\local_temp_V_60_reg_4024_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(487),
      Q => local_temp_V_60_reg_4024(7),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(488),
      Q => local_temp_V_61_reg_4029(0),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(489),
      Q => local_temp_V_61_reg_4029(1),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(490),
      Q => local_temp_V_61_reg_4029(2),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(491),
      Q => local_temp_V_61_reg_4029(3),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(492),
      Q => local_temp_V_61_reg_4029(4),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(493),
      Q => local_temp_V_61_reg_4029(5),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(494),
      Q => local_temp_V_61_reg_4029(6),
      R => '0'
    );
\local_temp_V_61_reg_4029_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(495),
      Q => local_temp_V_61_reg_4029(7),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(512),
      Q => local_temp_V_64_reg_4044(0),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(513),
      Q => local_temp_V_64_reg_4044(1),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(514),
      Q => local_temp_V_64_reg_4044(2),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(515),
      Q => local_temp_V_64_reg_4044(3),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(516),
      Q => local_temp_V_64_reg_4044(4),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(517),
      Q => local_temp_V_64_reg_4044(5),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(518),
      Q => local_temp_V_64_reg_4044(6),
      R => '0'
    );
\local_temp_V_64_reg_4044_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(519),
      Q => local_temp_V_64_reg_4044(7),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(520),
      Q => local_temp_V_65_reg_4049(0),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(521),
      Q => local_temp_V_65_reg_4049(1),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(522),
      Q => local_temp_V_65_reg_4049(2),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(523),
      Q => local_temp_V_65_reg_4049(3),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(524),
      Q => local_temp_V_65_reg_4049(4),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(525),
      Q => local_temp_V_65_reg_4049(5),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(526),
      Q => local_temp_V_65_reg_4049(6),
      R => '0'
    );
\local_temp_V_65_reg_4049_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(527),
      Q => local_temp_V_65_reg_4049(7),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(528),
      Q => local_temp_V_66_reg_4054(0),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(529),
      Q => local_temp_V_66_reg_4054(1),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(530),
      Q => local_temp_V_66_reg_4054(2),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(531),
      Q => local_temp_V_66_reg_4054(3),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(532),
      Q => local_temp_V_66_reg_4054(4),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(533),
      Q => local_temp_V_66_reg_4054(5),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(534),
      Q => local_temp_V_66_reg_4054(6),
      R => '0'
    );
\local_temp_V_66_reg_4054_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(535),
      Q => local_temp_V_66_reg_4054(7),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(544),
      Q => local_temp_V_68_reg_4064(0),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(545),
      Q => local_temp_V_68_reg_4064(1),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(546),
      Q => local_temp_V_68_reg_4064(2),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(547),
      Q => local_temp_V_68_reg_4064(3),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(548),
      Q => local_temp_V_68_reg_4064(4),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(549),
      Q => local_temp_V_68_reg_4064(5),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(550),
      Q => local_temp_V_68_reg_4064(6),
      R => '0'
    );
\local_temp_V_68_reg_4064_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(551),
      Q => local_temp_V_68_reg_4064(7),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(0),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(1),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(2),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(3),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(4),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(5),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(6),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_69_reg_4069_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_69_reg_4069(7),
      Q => local_temp_V_69_reg_4069_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(552),
      Q => local_temp_V_69_reg_4069(0),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(553),
      Q => local_temp_V_69_reg_4069(1),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(554),
      Q => local_temp_V_69_reg_4069(2),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(555),
      Q => local_temp_V_69_reg_4069(3),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(556),
      Q => local_temp_V_69_reg_4069(4),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(557),
      Q => local_temp_V_69_reg_4069(5),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(558),
      Q => local_temp_V_69_reg_4069(6),
      R => '0'
    );
\local_temp_V_69_reg_4069_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(559),
      Q => local_temp_V_69_reg_4069(7),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(560),
      Q => local_temp_V_70_reg_4074(0),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(561),
      Q => local_temp_V_70_reg_4074(1),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(562),
      Q => local_temp_V_70_reg_4074(2),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(563),
      Q => local_temp_V_70_reg_4074(3),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(564),
      Q => local_temp_V_70_reg_4074(4),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(565),
      Q => local_temp_V_70_reg_4074(5),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(566),
      Q => local_temp_V_70_reg_4074(6),
      R => '0'
    );
\local_temp_V_70_reg_4074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(567),
      Q => local_temp_V_70_reg_4074(7),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(8),
      Q => local_temp_V_73_reg_3684(0),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(9),
      Q => local_temp_V_73_reg_3684(1),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(10),
      Q => local_temp_V_73_reg_3684(2),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(11),
      Q => local_temp_V_73_reg_3684(3),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(12),
      Q => local_temp_V_73_reg_3684(4),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(13),
      Q => local_temp_V_73_reg_3684(5),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(14),
      Q => local_temp_V_73_reg_3684(6),
      R => '0'
    );
\local_temp_V_73_reg_3684_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(15),
      Q => local_temp_V_73_reg_3684(7),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(16),
      Q => local_temp_V_74_reg_3689(0),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(17),
      Q => local_temp_V_74_reg_3689(1),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(18),
      Q => local_temp_V_74_reg_3689(2),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(19),
      Q => local_temp_V_74_reg_3689(3),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(20),
      Q => local_temp_V_74_reg_3689(4),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(21),
      Q => local_temp_V_74_reg_3689(5),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(22),
      Q => local_temp_V_74_reg_3689(6),
      R => '0'
    );
\local_temp_V_74_reg_3689_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(23),
      Q => local_temp_V_74_reg_3689(7),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(24),
      Q => local_temp_V_75_reg_3694(0),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(25),
      Q => local_temp_V_75_reg_3694(1),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(26),
      Q => local_temp_V_75_reg_3694(2),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(27),
      Q => local_temp_V_75_reg_3694(3),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(28),
      Q => local_temp_V_75_reg_3694(4),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(29),
      Q => local_temp_V_75_reg_3694(5),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(30),
      Q => local_temp_V_75_reg_3694(6),
      R => '0'
    );
\local_temp_V_75_reg_3694_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(31),
      Q => local_temp_V_75_reg_3694(7),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(40),
      Q => local_temp_V_77_reg_3704(0),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(41),
      Q => local_temp_V_77_reg_3704(1),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(42),
      Q => local_temp_V_77_reg_3704(2),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(43),
      Q => local_temp_V_77_reg_3704(3),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(44),
      Q => local_temp_V_77_reg_3704(4),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(45),
      Q => local_temp_V_77_reg_3704(5),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(46),
      Q => local_temp_V_77_reg_3704(6),
      R => '0'
    );
\local_temp_V_77_reg_3704_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(47),
      Q => local_temp_V_77_reg_3704(7),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(0),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(1),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(2),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(3),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(4),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(5),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(6),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_78_reg_3709_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => local_temp_V_78_reg_3709(7),
      Q => local_temp_V_78_reg_3709_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(48),
      Q => local_temp_V_78_reg_3709(0),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(49),
      Q => local_temp_V_78_reg_3709(1),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(50),
      Q => local_temp_V_78_reg_3709(2),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(51),
      Q => local_temp_V_78_reg_3709(3),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(52),
      Q => local_temp_V_78_reg_3709(4),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(53),
      Q => local_temp_V_78_reg_3709(5),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(54),
      Q => local_temp_V_78_reg_3709(6),
      R => '0'
    );
\local_temp_V_78_reg_3709_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(55),
      Q => local_temp_V_78_reg_3709(7),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(56),
      Q => local_temp_V_79_reg_3714(0),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(57),
      Q => local_temp_V_79_reg_3714(1),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(58),
      Q => local_temp_V_79_reg_3714(2),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(59),
      Q => local_temp_V_79_reg_3714(3),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(60),
      Q => local_temp_V_79_reg_3714(4),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(61),
      Q => local_temp_V_79_reg_3714(5),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(62),
      Q => local_temp_V_79_reg_3714(6),
      R => '0'
    );
\local_temp_V_79_reg_3714_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(63),
      Q => local_temp_V_79_reg_3714(7),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(80),
      Q => local_temp_V_9_reg_3774(0),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(81),
      Q => local_temp_V_9_reg_3774(1),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(82),
      Q => local_temp_V_9_reg_3774(2),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(83),
      Q => local_temp_V_9_reg_3774(3),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(84),
      Q => local_temp_V_9_reg_3774(4),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(85),
      Q => local_temp_V_9_reg_3774(5),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(86),
      Q => local_temp_V_9_reg_3774(6),
      R => '0'
    );
\local_temp_V_9_reg_3774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => weights_V_TDATA_int_regslice(87),
      Q => local_temp_V_9_reg_3774(7),
      R => '0'
    );
mac_muladd_8s_3ns_11s_12_4_1_U25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U2_n_3,
      P(9) => mul_8s_3ns_11_1_1_U2_n_4,
      P(8) => mul_8s_3ns_11_1_1_U2_n_5,
      P(7) => mul_8s_3ns_11_1_1_U2_n_6,
      P(6) => mul_8s_3ns_11_1_1_U2_n_7,
      P(5) => mul_8s_3ns_11_1_1_U2_n_8,
      P(4) => mul_8s_3ns_11_1_1_U2_n_9,
      P(3) => mul_8s_3ns_11_1_1_U2_n_10,
      P(2) => mul_8s_3ns_11_1_1_U2_n_11,
      P(1) => mul_8s_3ns_11_1_1_U2_n_12,
      P(0) => mul_8s_3ns_11_1_1_U2_n_13,
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      p_reg_reg => mac_muladd_8s_3ns_11s_12_4_1_U26_n_15,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(7 downto 0)
    );
mac_muladd_8s_3ns_11s_12_4_1_U26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_0
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_14,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      \ap_CS_iter3_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U26_n_15,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U3_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U3_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U3_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U3_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U3_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U3_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U3_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U3_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U3_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U3_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U3_n_13,
      p_reg_reg_0 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(39 downto 32)
    );
mac_muladd_8s_3ns_11s_12_4_1_U27: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_1
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_14,
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      p_reg_reg => mac_muladd_8s_3ns_11s_12_4_1_U26_n_15,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U1_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U1_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U1_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U1_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U1_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U1_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U1_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U1_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U1_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U1_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U1_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(71 downto 64)
    );
mac_muladd_8s_3ns_11s_12_4_1_U28: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_2
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U28_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U5_n_3,
      P(9) => mul_8s_3ns_11_1_1_U5_n_4,
      P(8) => mul_8s_3ns_11_1_1_U5_n_5,
      P(7) => mul_8s_3ns_11_1_1_U5_n_6,
      P(6) => mul_8s_3ns_11_1_1_U5_n_7,
      P(5) => mul_8s_3ns_11_1_1_U5_n_8,
      P(4) => mul_8s_3ns_11_1_1_U5_n_9,
      P(3) => mul_8s_3ns_11_1_1_U5_n_10,
      P(2) => mul_8s_3ns_11_1_1_U5_n_11,
      P(1) => mul_8s_3ns_11_1_1_U5_n_12,
      P(0) => mul_8s_3ns_11_1_1_U5_n_13,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(79 downto 72)
    );
mac_muladd_8s_3ns_11s_12_4_1_U29: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_3
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_14,
      ap_clk => ap_clk,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg => mac_muladd_8s_3ns_11s_12_4_1_U26_n_15,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U6_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U6_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U6_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U6_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U6_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U6_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U6_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U6_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U6_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U6_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U6_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(111 downto 104)
    );
mac_muladd_8s_3ns_11s_12_4_1_U30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_4
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U4_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U4_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U4_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U4_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U4_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U4_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U4_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U4_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U4_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U4_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U4_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(143 downto 136)
    );
mac_muladd_8s_3ns_11s_12_4_1_U31: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_5
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U31_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U8_n_3,
      P(9) => mul_8s_3ns_11_1_1_U8_n_4,
      P(8) => mul_8s_3ns_11_1_1_U8_n_5,
      P(7) => mul_8s_3ns_11_1_1_U8_n_6,
      P(6) => mul_8s_3ns_11_1_1_U8_n_7,
      P(5) => mul_8s_3ns_11_1_1_U8_n_8,
      P(4) => mul_8s_3ns_11_1_1_U8_n_9,
      P(3) => mul_8s_3ns_11_1_1_U8_n_10,
      P(2) => mul_8s_3ns_11_1_1_U8_n_11,
      P(1) => mul_8s_3ns_11_1_1_U8_n_12,
      P(0) => mul_8s_3ns_11_1_1_U8_n_13,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(151 downto 144)
    );
mac_muladd_8s_3ns_11s_12_4_1_U32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_6
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U9_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U9_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U9_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U9_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U9_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U9_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U9_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U9_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U9_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U9_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U9_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(183 downto 176)
    );
mac_muladd_8s_3ns_11s_12_4_1_U33: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_7
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U7_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U7_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U7_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U7_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U7_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U7_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U7_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U7_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U7_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U7_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U7_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(215 downto 208)
    );
mac_muladd_8s_3ns_11s_12_4_1_U34: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_8
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U34_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U11_n_3,
      P(9) => mul_8s_3ns_11_1_1_U11_n_4,
      P(8) => mul_8s_3ns_11_1_1_U11_n_5,
      P(7) => mul_8s_3ns_11_1_1_U11_n_6,
      P(6) => mul_8s_3ns_11_1_1_U11_n_7,
      P(5) => mul_8s_3ns_11_1_1_U11_n_8,
      P(4) => mul_8s_3ns_11_1_1_U11_n_9,
      P(3) => mul_8s_3ns_11_1_1_U11_n_10,
      P(2) => mul_8s_3ns_11_1_1_U11_n_11,
      P(1) => mul_8s_3ns_11_1_1_U11_n_12,
      P(0) => mul_8s_3ns_11_1_1_U11_n_13,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(223 downto 216)
    );
mac_muladd_8s_3ns_11s_12_4_1_U35: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_9
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U12_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U12_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U12_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U12_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U12_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U12_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U12_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U12_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U12_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U12_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U12_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(255 downto 248)
    );
mac_muladd_8s_3ns_11s_12_4_1_U36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_10
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U10_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U10_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U10_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U10_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U10_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U10_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U10_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U10_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U10_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U10_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U10_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(287 downto 280)
    );
mac_muladd_8s_3ns_11s_12_4_1_U37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_11
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U37_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U14_n_3,
      P(9) => mul_8s_3ns_11_1_1_U14_n_4,
      P(8) => mul_8s_3ns_11_1_1_U14_n_5,
      P(7) => mul_8s_3ns_11_1_1_U14_n_6,
      P(6) => mul_8s_3ns_11_1_1_U14_n_7,
      P(5) => mul_8s_3ns_11_1_1_U14_n_8,
      P(4) => mul_8s_3ns_11_1_1_U14_n_9,
      P(3) => mul_8s_3ns_11_1_1_U14_n_10,
      P(2) => mul_8s_3ns_11_1_1_U14_n_11,
      P(1) => mul_8s_3ns_11_1_1_U14_n_12,
      P(0) => mul_8s_3ns_11_1_1_U14_n_13,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(295 downto 288)
    );
mac_muladd_8s_3ns_11s_12_4_1_U38: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_12
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U15_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U15_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U15_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U15_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U15_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U15_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U15_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U15_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U15_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U15_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U15_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(327 downto 320)
    );
mac_muladd_8s_3ns_11s_12_4_1_U39: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_13
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U13_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U13_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U13_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U13_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U13_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U13_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U13_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U13_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U13_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U13_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U13_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(359 downto 352)
    );
mac_muladd_8s_3ns_11s_12_4_1_U40: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_14
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U40_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U17_n_3,
      P(9) => mul_8s_3ns_11_1_1_U17_n_4,
      P(8) => mul_8s_3ns_11_1_1_U17_n_5,
      P(7) => mul_8s_3ns_11_1_1_U17_n_6,
      P(6) => mul_8s_3ns_11_1_1_U17_n_7,
      P(5) => mul_8s_3ns_11_1_1_U17_n_8,
      P(4) => mul_8s_3ns_11_1_1_U17_n_9,
      P(3) => mul_8s_3ns_11_1_1_U17_n_10,
      P(2) => mul_8s_3ns_11_1_1_U17_n_11,
      P(1) => mul_8s_3ns_11_1_1_U17_n_12,
      P(0) => mul_8s_3ns_11_1_1_U17_n_13,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(367 downto 360)
    );
mac_muladd_8s_3ns_11s_12_4_1_U41: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_15
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U18_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U18_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U18_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U18_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U18_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U18_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U18_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U18_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U18_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U18_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U18_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(399 downto 392)
    );
mac_muladd_8s_3ns_11s_12_4_1_U42: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_16
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U16_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U16_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U16_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U16_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U16_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U16_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U16_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U16_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U16_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U16_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U16_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(431 downto 424)
    );
mac_muladd_8s_3ns_11s_12_4_1_U43: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_17
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U43_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U20_n_3,
      P(9) => mul_8s_3ns_11_1_1_U20_n_4,
      P(8) => mul_8s_3ns_11_1_1_U20_n_5,
      P(7) => mul_8s_3ns_11_1_1_U20_n_6,
      P(6) => mul_8s_3ns_11_1_1_U20_n_7,
      P(5) => mul_8s_3ns_11_1_1_U20_n_8,
      P(4) => mul_8s_3ns_11_1_1_U20_n_9,
      P(3) => mul_8s_3ns_11_1_1_U20_n_10,
      P(2) => mul_8s_3ns_11_1_1_U20_n_11,
      P(1) => mul_8s_3ns_11_1_1_U20_n_12,
      P(0) => mul_8s_3ns_11_1_1_U20_n_13,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(439 downto 432)
    );
mac_muladd_8s_3ns_11s_12_4_1_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_18
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U21_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U21_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U21_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U21_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U21_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U21_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U21_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U21_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U21_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U21_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U21_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(471 downto 464)
    );
mac_muladd_8s_3ns_11s_12_4_1_U45: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_19
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U19_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U19_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U19_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U19_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U19_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U19_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U19_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U19_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U19_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U19_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U19_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(503 downto 496)
    );
mac_muladd_8s_3ns_11s_12_4_1_U46: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_20
     port map (
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U46_n_14,
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(10) => mul_8s_3ns_11_1_1_U23_n_3,
      P(9) => mul_8s_3ns_11_1_1_U23_n_4,
      P(8) => mul_8s_3ns_11_1_1_U23_n_5,
      P(7) => mul_8s_3ns_11_1_1_U23_n_6,
      P(6) => mul_8s_3ns_11_1_1_U23_n_7,
      P(5) => mul_8s_3ns_11_1_1_U23_n_8,
      P(4) => mul_8s_3ns_11_1_1_U23_n_9,
      P(3) => mul_8s_3ns_11_1_1_U23_n_10,
      P(2) => mul_8s_3ns_11_1_1_U23_n_11,
      P(1) => mul_8s_3ns_11_1_1_U23_n_12,
      P(0) => mul_8s_3ns_11_1_1_U23_n_13,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(2 downto 0),
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(511 downto 504)
    );
mac_muladd_8s_3ns_11s_12_4_1_U47: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_21
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_14,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(14 downto 12),
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U24_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U24_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U24_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U24_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U24_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U24_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U24_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U24_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U24_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U24_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U24_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(543 downto 536)
    );
mac_muladd_8s_3ns_11s_12_4_1_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_22
     port map (
      E(0) => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_14,
      Q(0) => Q(2),
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter7_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3188_ce => grp_fu_3188_ce,
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      in0_V_TDATA_int_regslice(2 downto 0) => in0_V_TDATA_int_regslice(26 downto 24),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U22_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U22_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U22_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U22_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U22_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U22_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U22_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U22_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U22_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U22_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U22_n_13,
      weights_V_TDATA_int_regslice(7 downto 0) => weights_V_TDATA_int_regslice(575 downto 568)
    );
mac_muladd_8s_3ns_12s_13_4_1_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_14,
      Q(7 downto 0) => local_temp_V_74_reg_3689(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U49_n_15,
      \add_ln840_7_reg_4641_reg[13]\(0) => add_ln840_4_reg_4521(11),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U27_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U50: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_23
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_15,
      Q(7 downto 0) => local_temp_V_79_reg_3714(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U26_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U51: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_24
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_14,
      Q(7 downto 0) => local_temp_V_11_reg_3779(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U51_n_15,
      \add_ln840_16_reg_4651_reg[13]\(0) => add_ln840_13_reg_4536(11),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U30_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U52: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_25
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_15,
      Q(7 downto 0) => local_temp_V_16_reg_3804(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U29_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_26
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_14,
      Q(7 downto 0) => local_temp_V_20_reg_3824(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U53_n_15,
      \add_ln840_25_reg_4661_reg[13]\(0) => add_ln840_22_reg_4551(11),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U33_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_27
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_15,
      Q(7 downto 0) => local_temp_V_25_reg_3849(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U32_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_28
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_14,
      Q(7 downto 0) => local_temp_V_29_reg_3869(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U55_n_15,
      \add_ln840_34_reg_4671_reg[13]\(0) => add_ln840_31_reg_4566(11),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U36_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_29
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_15,
      Q(7 downto 0) => local_temp_V_34_reg_3894(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U35_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_30
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_14,
      Q(7 downto 0) => local_temp_V_38_reg_3914(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U57_n_15,
      \add_ln840_43_reg_4681_reg[13]\(0) => add_ln840_40_reg_4581(11),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U39_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_31
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_15,
      Q(7 downto 0) => local_temp_V_43_reg_3939(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U38_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_32
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_14,
      Q(7 downto 0) => local_temp_V_47_reg_3959(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U59_n_15,
      \add_ln840_52_reg_4691_reg[13]\(0) => add_ln840_49_reg_4596(11),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U42_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_33
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_15,
      Q(7 downto 0) => local_temp_V_52_reg_3984(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U41_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_34
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_14,
      Q(7 downto 0) => local_temp_V_56_reg_4004(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U61_n_15,
      \add_ln840_61_reg_4701_reg[13]\(0) => add_ln840_58_reg_4611(11),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U45_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_35
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_15,
      Q(7 downto 0) => local_temp_V_61_reg_4029(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U44_n_14
    );
mac_muladd_8s_3ns_12s_13_4_1_U63: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_36
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_14,
      Q(7 downto 0) => local_temp_V_65_reg_4049(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U63_n_17,
      \add_ln840_70_reg_4711_reg[13]\(0) => add_ln840_67_reg_4626(11),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(2 downto 0) => r_V_2_reg_3734(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U48_n_14,
      p_reg_reg_1 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16,
      p_reg_reg_2(0) => Q(2)
    );
mac_muladd_8s_3ns_12s_13_4_1_U64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_37
     port map (
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_15,
      Q(7 downto 0) => local_temp_V_70_reg_4074(7 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      grp_fu_3396_ce => grp_fu_3396_ce,
      p_reg_reg(2 downto 0) => r_V_7_reg_3759(2 downto 0),
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U47_n_14
    );
mac_muladd_8s_3ns_13s_15_4_1_U65: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_7,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_8,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U50_n_15,
      Q(7 downto 0) => local_temp_V_78_reg_3709_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_4,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_5,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_6,
      \accu_V_16_reg_4716_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_9,
      \accu_V_16_reg_4716_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_10,
      \accu_V_16_reg_4716_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_11,
      \accu_V_16_reg_4716_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_12,
      \accu_V_16_reg_4716_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_28,
      \accu_V_16_reg_4716_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_29,
      \accu_V_16_reg_4716_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_30,
      \accu_V_16_reg_4716_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_31,
      \accu_V_16_reg_4716_reg[14]\(13 downto 0) => add_ln840_7_reg_4641(13 downto 0),
      \accu_V_16_reg_4716_reg[14]_0\ => \accu_V_16_fu_2113_p2__0_carry_i_8_n_3\,
      \accu_V_16_reg_4716_reg[14]_1\(14 downto 0) => accu_V_fu_478(14 downto 0),
      \accu_V_16_reg_4716_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_17,
      \accu_V_16_reg_4716_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_18,
      \accu_V_16_reg_4716_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_19,
      \accu_V_16_reg_4716_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_20,
      \accu_V_16_reg_4716_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_21,
      \accu_V_16_reg_4716_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_22,
      \accu_V_16_reg_4716_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_23,
      \accu_V_16_reg_4716_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_13,
      \accu_V_16_reg_4716_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_14,
      \accu_V_16_reg_4716_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_15,
      \accu_V_16_reg_4716_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_16,
      \accu_V_16_reg_4716_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_24,
      \accu_V_16_reg_4716_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_25,
      \accu_V_16_reg_4716_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_26,
      \accu_V_16_reg_4716_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U65_n_27,
      \ap_CS_iter2_fsm_reg[1]\ => mac_muladd_8s_3ns_13s_15_4_1_U65_n_3,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0),
      p_reg_reg_0(0) => Q(2)
    );
mac_muladd_8s_3ns_13s_15_4_1_U66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_38
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_7,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U52_n_15,
      Q(7 downto 0) => local_temp_V_15_reg_3799_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_5,
      \accu_V_17_reg_4727_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_8,
      \accu_V_17_reg_4727_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_9,
      \accu_V_17_reg_4727_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_10,
      \accu_V_17_reg_4727_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_11,
      \accu_V_17_reg_4727_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_27,
      \accu_V_17_reg_4727_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_28,
      \accu_V_17_reg_4727_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_29,
      \accu_V_17_reg_4727_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_30,
      \accu_V_17_reg_4727_reg[14]\(13 downto 0) => add_ln840_16_reg_4651(13 downto 0),
      \accu_V_17_reg_4727_reg[14]_0\ => \accu_V_16_fu_2113_p2__0_carry_i_8_n_3\,
      \accu_V_17_reg_4727_reg[14]_1\(14 downto 0) => accu_V_1_fu_482(14 downto 0),
      \accu_V_17_reg_4727_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_16,
      \accu_V_17_reg_4727_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_17,
      \accu_V_17_reg_4727_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_18,
      \accu_V_17_reg_4727_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_19,
      \accu_V_17_reg_4727_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_20,
      \accu_V_17_reg_4727_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_21,
      \accu_V_17_reg_4727_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_22,
      \accu_V_17_reg_4727_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_12,
      \accu_V_17_reg_4727_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_13,
      \accu_V_17_reg_4727_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_14,
      \accu_V_17_reg_4727_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_15,
      \accu_V_17_reg_4727_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_23,
      \accu_V_17_reg_4727_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_24,
      \accu_V_17_reg_4727_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_25,
      \accu_V_17_reg_4727_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U66_n_26,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg => mac_muladd_8s_3ns_13s_15_4_1_U65_n_3,
      p_reg_reg_0(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0)
    );
mac_muladd_8s_3ns_13s_15_4_1_U67: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_39
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_7,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U54_n_15,
      Q(7 downto 0) => local_temp_V_24_reg_3844_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_5,
      \accu_V_18_reg_4738_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_8,
      \accu_V_18_reg_4738_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_9,
      \accu_V_18_reg_4738_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_10,
      \accu_V_18_reg_4738_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_11,
      \accu_V_18_reg_4738_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_27,
      \accu_V_18_reg_4738_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_28,
      \accu_V_18_reg_4738_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_29,
      \accu_V_18_reg_4738_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_30,
      \accu_V_18_reg_4738_reg[14]\(13 downto 0) => add_ln840_25_reg_4661(13 downto 0),
      \accu_V_18_reg_4738_reg[14]_0\ => \accu_V_16_fu_2113_p2__0_carry_i_8_n_3\,
      \accu_V_18_reg_4738_reg[14]_1\(14 downto 0) => accu_V_2_fu_486(14 downto 0),
      \accu_V_18_reg_4738_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_16,
      \accu_V_18_reg_4738_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_17,
      \accu_V_18_reg_4738_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_18,
      \accu_V_18_reg_4738_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_19,
      \accu_V_18_reg_4738_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_20,
      \accu_V_18_reg_4738_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_21,
      \accu_V_18_reg_4738_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_22,
      \accu_V_18_reg_4738_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_12,
      \accu_V_18_reg_4738_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_13,
      \accu_V_18_reg_4738_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_14,
      \accu_V_18_reg_4738_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_15,
      \accu_V_18_reg_4738_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_23,
      \accu_V_18_reg_4738_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_24,
      \accu_V_18_reg_4738_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_25,
      \accu_V_18_reg_4738_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U67_n_26,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0)
    );
mac_muladd_8s_3ns_13s_15_4_1_U68: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_40
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_7,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U56_n_15,
      Q(7 downto 0) => local_temp_V_33_reg_3889_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_5,
      \accu_V_19_reg_4749_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_8,
      \accu_V_19_reg_4749_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_9,
      \accu_V_19_reg_4749_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_10,
      \accu_V_19_reg_4749_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_11,
      \accu_V_19_reg_4749_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_27,
      \accu_V_19_reg_4749_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_28,
      \accu_V_19_reg_4749_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_29,
      \accu_V_19_reg_4749_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_30,
      \accu_V_19_reg_4749_reg[14]\(13 downto 0) => add_ln840_34_reg_4671(13 downto 0),
      \accu_V_19_reg_4749_reg[14]_0\(14 downto 0) => accu_V_3_fu_490(14 downto 0),
      \accu_V_19_reg_4749_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_16,
      \accu_V_19_reg_4749_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_17,
      \accu_V_19_reg_4749_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_18,
      \accu_V_19_reg_4749_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_19,
      \accu_V_19_reg_4749_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_20,
      \accu_V_19_reg_4749_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_21,
      \accu_V_19_reg_4749_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_22,
      \accu_V_19_reg_4749_reg[3]_0\ => \accu_V_19_fu_2155_p2__0_carry_i_8_n_3\,
      \accu_V_19_reg_4749_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_12,
      \accu_V_19_reg_4749_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_13,
      \accu_V_19_reg_4749_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_14,
      \accu_V_19_reg_4749_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_15,
      \accu_V_19_reg_4749_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_23,
      \accu_V_19_reg_4749_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_24,
      \accu_V_19_reg_4749_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_25,
      \accu_V_19_reg_4749_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U68_n_26,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0)
    );
mac_muladd_8s_3ns_13s_15_4_1_U69: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_41
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_7,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U58_n_15,
      Q(7 downto 0) => local_temp_V_42_reg_3934_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_5,
      \accu_V_20_reg_4760_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_8,
      \accu_V_20_reg_4760_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_9,
      \accu_V_20_reg_4760_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_10,
      \accu_V_20_reg_4760_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_11,
      \accu_V_20_reg_4760_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_27,
      \accu_V_20_reg_4760_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_28,
      \accu_V_20_reg_4760_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_29,
      \accu_V_20_reg_4760_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_30,
      \accu_V_20_reg_4760_reg[14]\(13 downto 0) => add_ln840_43_reg_4681(13 downto 0),
      \accu_V_20_reg_4760_reg[14]_0\(14 downto 0) => accu_V_4_fu_494(14 downto 0),
      \accu_V_20_reg_4760_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_16,
      \accu_V_20_reg_4760_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_17,
      \accu_V_20_reg_4760_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_18,
      \accu_V_20_reg_4760_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_19,
      \accu_V_20_reg_4760_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_20,
      \accu_V_20_reg_4760_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_21,
      \accu_V_20_reg_4760_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_22,
      \accu_V_20_reg_4760_reg[3]_0\ => \accu_V_19_fu_2155_p2__0_carry_i_8_n_3\,
      \accu_V_20_reg_4760_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_12,
      \accu_V_20_reg_4760_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_13,
      \accu_V_20_reg_4760_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_14,
      \accu_V_20_reg_4760_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_15,
      \accu_V_20_reg_4760_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_23,
      \accu_V_20_reg_4760_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_24,
      \accu_V_20_reg_4760_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_25,
      \accu_V_20_reg_4760_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U69_n_26,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0)
    );
mac_muladd_8s_3ns_13s_15_4_1_U70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_42
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_7,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U60_n_15,
      Q(7 downto 0) => local_temp_V_51_reg_3979_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_5,
      \accu_V_21_reg_4771_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_8,
      \accu_V_21_reg_4771_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_9,
      \accu_V_21_reg_4771_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_10,
      \accu_V_21_reg_4771_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_11,
      \accu_V_21_reg_4771_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_27,
      \accu_V_21_reg_4771_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_28,
      \accu_V_21_reg_4771_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_29,
      \accu_V_21_reg_4771_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_30,
      \accu_V_21_reg_4771_reg[14]\(13 downto 0) => add_ln840_52_reg_4691(13 downto 0),
      \accu_V_21_reg_4771_reg[14]_0\(14 downto 0) => accu_V_5_fu_498(14 downto 0),
      \accu_V_21_reg_4771_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_16,
      \accu_V_21_reg_4771_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_17,
      \accu_V_21_reg_4771_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_18,
      \accu_V_21_reg_4771_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_19,
      \accu_V_21_reg_4771_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_20,
      \accu_V_21_reg_4771_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_21,
      \accu_V_21_reg_4771_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_22,
      \accu_V_21_reg_4771_reg[3]_0\ => \accu_V_19_fu_2155_p2__0_carry_i_8_n_3\,
      \accu_V_21_reg_4771_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_12,
      \accu_V_21_reg_4771_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_13,
      \accu_V_21_reg_4771_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_14,
      \accu_V_21_reg_4771_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_15,
      \accu_V_21_reg_4771_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_23,
      \accu_V_21_reg_4771_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_24,
      \accu_V_21_reg_4771_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_25,
      \accu_V_21_reg_4771_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U70_n_26,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0)
    );
mac_muladd_8s_3ns_13s_15_4_1_U71: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_43
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_6,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_7,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U62_n_15,
      Q(7 downto 0) => local_temp_V_60_reg_4024_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_3,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_4,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_5,
      \accu_V_22_reg_4782_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_8,
      \accu_V_22_reg_4782_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_9,
      \accu_V_22_reg_4782_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_10,
      \accu_V_22_reg_4782_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_11,
      \accu_V_22_reg_4782_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_27,
      \accu_V_22_reg_4782_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_28,
      \accu_V_22_reg_4782_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_29,
      \accu_V_22_reg_4782_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_30,
      \accu_V_22_reg_4782_reg[14]\(13 downto 0) => add_ln840_61_reg_4701(13 downto 0),
      \accu_V_22_reg_4782_reg[14]_0\(14 downto 0) => accu_V_6_fu_502(14 downto 0),
      \accu_V_22_reg_4782_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_16,
      \accu_V_22_reg_4782_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_17,
      \accu_V_22_reg_4782_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_18,
      \accu_V_22_reg_4782_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_19,
      \accu_V_22_reg_4782_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_20,
      \accu_V_22_reg_4782_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_21,
      \accu_V_22_reg_4782_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_22,
      \accu_V_22_reg_4782_reg[3]_0\ => \accu_V_19_fu_2155_p2__0_carry_i_8_n_3\,
      \accu_V_22_reg_4782_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_12,
      \accu_V_22_reg_4782_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_13,
      \accu_V_22_reg_4782_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_14,
      \accu_V_22_reg_4782_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_15,
      \accu_V_22_reg_4782_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_23,
      \accu_V_22_reg_4782_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_24,
      \accu_V_22_reg_4782_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_25,
      \accu_V_22_reg_4782_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U71_n_26,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0)
    );
mac_muladd_8s_3ns_13s_15_4_1_U72: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_44
     port map (
      DI(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_7,
      DI(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_8,
      P(12) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_3,
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_4,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_5,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_6,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_7,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_8,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_9,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_10,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_11,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_12,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_13,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_14,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U64_n_15,
      Q(7 downto 0) => local_temp_V_69_reg_4069_pp0_iter1_reg(7 downto 0),
      S(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_4,
      S(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_5,
      S(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_6,
      \accu_V_23_reg_4793_reg[10]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_9,
      \accu_V_23_reg_4793_reg[10]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_10,
      \accu_V_23_reg_4793_reg[10]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_11,
      \accu_V_23_reg_4793_reg[10]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_12,
      \accu_V_23_reg_4793_reg[11]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_28,
      \accu_V_23_reg_4793_reg[11]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_29,
      \accu_V_23_reg_4793_reg[11]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_30,
      \accu_V_23_reg_4793_reg[11]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_31,
      \accu_V_23_reg_4793_reg[14]\(13 downto 0) => add_ln840_70_reg_4711(13 downto 0),
      \accu_V_23_reg_4793_reg[14]_0\(14 downto 0) => accu_V_7_fu_506(14 downto 0),
      \accu_V_23_reg_4793_reg[2]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_17,
      \accu_V_23_reg_4793_reg[2]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_18,
      \accu_V_23_reg_4793_reg[2]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_19,
      \accu_V_23_reg_4793_reg[3]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_20,
      \accu_V_23_reg_4793_reg[3]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_21,
      \accu_V_23_reg_4793_reg[3]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_22,
      \accu_V_23_reg_4793_reg[3]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_23,
      \accu_V_23_reg_4793_reg[3]_0\ => \accu_V_19_fu_2155_p2__0_carry_i_8_n_3\,
      \accu_V_23_reg_4793_reg[6]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_13,
      \accu_V_23_reg_4793_reg[6]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_14,
      \accu_V_23_reg_4793_reg[6]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_15,
      \accu_V_23_reg_4793_reg[6]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_16,
      \accu_V_23_reg_4793_reg[7]\(3) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_24,
      \accu_V_23_reg_4793_reg[7]\(2) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_25,
      \accu_V_23_reg_4793_reg[7]\(1) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_26,
      \accu_V_23_reg_4793_reg[7]\(0) => mac_muladd_8s_3ns_13s_15_4_1_U72_n_27,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      grp_fu_3540_ce => grp_fu_3540_ce,
      p_reg_reg(2 downto 0) => r_V_6_reg_3754_pp0_iter1_reg(2 downto 0),
      p_reg_reg_0 => mac_muladd_8s_3ns_11s_12_4_1_U48_n_16
    );
mul_8s_3ns_11_1_1_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U1_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U1_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U1_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U1_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U1_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U1_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U1_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U1_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U1_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U1_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U1_n_13,
      dout_1 => mac_muladd_8s_3ns_13s_15_4_1_U65_n_3,
      dout_2(7 downto 0) => local_temp_V_73_reg_3684(7 downto 0)
    );
mul_8s_3ns_11_1_1_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_45
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U10_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U10_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U10_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U10_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U10_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U10_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U10_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U10_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U10_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U10_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U10_n_13,
      dout_1(7 downto 0) => local_temp_V_28_reg_3864(7 downto 0)
    );
mul_8s_3ns_11_1_1_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_46
     port map (
      P(10) => mul_8s_3ns_11_1_1_U11_n_3,
      P(9) => mul_8s_3ns_11_1_1_U11_n_4,
      P(8) => mul_8s_3ns_11_1_1_U11_n_5,
      P(7) => mul_8s_3ns_11_1_1_U11_n_6,
      P(6) => mul_8s_3ns_11_1_1_U11_n_7,
      P(5) => mul_8s_3ns_11_1_1_U11_n_8,
      P(4) => mul_8s_3ns_11_1_1_U11_n_9,
      P(3) => mul_8s_3ns_11_1_1_U11_n_10,
      P(2) => mul_8s_3ns_11_1_1_U11_n_11,
      P(1) => mul_8s_3ns_11_1_1_U11_n_12,
      P(0) => mul_8s_3ns_11_1_1_U11_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_30_reg_3874(7 downto 0)
    );
mul_8s_3ns_11_1_1_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_47
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U12_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U12_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U12_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U12_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U12_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U12_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U12_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U12_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U12_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U12_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U12_n_13,
      dout_1(7 downto 0) => local_temp_V_32_reg_3884(7 downto 0)
    );
mul_8s_3ns_11_1_1_U13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_48
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U13_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U13_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U13_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U13_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U13_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U13_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U13_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U13_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U13_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U13_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U13_n_13,
      dout_1(7 downto 0) => local_temp_V_37_reg_3909(7 downto 0)
    );
mul_8s_3ns_11_1_1_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_49
     port map (
      P(10) => mul_8s_3ns_11_1_1_U14_n_3,
      P(9) => mul_8s_3ns_11_1_1_U14_n_4,
      P(8) => mul_8s_3ns_11_1_1_U14_n_5,
      P(7) => mul_8s_3ns_11_1_1_U14_n_6,
      P(6) => mul_8s_3ns_11_1_1_U14_n_7,
      P(5) => mul_8s_3ns_11_1_1_U14_n_8,
      P(4) => mul_8s_3ns_11_1_1_U14_n_9,
      P(3) => mul_8s_3ns_11_1_1_U14_n_10,
      P(2) => mul_8s_3ns_11_1_1_U14_n_11,
      P(1) => mul_8s_3ns_11_1_1_U14_n_12,
      P(0) => mul_8s_3ns_11_1_1_U14_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_39_reg_3919(7 downto 0)
    );
mul_8s_3ns_11_1_1_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_50
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U15_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U15_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U15_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U15_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U15_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U15_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U15_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U15_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U15_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U15_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U15_n_13,
      dout_1(7 downto 0) => local_temp_V_41_reg_3929(7 downto 0)
    );
mul_8s_3ns_11_1_1_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_51
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U16_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U16_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U16_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U16_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U16_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U16_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U16_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U16_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U16_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U16_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U16_n_13,
      dout_1(7 downto 0) => local_temp_V_46_reg_3954(7 downto 0)
    );
mul_8s_3ns_11_1_1_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_52
     port map (
      P(10) => mul_8s_3ns_11_1_1_U17_n_3,
      P(9) => mul_8s_3ns_11_1_1_U17_n_4,
      P(8) => mul_8s_3ns_11_1_1_U17_n_5,
      P(7) => mul_8s_3ns_11_1_1_U17_n_6,
      P(6) => mul_8s_3ns_11_1_1_U17_n_7,
      P(5) => mul_8s_3ns_11_1_1_U17_n_8,
      P(4) => mul_8s_3ns_11_1_1_U17_n_9,
      P(3) => mul_8s_3ns_11_1_1_U17_n_10,
      P(2) => mul_8s_3ns_11_1_1_U17_n_11,
      P(1) => mul_8s_3ns_11_1_1_U17_n_12,
      P(0) => mul_8s_3ns_11_1_1_U17_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_48_reg_3964(7 downto 0)
    );
mul_8s_3ns_11_1_1_U18: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_53
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U18_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U18_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U18_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U18_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U18_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U18_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U18_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U18_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U18_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U18_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U18_n_13,
      dout_1(7 downto 0) => local_temp_V_50_reg_3974(7 downto 0)
    );
mul_8s_3ns_11_1_1_U19: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_54
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U19_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U19_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U19_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U19_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U19_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U19_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U19_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U19_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U19_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U19_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U19_n_13,
      dout_1(7 downto 0) => local_temp_V_55_reg_3999(7 downto 0)
    );
mul_8s_3ns_11_1_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_55
     port map (
      P(10) => mul_8s_3ns_11_1_1_U2_n_3,
      P(9) => mul_8s_3ns_11_1_1_U2_n_4,
      P(8) => mul_8s_3ns_11_1_1_U2_n_5,
      P(7) => mul_8s_3ns_11_1_1_U2_n_6,
      P(6) => mul_8s_3ns_11_1_1_U2_n_7,
      P(5) => mul_8s_3ns_11_1_1_U2_n_8,
      P(4) => mul_8s_3ns_11_1_1_U2_n_9,
      P(3) => mul_8s_3ns_11_1_1_U2_n_10,
      P(2) => mul_8s_3ns_11_1_1_U2_n_11,
      P(1) => mul_8s_3ns_11_1_1_U2_n_12,
      P(0) => mul_8s_3ns_11_1_1_U2_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      dout_0 => mac_muladd_8s_3ns_13s_15_4_1_U65_n_3,
      dout_1(7 downto 0) => local_temp_V_75_reg_3694(7 downto 0)
    );
mul_8s_3ns_11_1_1_U20: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_56
     port map (
      P(10) => mul_8s_3ns_11_1_1_U20_n_3,
      P(9) => mul_8s_3ns_11_1_1_U20_n_4,
      P(8) => mul_8s_3ns_11_1_1_U20_n_5,
      P(7) => mul_8s_3ns_11_1_1_U20_n_6,
      P(6) => mul_8s_3ns_11_1_1_U20_n_7,
      P(5) => mul_8s_3ns_11_1_1_U20_n_8,
      P(4) => mul_8s_3ns_11_1_1_U20_n_9,
      P(3) => mul_8s_3ns_11_1_1_U20_n_10,
      P(2) => mul_8s_3ns_11_1_1_U20_n_11,
      P(1) => mul_8s_3ns_11_1_1_U20_n_12,
      P(0) => mul_8s_3ns_11_1_1_U20_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_57_reg_4009(7 downto 0)
    );
mul_8s_3ns_11_1_1_U21: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_57
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U21_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U21_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U21_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U21_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U21_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U21_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U21_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U21_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U21_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U21_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U21_n_13,
      dout_1(7 downto 0) => local_temp_V_59_reg_4019(7 downto 0)
    );
mul_8s_3ns_11_1_1_U22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_58
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U22_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U22_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U22_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U22_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U22_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U22_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U22_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U22_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U22_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U22_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U22_n_13,
      dout_1(7 downto 0) => local_temp_V_64_reg_4044(7 downto 0),
      dout_2(0) => Q(2),
      icmp_ln249_reg_3675_pp0_iter6_reg => icmp_ln249_reg_3675_pp0_iter6_reg,
      icmp_ln290_reg_4804 => icmp_ln290_reg_4804,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
mul_8s_3ns_11_1_1_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_59
     port map (
      P(10) => mul_8s_3ns_11_1_1_U23_n_3,
      P(9) => mul_8s_3ns_11_1_1_U23_n_4,
      P(8) => mul_8s_3ns_11_1_1_U23_n_5,
      P(7) => mul_8s_3ns_11_1_1_U23_n_6,
      P(6) => mul_8s_3ns_11_1_1_U23_n_7,
      P(5) => mul_8s_3ns_11_1_1_U23_n_8,
      P(4) => mul_8s_3ns_11_1_1_U23_n_9,
      P(3) => mul_8s_3ns_11_1_1_U23_n_10,
      P(2) => mul_8s_3ns_11_1_1_U23_n_11,
      P(1) => mul_8s_3ns_11_1_1_U23_n_12,
      P(0) => mul_8s_3ns_11_1_1_U23_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_66_reg_4054(7 downto 0)
    );
mul_8s_3ns_11_1_1_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_60
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U24_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U24_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U24_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U24_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U24_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U24_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U24_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U24_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U24_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U24_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U24_n_13,
      dout_1(7 downto 0) => local_temp_V_68_reg_4064(7 downto 0)
    );
mul_8s_3ns_11_1_1_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_61
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U3_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U3_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U3_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U3_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U3_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U3_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U3_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U3_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U3_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U3_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U3_n_13,
      dout_1 => mac_muladd_8s_3ns_13s_15_4_1_U65_n_3,
      dout_2(7 downto 0) => local_temp_V_77_reg_3704(7 downto 0)
    );
mul_8s_3ns_11_1_1_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_62
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U4_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U4_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U4_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U4_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U4_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U4_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U4_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U4_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U4_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U4_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U4_n_13,
      dout_1(7 downto 0) => local_temp_V_9_reg_3774(7 downto 0)
    );
mul_8s_3ns_11_1_1_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_63
     port map (
      P(10) => mul_8s_3ns_11_1_1_U5_n_3,
      P(9) => mul_8s_3ns_11_1_1_U5_n_4,
      P(8) => mul_8s_3ns_11_1_1_U5_n_5,
      P(7) => mul_8s_3ns_11_1_1_U5_n_6,
      P(6) => mul_8s_3ns_11_1_1_U5_n_7,
      P(5) => mul_8s_3ns_11_1_1_U5_n_8,
      P(4) => mul_8s_3ns_11_1_1_U5_n_9,
      P(3) => mul_8s_3ns_11_1_1_U5_n_10,
      P(2) => mul_8s_3ns_11_1_1_U5_n_11,
      P(1) => mul_8s_3ns_11_1_1_U5_n_12,
      P(0) => mul_8s_3ns_11_1_1_U5_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_12_reg_3784(7 downto 0)
    );
mul_8s_3ns_11_1_1_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_64
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U6_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U6_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U6_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U6_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U6_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U6_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U6_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U6_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U6_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U6_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U6_n_13,
      dout_1 => mac_muladd_8s_3ns_13s_15_4_1_U65_n_3,
      dout_2(7 downto 0) => local_temp_V_14_reg_3794(7 downto 0)
    );
mul_8s_3ns_11_1_1_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_65
     port map (
      Q(2 downto 0) => r_V_1_reg_3729(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U7_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U7_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U7_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U7_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U7_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U7_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U7_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U7_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U7_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U7_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U7_n_13,
      dout_1(7 downto 0) => local_temp_V_19_reg_3819(7 downto 0)
    );
mul_8s_3ns_11_1_1_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_66
     port map (
      P(10) => mul_8s_3ns_11_1_1_U8_n_3,
      P(9) => mul_8s_3ns_11_1_1_U8_n_4,
      P(8) => mul_8s_3ns_11_1_1_U8_n_5,
      P(7) => mul_8s_3ns_11_1_1_U8_n_6,
      P(6) => mul_8s_3ns_11_1_1_U8_n_7,
      P(5) => mul_8s_3ns_11_1_1_U8_n_8,
      P(4) => mul_8s_3ns_11_1_1_U8_n_9,
      P(3) => mul_8s_3ns_11_1_1_U8_n_10,
      P(2) => mul_8s_3ns_11_1_1_U8_n_11,
      P(1) => mul_8s_3ns_11_1_1_U8_n_12,
      P(0) => mul_8s_3ns_11_1_1_U8_n_13,
      Q(2 downto 0) => r_V_3_reg_3739(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_21_reg_3829(7 downto 0)
    );
mul_8s_3ns_11_1_1_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_mul_8s_3ns_11_1_1_67
     port map (
      Q(2 downto 0) => r_V_5_reg_3749(2 downto 0),
      ap_NS_iter2_fsm111_out => ap_NS_iter2_fsm111_out,
      ap_NS_iter3_fsm110_out => ap_NS_iter3_fsm110_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U9_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U9_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U9_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U9_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U9_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U9_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U9_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U9_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U9_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U9_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U9_n_13,
      dout_1(7 downto 0) => local_temp_V_23_reg_3839(7 downto 0)
    );
\r_V_1_reg_3729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(3),
      Q => r_V_1_reg_3729(0),
      R => '0'
    );
\r_V_1_reg_3729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(4),
      Q => r_V_1_reg_3729(1),
      R => '0'
    );
\r_V_1_reg_3729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(5),
      Q => r_V_1_reg_3729(2),
      R => '0'
    );
\r_V_2_reg_3734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(6),
      Q => r_V_2_reg_3734(0),
      R => '0'
    );
\r_V_2_reg_3734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(7),
      Q => r_V_2_reg_3734(1),
      R => '0'
    );
\r_V_2_reg_3734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(8),
      Q => r_V_2_reg_3734(2),
      R => '0'
    );
\r_V_3_reg_3739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(9),
      Q => r_V_3_reg_3739(0),
      R => '0'
    );
\r_V_3_reg_3739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(10),
      Q => r_V_3_reg_3739(1),
      R => '0'
    );
\r_V_3_reg_3739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(11),
      Q => r_V_3_reg_3739(2),
      R => '0'
    );
\r_V_5_reg_3749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(15),
      Q => r_V_5_reg_3749(0),
      R => '0'
    );
\r_V_5_reg_3749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(16),
      Q => r_V_5_reg_3749(1),
      R => '0'
    );
\r_V_5_reg_3749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(17),
      Q => r_V_5_reg_3749(2),
      R => '0'
    );
\r_V_6_reg_3754_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => r_V_6_reg_3754(0),
      Q => r_V_6_reg_3754_pp0_iter1_reg(0),
      R => '0'
    );
\r_V_6_reg_3754_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => r_V_6_reg_3754(1),
      Q => r_V_6_reg_3754_pp0_iter1_reg(1),
      R => '0'
    );
\r_V_6_reg_3754_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm111_out,
      D => r_V_6_reg_3754(2),
      Q => r_V_6_reg_3754_pp0_iter1_reg(2),
      R => '0'
    );
\r_V_6_reg_3754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(18),
      Q => r_V_6_reg_3754(0),
      R => '0'
    );
\r_V_6_reg_3754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(19),
      Q => r_V_6_reg_3754(1),
      R => '0'
    );
\r_V_6_reg_3754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(20),
      Q => r_V_6_reg_3754(2),
      R => '0'
    );
\r_V_7_reg_3759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(21),
      Q => r_V_7_reg_3759(0),
      R => '0'
    );
\r_V_7_reg_3759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(22),
      Q => r_V_7_reg_3759(1),
      R => '0'
    );
\r_V_7_reg_3759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_stream_batch_fu_30_weights_v_tready\,
      D => in0_V_TDATA_int_regslice(23),
      Q => r_V_7_reg_3759(2),
      R => '0'
    );
result_V_14_fu_3056_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => result_V_14_fu_3056_p2_carry_n_3,
      CO(2) => result_V_14_fu_3056_p2_carry_n_4,
      CO(1) => result_V_14_fu_3056_p2_carry_n_5,
      CO(0) => result_V_14_fu_3056_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => result_V_14_fu_3056_p2_carry_i_1_n_3,
      DI(2) => '0',
      DI(1) => result_V_14_fu_3056_p2_carry_i_2_n_3,
      DI(0) => result_V_14_fu_3056_p2_carry_i_3_n_3,
      O(3 downto 0) => NLW_result_V_14_fu_3056_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => result_V_14_fu_3056_p2_carry_i_4_n_3,
      S(2) => result_V_14_fu_3056_p2_carry_i_5_n_3,
      S(1) => result_V_14_fu_3056_p2_carry_i_6_n_3,
      S(0) => result_V_14_fu_3056_p2_carry_i_7_n_3
    );
\result_V_14_fu_3056_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => result_V_14_fu_3056_p2_carry_n_3,
      CO(3) => zext_ln215_7_fu_3061_p1,
      CO(2) => \result_V_14_fu_3056_p2_carry__0_n_4\,
      CO(1) => \result_V_14_fu_3056_p2_carry__0_n_5\,
      CO(0) => \result_V_14_fu_3056_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \result_V_14_fu_3056_p2_carry__0_i_1_n_3\,
      DI(2) => '0',
      DI(1) => \result_V_14_fu_3056_p2_carry__0_i_2_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_result_V_14_fu_3056_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_7_fu_506(14),
      S(2) => \result_V_14_fu_3056_p2_carry__0_i_3_n_3\,
      S(1) => \result_V_14_fu_3056_p2_carry__0_i_4_n_3\,
      S(0) => \result_V_14_fu_3056_p2_carry__0_i_5_n_3\
    );
\result_V_14_fu_3056_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(14),
      O => \result_V_14_fu_3056_p2_carry__0_i_1_n_3\
    );
\result_V_14_fu_3056_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => \result_V_14_fu_3056_p2_carry__0_i_2_n_3\
    );
\result_V_14_fu_3056_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(13),
      I1 => accu_V_7_fu_506(12),
      O => \result_V_14_fu_3056_p2_carry__0_i_3_n_3\
    );
\result_V_14_fu_3056_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(11),
      I1 => accu_V_7_fu_506(10),
      O => \result_V_14_fu_3056_p2_carry__0_i_4_n_3\
    );
\result_V_14_fu_3056_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(9),
      I1 => accu_V_7_fu_506(8),
      O => \result_V_14_fu_3056_p2_carry__0_i_5_n_3\
    );
result_V_14_fu_3056_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_7_fu_506(6),
      I1 => accu_V_7_fu_506(7),
      O => result_V_14_fu_3056_p2_carry_i_1_n_3
    );
result_V_14_fu_3056_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(3),
      I1 => accu_V_7_fu_506(2),
      O => result_V_14_fu_3056_p2_carry_i_2_n_3
    );
result_V_14_fu_3056_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(1),
      I1 => accu_V_7_fu_506(0),
      O => result_V_14_fu_3056_p2_carry_i_3_n_3
    );
result_V_14_fu_3056_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_506(7),
      I1 => accu_V_7_fu_506(6),
      O => result_V_14_fu_3056_p2_carry_i_4_n_3
    );
result_V_14_fu_3056_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_7_fu_506(5),
      I1 => accu_V_7_fu_506(4),
      O => result_V_14_fu_3056_p2_carry_i_5_n_3
    );
result_V_14_fu_3056_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(3),
      I1 => accu_V_7_fu_506(2),
      O => result_V_14_fu_3056_p2_carry_i_6_n_3
    );
result_V_14_fu_3056_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_506(1),
      I1 => accu_V_7_fu_506(0),
      O => result_V_14_fu_3056_p2_carry_i_7_n_3
    );
result_V_2_fu_2390_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => result_V_2_fu_2390_p2_carry_n_3,
      CO(2) => result_V_2_fu_2390_p2_carry_n_4,
      CO(1) => result_V_2_fu_2390_p2_carry_n_5,
      CO(0) => result_V_2_fu_2390_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_1_fu_482(9),
      DI(2 downto 1) => B"00",
      DI(0) => result_V_2_fu_2390_p2_carry_i_1_n_3,
      O(3 downto 0) => NLW_result_V_2_fu_2390_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => result_V_2_fu_2390_p2_carry_i_2_n_3,
      S(2) => result_V_2_fu_2390_p2_carry_i_3_n_3,
      S(1) => result_V_2_fu_2390_p2_carry_i_4_n_3,
      S(0) => result_V_2_fu_2390_p2_carry_i_5_n_3
    );
\result_V_2_fu_2390_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => result_V_2_fu_2390_p2_carry_n_3,
      CO(3) => \NLW_result_V_2_fu_2390_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => zext_ln215_1_fu_2395_p1,
      CO(1) => \result_V_2_fu_2390_p2_carry__0_n_5\,
      CO(0) => \result_V_2_fu_2390_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \result_V_2_fu_2390_p2_carry__0_i_1_n_3\,
      DI(0) => \result_V_2_fu_2390_p2_carry__0_i_2_n_3\,
      O(3 downto 0) => \NLW_result_V_2_fu_2390_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \result_V_2_fu_2390_p2_carry__0_i_3_n_3\,
      S(1) => \result_V_2_fu_2390_p2_carry__0_i_4_n_3\,
      S(0) => \result_V_2_fu_2390_p2_carry__0_i_5_n_3\
    );
\result_V_2_fu_2390_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(12),
      I1 => accu_V_1_fu_482(13),
      O => \result_V_2_fu_2390_p2_carry__0_i_1_n_3\
    );
\result_V_2_fu_2390_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_1_fu_482(10),
      I1 => accu_V_1_fu_482(11),
      O => \result_V_2_fu_2390_p2_carry__0_i_2_n_3\
    );
\result_V_2_fu_2390_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(14),
      O => \result_V_2_fu_2390_p2_carry__0_i_3_n_3\
    );
\result_V_2_fu_2390_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(13),
      I1 => accu_V_1_fu_482(12),
      O => \result_V_2_fu_2390_p2_carry__0_i_4_n_3\
    );
\result_V_2_fu_2390_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_1_fu_482(11),
      I1 => accu_V_1_fu_482(10),
      O => \result_V_2_fu_2390_p2_carry__0_i_5_n_3\
    );
result_V_2_fu_2390_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(2),
      I1 => accu_V_1_fu_482(3),
      O => result_V_2_fu_2390_p2_carry_i_1_n_3
    );
result_V_2_fu_2390_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(8),
      I1 => accu_V_1_fu_482(9),
      O => result_V_2_fu_2390_p2_carry_i_2_n_3
    );
result_V_2_fu_2390_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(7),
      I1 => accu_V_1_fu_482(6),
      O => result_V_2_fu_2390_p2_carry_i_3_n_3
    );
result_V_2_fu_2390_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_1_fu_482(4),
      I1 => accu_V_1_fu_482(5),
      O => result_V_2_fu_2390_p2_carry_i_4_n_3
    );
result_V_2_fu_2390_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_1_fu_482(3),
      I1 => accu_V_1_fu_482(2),
      O => result_V_2_fu_2390_p2_carry_i_5_n_3
    );
result_V_4_fu_2501_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => result_V_4_fu_2501_p2_carry_n_3,
      CO(2) => result_V_4_fu_2501_p2_carry_n_4,
      CO(1) => result_V_4_fu_2501_p2_carry_n_5,
      CO(0) => result_V_4_fu_2501_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => accu_V_2_fu_486(9),
      DI(2) => result_V_4_fu_2501_p2_carry_i_1_n_3,
      DI(1) => '0',
      DI(0) => result_V_4_fu_2501_p2_carry_i_2_n_3,
      O(3 downto 0) => NLW_result_V_4_fu_2501_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => result_V_4_fu_2501_p2_carry_i_3_n_3,
      S(2) => result_V_4_fu_2501_p2_carry_i_4_n_3,
      S(1) => result_V_4_fu_2501_p2_carry_i_5_n_3,
      S(0) => result_V_4_fu_2501_p2_carry_i_6_n_3
    );
\result_V_4_fu_2501_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => result_V_4_fu_2501_p2_carry_n_3,
      CO(3) => \NLW_result_V_4_fu_2501_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => zext_ln215_2_fu_2506_p1,
      CO(1) => \result_V_4_fu_2501_p2_carry__0_n_5\,
      CO(0) => \result_V_4_fu_2501_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \result_V_4_fu_2501_p2_carry__0_i_1_n_3\,
      DI(0) => \result_V_4_fu_2501_p2_carry__0_i_2_n_3\,
      O(3 downto 0) => \NLW_result_V_4_fu_2501_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \result_V_4_fu_2501_p2_carry__0_i_3_n_3\,
      S(1) => \result_V_4_fu_2501_p2_carry__0_i_4_n_3\,
      S(0) => \result_V_4_fu_2501_p2_carry__0_i_5_n_3\
    );
\result_V_4_fu_2501_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(12),
      I1 => accu_V_2_fu_486(13),
      O => \result_V_4_fu_2501_p2_carry__0_i_1_n_3\
    );
\result_V_4_fu_2501_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_2_fu_486(10),
      I1 => accu_V_2_fu_486(11),
      O => \result_V_4_fu_2501_p2_carry__0_i_2_n_3\
    );
\result_V_4_fu_2501_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(14),
      O => \result_V_4_fu_2501_p2_carry__0_i_3_n_3\
    );
\result_V_4_fu_2501_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(13),
      I1 => accu_V_2_fu_486(12),
      O => \result_V_4_fu_2501_p2_carry__0_i_4_n_3\
    );
\result_V_4_fu_2501_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_486(11),
      I1 => accu_V_2_fu_486(10),
      O => \result_V_4_fu_2501_p2_carry__0_i_5_n_3\
    );
result_V_4_fu_2501_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => result_V_4_fu_2501_p2_carry_i_1_n_3
    );
result_V_4_fu_2501_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(3),
      I1 => accu_V_2_fu_486(2),
      O => result_V_4_fu_2501_p2_carry_i_2_n_3
    );
result_V_4_fu_2501_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(8),
      I1 => accu_V_2_fu_486(9),
      O => result_V_4_fu_2501_p2_carry_i_3_n_3
    );
result_V_4_fu_2501_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(7),
      I1 => accu_V_2_fu_486(6),
      O => result_V_4_fu_2501_p2_carry_i_4_n_3
    );
result_V_4_fu_2501_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_2_fu_486(5),
      I1 => accu_V_2_fu_486(4),
      O => result_V_4_fu_2501_p2_carry_i_5_n_3
    );
result_V_4_fu_2501_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_2_fu_486(3),
      I1 => accu_V_2_fu_486(2),
      O => result_V_4_fu_2501_p2_carry_i_6_n_3
    );
result_V_fu_2279_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => result_V_fu_2279_p2_carry_n_3,
      CO(2) => result_V_fu_2279_p2_carry_n_4,
      CO(1) => result_V_fu_2279_p2_carry_n_5,
      CO(0) => result_V_fu_2279_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => result_V_fu_2279_p2_carry_i_1_n_3,
      DI(2) => accu_V_fu_478(5),
      DI(1) => result_V_fu_2279_p2_carry_i_2_n_3,
      DI(0) => accu_V_fu_478(1),
      O(3 downto 0) => NLW_result_V_fu_2279_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => result_V_fu_2279_p2_carry_i_3_n_3,
      S(2) => result_V_fu_2279_p2_carry_i_4_n_3,
      S(1) => result_V_fu_2279_p2_carry_i_5_n_3,
      S(0) => result_V_fu_2279_p2_carry_i_6_n_3
    );
\result_V_fu_2279_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => result_V_fu_2279_p2_carry_n_3,
      CO(3) => zext_ln215_fu_2284_p1,
      CO(2) => \result_V_fu_2279_p2_carry__0_n_4\,
      CO(1) => \result_V_fu_2279_p2_carry__0_n_5\,
      CO(0) => \result_V_fu_2279_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \result_V_fu_2279_p2_carry__0_i_1_n_3\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_result_V_fu_2279_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => accu_V_fu_478(14),
      S(2) => \result_V_fu_2279_p2_carry__0_i_2_n_3\,
      S(1) => \result_V_fu_2279_p2_carry__0_i_3_n_3\,
      S(0) => \result_V_fu_2279_p2_carry__0_i_4_n_3\
    );
\result_V_fu_2279_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(14),
      O => \result_V_fu_2279_p2_carry__0_i_1_n_3\
    );
\result_V_fu_2279_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(13),
      I1 => accu_V_fu_478(12),
      O => \result_V_fu_2279_p2_carry__0_i_2_n_3\
    );
\result_V_fu_2279_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(11),
      I1 => accu_V_fu_478(10),
      O => \result_V_fu_2279_p2_carry__0_i_3_n_3\
    );
\result_V_fu_2279_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(8),
      I1 => accu_V_fu_478(9),
      O => \result_V_fu_2279_p2_carry__0_i_4_n_3\
    );
result_V_fu_2279_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_fu_478(7),
      I1 => accu_V_fu_478(6),
      O => result_V_fu_2279_p2_carry_i_1_n_3
    );
result_V_fu_2279_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => accu_V_fu_478(3),
      I1 => accu_V_fu_478(2),
      O => result_V_fu_2279_p2_carry_i_2_n_3
    );
result_V_fu_2279_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(7),
      I1 => accu_V_fu_478(6),
      O => result_V_fu_2279_p2_carry_i_3_n_3
    );
result_V_fu_2279_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(4),
      I1 => accu_V_fu_478(5),
      O => result_V_fu_2279_p2_carry_i_4_n_3
    );
result_V_fu_2279_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_478(2),
      I1 => accu_V_fu_478(3),
      O => result_V_fu_2279_p2_carry_i_5_n_3
    );
result_V_fu_2279_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_478(0),
      I1 => accu_V_fu_478(1),
      O => result_V_fu_2279_p2_carry_i_6_n_3
    );
\sf_fu_470[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => accu_V_16_reg_47160,
      I1 => \icmp_ln290_reg_4804[0]_i_6_n_3\,
      I2 => \icmp_ln290_reg_4804[0]_i_5_n_3\,
      I3 => \icmp_ln290_reg_4804[0]_i_4_n_3\,
      I4 => \icmp_ln290_reg_4804[0]_i_3_n_3\,
      O => sf_fu_4700
    );
\sf_fu_470[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln290_reg_4804[0]_i_18_n_3\,
      I1 => \sf_fu_470[0]_i_6_n_3\,
      I2 => \icmp_ln290_reg_4804[0]_i_17_n_3\,
      I3 => \sf_fu_470[0]_i_7_n_3\,
      O => \sf_fu_470[0]_i_4_n_3\
    );
\sf_fu_470[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_fu_470_reg(0),
      O => sf_1_fu_2217_p2(0)
    );
\sf_fu_470[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_2217_p2(29),
      I1 => sf_1_fu_2217_p2(9),
      I2 => sf_1_fu_2217_p2(18),
      I3 => sf_1_fu_2217_p2(20),
      O => \sf_fu_470[0]_i_6_n_3\
    );
\sf_fu_470[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_2217_p2(19),
      I1 => sf_1_fu_2217_p2(21),
      I2 => sf_1_fu_2217_p2(5),
      I3 => sf_1_fu_2217_p2(2),
      O => \sf_fu_470[0]_i_7_n_3\
    );
\sf_fu_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[0]_i_3_n_10\,
      Q => sf_fu_470_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_fu_470_reg[0]_i_3_n_3\,
      CO(2) => \sf_fu_470_reg[0]_i_3_n_4\,
      CO(1) => \sf_fu_470_reg[0]_i_3_n_5\,
      CO(0) => \sf_fu_470_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sf_fu_470_reg[0]_i_3_n_7\,
      O(2) => \sf_fu_470_reg[0]_i_3_n_8\,
      O(1) => \sf_fu_470_reg[0]_i_3_n_9\,
      O(0) => \sf_fu_470_reg[0]_i_3_n_10\,
      S(3 downto 1) => sf_fu_470_reg(3 downto 1),
      S(0) => sf_1_fu_2217_p2(0)
    );
\sf_fu_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[8]_i_1_n_8\,
      Q => sf_fu_470_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[8]_i_1_n_7\,
      Q => sf_fu_470_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[12]_i_1_n_10\,
      Q => sf_fu_470_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_470_reg[8]_i_1_n_3\,
      CO(3) => \sf_fu_470_reg[12]_i_1_n_3\,
      CO(2) => \sf_fu_470_reg[12]_i_1_n_4\,
      CO(1) => \sf_fu_470_reg[12]_i_1_n_5\,
      CO(0) => \sf_fu_470_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_fu_470_reg[12]_i_1_n_7\,
      O(2) => \sf_fu_470_reg[12]_i_1_n_8\,
      O(1) => \sf_fu_470_reg[12]_i_1_n_9\,
      O(0) => \sf_fu_470_reg[12]_i_1_n_10\,
      S(3 downto 0) => sf_fu_470_reg(15 downto 12)
    );
\sf_fu_470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[12]_i_1_n_9\,
      Q => sf_fu_470_reg(13),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[12]_i_1_n_8\,
      Q => sf_fu_470_reg(14),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[12]_i_1_n_7\,
      Q => sf_fu_470_reg(15),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[16]_i_1_n_10\,
      Q => sf_fu_470_reg(16),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_470_reg[12]_i_1_n_3\,
      CO(3) => \sf_fu_470_reg[16]_i_1_n_3\,
      CO(2) => \sf_fu_470_reg[16]_i_1_n_4\,
      CO(1) => \sf_fu_470_reg[16]_i_1_n_5\,
      CO(0) => \sf_fu_470_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_fu_470_reg[16]_i_1_n_7\,
      O(2) => \sf_fu_470_reg[16]_i_1_n_8\,
      O(1) => \sf_fu_470_reg[16]_i_1_n_9\,
      O(0) => \sf_fu_470_reg[16]_i_1_n_10\,
      S(3 downto 0) => sf_fu_470_reg(19 downto 16)
    );
\sf_fu_470_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[16]_i_1_n_9\,
      Q => sf_fu_470_reg(17),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[16]_i_1_n_8\,
      Q => sf_fu_470_reg(18),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[16]_i_1_n_7\,
      Q => sf_fu_470_reg(19),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[0]_i_3_n_9\,
      Q => sf_fu_470_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[20]_i_1_n_10\,
      Q => sf_fu_470_reg(20),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_470_reg[16]_i_1_n_3\,
      CO(3) => \sf_fu_470_reg[20]_i_1_n_3\,
      CO(2) => \sf_fu_470_reg[20]_i_1_n_4\,
      CO(1) => \sf_fu_470_reg[20]_i_1_n_5\,
      CO(0) => \sf_fu_470_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_fu_470_reg[20]_i_1_n_7\,
      O(2) => \sf_fu_470_reg[20]_i_1_n_8\,
      O(1) => \sf_fu_470_reg[20]_i_1_n_9\,
      O(0) => \sf_fu_470_reg[20]_i_1_n_10\,
      S(3 downto 0) => sf_fu_470_reg(23 downto 20)
    );
\sf_fu_470_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[20]_i_1_n_9\,
      Q => sf_fu_470_reg(21),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[20]_i_1_n_8\,
      Q => sf_fu_470_reg(22),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[20]_i_1_n_7\,
      Q => sf_fu_470_reg(23),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[24]_i_1_n_10\,
      Q => sf_fu_470_reg(24),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_470_reg[20]_i_1_n_3\,
      CO(3) => \sf_fu_470_reg[24]_i_1_n_3\,
      CO(2) => \sf_fu_470_reg[24]_i_1_n_4\,
      CO(1) => \sf_fu_470_reg[24]_i_1_n_5\,
      CO(0) => \sf_fu_470_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_fu_470_reg[24]_i_1_n_7\,
      O(2) => \sf_fu_470_reg[24]_i_1_n_8\,
      O(1) => \sf_fu_470_reg[24]_i_1_n_9\,
      O(0) => \sf_fu_470_reg[24]_i_1_n_10\,
      S(3 downto 0) => sf_fu_470_reg(27 downto 24)
    );
\sf_fu_470_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[24]_i_1_n_9\,
      Q => sf_fu_470_reg(25),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[24]_i_1_n_8\,
      Q => sf_fu_470_reg(26),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[24]_i_1_n_7\,
      Q => sf_fu_470_reg(27),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[28]_i_1_n_10\,
      Q => sf_fu_470_reg(28),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_470_reg[24]_i_1_n_3\,
      CO(3) => \NLW_sf_fu_470_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sf_fu_470_reg[28]_i_1_n_4\,
      CO(1) => \sf_fu_470_reg[28]_i_1_n_5\,
      CO(0) => \sf_fu_470_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_fu_470_reg[28]_i_1_n_7\,
      O(2) => \sf_fu_470_reg[28]_i_1_n_8\,
      O(1) => \sf_fu_470_reg[28]_i_1_n_9\,
      O(0) => \sf_fu_470_reg[28]_i_1_n_10\,
      S(3 downto 0) => sf_fu_470_reg(31 downto 28)
    );
\sf_fu_470_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[28]_i_1_n_9\,
      Q => sf_fu_470_reg(29),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[0]_i_3_n_8\,
      Q => sf_fu_470_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[28]_i_1_n_8\,
      Q => sf_fu_470_reg(30),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[28]_i_1_n_7\,
      Q => sf_fu_470_reg(31),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[0]_i_3_n_7\,
      Q => sf_fu_470_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[4]_i_1_n_10\,
      Q => sf_fu_470_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_470_reg[0]_i_3_n_3\,
      CO(3) => \sf_fu_470_reg[4]_i_1_n_3\,
      CO(2) => \sf_fu_470_reg[4]_i_1_n_4\,
      CO(1) => \sf_fu_470_reg[4]_i_1_n_5\,
      CO(0) => \sf_fu_470_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_fu_470_reg[4]_i_1_n_7\,
      O(2) => \sf_fu_470_reg[4]_i_1_n_8\,
      O(1) => \sf_fu_470_reg[4]_i_1_n_9\,
      O(0) => \sf_fu_470_reg[4]_i_1_n_10\,
      S(3 downto 0) => sf_fu_470_reg(7 downto 4)
    );
\sf_fu_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[4]_i_1_n_9\,
      Q => sf_fu_470_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[4]_i_1_n_8\,
      Q => sf_fu_470_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[4]_i_1_n_7\,
      Q => sf_fu_470_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[8]_i_1_n_10\,
      Q => sf_fu_470_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_470_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_470_reg[4]_i_1_n_3\,
      CO(3) => \sf_fu_470_reg[8]_i_1_n_3\,
      CO(2) => \sf_fu_470_reg[8]_i_1_n_4\,
      CO(1) => \sf_fu_470_reg[8]_i_1_n_5\,
      CO(0) => \sf_fu_470_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_fu_470_reg[8]_i_1_n_7\,
      O(2) => \sf_fu_470_reg[8]_i_1_n_8\,
      O(1) => \sf_fu_470_reg[8]_i_1_n_9\,
      O(0) => \sf_fu_470_reg[8]_i_1_n_10\,
      S(3 downto 0) => sf_fu_470_reg(11 downto 8)
    );
\sf_fu_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_4700,
      D => \sf_fu_470_reg[8]_i_1_n_9\,
      Q => sf_fu_470_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 575 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_32 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_33 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_34 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_35 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_36 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_37 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_38 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_weights_V_U_n_5 : STD_LOGIC;
  signal weights_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 575 downto 0 );
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[1]_i_1_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1_n_3\,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      \B_V_data_1_sel_rd_reg_rep__1\ => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \accu_V_23_reg_4793_reg[14]_0\(23 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(23 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_33,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_34,
      \ap_CS_fsm_reg[2]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_36,
      \ap_CS_fsm_reg[2]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_37,
      \ap_CS_fsm_reg[2]_3\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_38,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      \ap_CS_iter7_fsm_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_32,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_35,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      in0_V_TDATA_int_regslice(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TDATA_int_regslice(575 downto 0) => weights_V_TDATA_int_regslice(575 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_35,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_34,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TDATA_int_regslice(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[23]_0\(23 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(23 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_32,
      \B_V_data_1_state_reg[0]_0\ => out_V_TVALID,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(23 downto 0) => out_V_TDATA(23 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0_regslice_both__parameterized0\
     port map (
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_rd_reg_1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_33,
      B_V_data_1_sel_rd_reg_rep_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_36,
      \B_V_data_1_sel_rd_reg_rep__0_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_37,
      \B_V_data_1_sel_rd_reg_rep__1_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_38,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_weights_V_TREADY,
      weights_V_TDATA(575 downto 0) => weights_V_TDATA(575 downto 0),
      weights_V_TDATA_int_regslice(575 downto 0) => weights_V_TDATA_int_regslice(575 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 575 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "finn_design_MVAU_hls_0_0,MVAU_hls_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "MVAU_hls_0,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 3, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 72, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(31 downto 27) => B"00000",
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(23 downto 0) => out_V_TDATA(23 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID,
      weights_V_TDATA(575 downto 0) => weights_V_TDATA(575 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
