Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Jan  8 20:25:32 2020
| Host             : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command          : report_power -file H5_power_routed.rpt -pb H5_power_summary_routed.pb -rpx H5_power_routed.rpx
| Design           : H5
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.315        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.072        |
| Device Static (W)        | 0.243        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        3 |       --- |             --- |
| Slice Logic    |     0.013 |     1162 |       --- |             --- |
|   LUT as Logic |     0.012 |      562 |    303600 |            0.19 |
|   CARRY4       |    <0.001 |      132 |     75900 |            0.17 |
|   Register     |    <0.001 |      110 |    607200 |            0.02 |
|   Others       |     0.000 |      119 |       --- |             --- |
| Signals        |     0.015 |     1095 |       --- |             --- |
| I/O            |     0.041 |       50 |       700 |            7.14 |
| Static Power   |     0.243 |          |           |                 |
| Total          |     0.315 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.166 |       0.032 |      0.134 |
| Vccaux    |       1.800 |     0.041 |       0.003 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.020 |       0.019 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| CLK   | CLK    |             6.4 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| H5                                      |     0.072 |
|   M1                                    |     0.007 |
|     inst1_mult                          |     0.001 |
|       inst1_mult                        |     0.000 |
|       inst2_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst3_mult                        |     0.000 |
|       inst4_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     inst2_mult                          |     0.001 |
|       inst1_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst2_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst3_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst4_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     inst3_mult                          |    <0.001 |
|       Type_1[4].lut_inst0               |    <0.001 |
|       Type_1[5].lut_inst0               |    <0.001 |
|       Type_1[6].lut_inst0               |    <0.001 |
|       Type_2[4].lut_inst0               |    <0.001 |
|       Type_2[5].lut_inst0               |    <0.001 |
|       Type_2[6].lut_inst0               |    <0.001 |
|       lut_inst_2MSB                     |    <0.001 |
|       lut_inst_2MSB1                    |    <0.001 |
|     inst4_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|       inst2_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst3_mult                        |    <0.001 |
|       inst4_mult                        |    <0.001 |
|         lut_inst_MSB                    |    <0.001 |
|         lut_inst_MSB1                   |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     lut_inst10                          |    <0.001 |
|     lut_inst12                          |    <0.001 |
|     lut_inst13                          |    <0.001 |
|     lut_inst9                           |    <0.001 |
|   M2                                    |     0.013 |
|     inst1_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|       inst2_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst3_mult                        |     0.000 |
|       inst4_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     inst2_mult                          |     0.001 |
|       inst1_mult                        |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst2_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst3_mult                        |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst4_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     inst3_mult                          |    <0.001 |
|       Type_1[4].lut_inst0               |    <0.001 |
|       Type_1[5].lut_inst0               |    <0.001 |
|       Type_1[6].lut_inst0               |    <0.001 |
|       Type_2[4].lut_inst0               |    <0.001 |
|       Type_2[5].lut_inst0               |    <0.001 |
|       Type_2[6].lut_inst0               |    <0.001 |
|       lut_inst_2MSB                     |    <0.001 |
|       lut_inst_2MSB1                    |    <0.001 |
|     inst4_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|         lut_inst_MSB                    |    <0.001 |
|         lut_inst_MSB1                   |    <0.001 |
|       inst2_mult                        |    <0.001 |
|         Type_A[0].lut_inst0             |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_A[2].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|         lut_inst1                       |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst3_mult                        |    <0.001 |
|         lut_inst_MSB                    |    <0.001 |
|         lut_inst_MSB1                   |    <0.001 |
|       inst4_mult                        |    <0.001 |
|         lut_inst_MSB                    |    <0.001 |
|         lut_inst_MSB1                   |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     lut_inst10                          |    <0.001 |
|     lut_inst12                          |    <0.001 |
|     lut_inst13                          |    <0.001 |
|     lut_inst9                           |    <0.001 |
|   M3                                    |     0.002 |
|     inst1_mult                          |    <0.001 |
|       inst1_mult                        |     0.000 |
|       inst2_mult                        |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst3_mult                        |     0.000 |
|       inst4_mult                        |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     inst2_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst2_mult                        |     0.000 |
|       inst3_mult                        |    <0.001 |
|         Type_B[0].B_steps[0].lut_inst2  |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|         lut_inst5                       |    <0.001 |
|       inst4_mult                        |     0.000 |
|       lut_inst5                         |     0.000 |
|       lut_inst6                         |     0.000 |
|     inst3_mult                          |    <0.001 |
|     inst4_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|       inst2_mult                        |     0.000 |
|       inst3_mult                        |    <0.001 |
|     lut_inst10                          |    <0.001 |
|     lut_inst9                           |    <0.001 |
|   M4                                    |     0.003 |
|     inst1_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|       inst2_mult                        |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|       inst3_mult                        |     0.000 |
|       inst4_mult                        |    <0.001 |
|         Type_B[0].B_steps1[0].lut_inst4 |    <0.001 |
|         last_row[1].lut_inst7           |    <0.001 |
|       lut_inst5                         |    <0.001 |
|       lut_inst6                         |    <0.001 |
|     inst2_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|       inst2_mult                        |     0.000 |
|       inst3_mult                        |    <0.001 |
|         Type_A[1].lut_inst0             |    <0.001 |
|         Type_B[0].B_steps[1].lut_inst2  |    <0.001 |
|         Type_B[0].lut_inst3             |    <0.001 |
|         last_row[0].lut_inst7           |    <0.001 |
|       inst4_mult                        |     0.000 |
|       lut_inst5                         |     0.000 |
|       lut_inst6                         |     0.000 |
|     inst3_mult                          |    <0.001 |
|     inst4_mult                          |    <0.001 |
|       inst1_mult                        |    <0.001 |
|       inst2_mult                        |     0.000 |
|       inst3_mult                        |    <0.001 |
|     lut_inst10                          |    <0.001 |
|     lut_inst9                           |    <0.001 |
+-----------------------------------------+-----------+


