
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: /home/athieka/gowin/SynplifyPro
OS: Ubuntu 16.04.6 LTS
Hostname: gowin-vm
max virtual memory: unlimited (bytes)
max user processes: 15449
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Sun Sep 22 22:24:47 2019

##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                        Ending                          |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          PLL0|clkoutd_inferred_clock     |     14.350           |     No paths         |     No paths         |     No paths                         
System                          PLL0|clkout_inferred_clock      |     13.530           |     No paths         |     No paths         |     No paths                         
PLL0|clkoutd_inferred_clock     System                          |     14.350           |     No paths         |     No paths         |     No paths                         
PLL0|clkoutd_inferred_clock     PLL0|clkoutd_inferred_clock     |     14.350           |     No paths         |     No paths         |     No paths                         
PLL0|clkoutd_inferred_clock     PLL0|clkout_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
PLL0|clkout_inferred_clock      System                          |     13.530           |     No paths         |     No paths         |     No paths                         
PLL0|clkout_inferred_clock      PLL0|clkoutd_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
PLL0|clkout_inferred_clock      PLL0|clkout_inferred_clock      |     13.530           |     No paths         |     6.765            |     No paths                         
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LCD_BKL
p:LCD_B[0]
p:LCD_B[1]
p:LCD_B[2]
p:LCD_B[3]
p:LCD_B[4]
p:LCD_DEN
p:LCD_G[0]
p:LCD_G[1]
p:LCD_G[2]
p:LCD_G[3]
p:LCD_G[4]
p:LCD_G[5]
p:LCD_HSYNC
p:LCD_R[0]
p:LCD_R[1]
p:LCD_R[2]
p:LCD_R[3]
p:LCD_R[4]
p:LCD_VSYNC
p:LED_B
p:LED_G
p:LED_R
p:MCU_ACK
p:MCU_REQ
p:PSRAM_CEn
p:PSRAM_SIO[0] (bidir end point)
p:PSRAM_SIO[0] (bidir start point)
p:PSRAM_SIO[1] (bidir end point)
p:PSRAM_SIO[1] (bidir start point)
p:PSRAM_SIO[2] (bidir end point)
p:PSRAM_SIO[2] (bidir start point)
p:PSRAM_SIO[3] (bidir end point)
p:PSRAM_SIO[3] (bidir start point)
p:SYS_CLK
p:SYS_RSTn


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
