{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633637783831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633637783835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  7 14:16:23 2021 " "Processing started: Thu Oct  7 14:16:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633637783835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637783835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637783835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633637783995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633637783995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32_bit_testbench " "Found entity 1: cla_32_bit_testbench" {  } { { "cla/cla_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788040 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier cla_32_bit.v(51) " "Verilog HDL syntax error at cla_32_bit.v(51) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cla/cla_32_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1633637788051 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cla_32_bit cla_32_bit.v(1) " "Ignored design unit \"cla_32_bit\" at cla_32_bit.v(1) due to previous errors" {  } { { "cla/cla_32_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1633637788053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_32_bit.v 0 0 " "Found 0 design units, including 0 entities, in source file cla/cla_32_bit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_16_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla_16_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16_bit_testbench " "Found entity 1: cla_16_bit_testbench" {  } { { "cla/cla_16_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16_bit " "Found entity 1: cla_16_bit" {  } { { "cla/cla_16_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file slow_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 slow_clock " "Found entity 1: slow_clock" {  } { { "slow_clk.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clk.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca/ripple_carry_adder_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file rca/ripple_carry_adder_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_32_bit_testbench " "Found entity 1: ripple_carry_adder_32_bit_testbench" {  } { { "rca/ripple_carry_adder_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca/ripple_carry_adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca/ripple_carry_adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_32_bit " "Found entity 1: ripple_carry_adder_32_bit" {  } { { "rca/ripple_carry_adder_32_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca/ripple_carry_adder_1_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file rca/ripple_carry_adder_1_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_1_bit_testbench " "Found entity 1: ripple_carry_adder_1_bit_testbench" {  } { { "rca/ripple_carry_adder_1_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca/ripple_carry_adder_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca/ripple_carry_adder_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_1_bit " "Found entity 1: ripple_carry_adder_1_bit" {  } { { "rca/ripple_carry_adder_1_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_4_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla_4_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4_bit_testbench " "Found entity 1: cla_4_bit_testbench" {  } { { "cla/cla_4_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4_bit " "Found entity 1: cla_4_bit" {  } { { "cla/cla_4_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_1_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla_1_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_1_bit_testbench " "Found entity 1: cla_1_bit_testbench" {  } { { "cla/cla_1_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_1_bit " "Found entity 1: cla_1_bit" {  } { { "cla/cla_1_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633637788169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788169 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633637788255 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  7 14:16:28 2021 " "Processing ended: Thu Oct  7 14:16:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633637788255 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633637788255 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633637788255 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788255 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633637788372 ""}
