INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/shreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/gcdcp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcdcp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/GCDdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCDdp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/gcdtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcdtb
INFO: [VRFC 10-2458] undeclared symbol gt, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/gcdtb.v:28]
INFO: [VRFC 10-2458] undeclared symbol eq, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/gcdtb.v:28]
INFO: [VRFC 10-2458] undeclared symbol lt, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/gcdtb.v:28]
INFO: [VRFC 10-2458] undeclared symbol ld, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/gcdtb.v:28]
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.srcs/sources_1/new/gcdtb.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC_lab_vivado/GCD/GCD.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
