INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:10]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:11]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:12]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:13]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:14]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:15]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:16]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:17]
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:33]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:34]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:35]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/CLA_Adder.v:36]
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Look_AheadAdder/Carry_Look_AheadAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
