<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: LTDC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">LTDC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>LCD-TFT Display Controller.  
 <a href="struct_l_t_d_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8be676577db129a84a9a2689519a8502"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a8be676577db129a84a9a2689519a8502">RESERVED0</a> [2]</td></tr>
<tr class="separator:a8be676577db129a84a9a2689519a8502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa8cb3b286c630b9fa126616a1f6498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a3aa8cb3b286c630b9fa126616a1f6498">SSCR</a></td></tr>
<tr class="separator:a3aa8cb3b286c630b9fa126616a1f6498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab954c16d70935a24b62aad461a664878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#ab954c16d70935a24b62aad461a664878">BPCR</a></td></tr>
<tr class="separator:ab954c16d70935a24b62aad461a664878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2277d6936f88a3bbb0b7fd1481b2c2c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a2277d6936f88a3bbb0b7fd1481b2c2c5">AWCR</a></td></tr>
<tr class="separator:a2277d6936f88a3bbb0b7fd1481b2c2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace97ea64f6db802fc5488601bb8558ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#ace97ea64f6db802fc5488601bb8558ab">TWCR</a></td></tr>
<tr class="separator:ace97ea64f6db802fc5488601bb8558ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae092d9d07574afe1fbc79c8bf7f7c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">GCR</a></td></tr>
<tr class="separator:aae092d9d07574afe1fbc79c8bf7f7c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:a28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92af0fef30467bfce8d1408f81cfda6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a92af0fef30467bfce8d1408f81cfda6d">SRCR</a></td></tr>
<tr class="separator:a92af0fef30467bfce8d1408f81cfda6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032c71ff46a97d2398e5c15a1b4fa50d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a032c71ff46a97d2398e5c15a1b4fa50d">RESERVED2</a> [1]</td></tr>
<tr class="separator:a032c71ff46a97d2398e5c15a1b4fa50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7c554d0c2d78d8b044a699602e37e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a7a7c554d0c2d78d8b044a699602e37e1">BCCR</a></td></tr>
<tr class="separator:a7a7c554d0c2d78d8b044a699602e37e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a213d23b6c7413d93b180984c5542c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#ad4a213d23b6c7413d93b180984c5542c">RESERVED3</a> [1]</td></tr>
<tr class="separator:ad4a213d23b6c7413d93b180984c5542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d311d182e9cb4a5acd25f6bb3e1422d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a7d311d182e9cb4a5acd25f6bb3e1422d">LIPCR</a></td></tr>
<tr class="separator:a7d311d182e9cb4a5acd25f6bb3e1422d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140588a82bafbf0bf0c983111aadb351"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a140588a82bafbf0bf0c983111aadb351">CPSR</a></td></tr>
<tr class="separator:a140588a82bafbf0bf0c983111aadb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e235993884b3f8d42db5f51d9bd1942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html#a5e235993884b3f8d42db5f51d9bd1942">CDSR</a></td></tr>
<tr class="separator:a5e235993884b3f8d42db5f51d9bd1942"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LCD-TFT Display Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01164">1164</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a2277d6936f88a3bbb0b7fd1481b2c2c5" name="a2277d6936f88a3bbb0b7fd1481b2c2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2277d6936f88a3bbb0b7fd1481b2c2c5">&#9670;&#160;</a></span>AWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Active Width Configuration Register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01169">1169</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7a7c554d0c2d78d8b044a699602e37e1" name="a7a7c554d0c2d78d8b044a699602e37e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7c554d0c2d78d8b044a699602e37e1">&#9670;&#160;</a></span>BCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Background Color Configuration Register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01175">1175</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab954c16d70935a24b62aad461a664878" name="ab954c16d70935a24b62aad461a664878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954c16d70935a24b62aad461a664878">&#9670;&#160;</a></span>BPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Back Porch Configuration Register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01168">1168</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5e235993884b3f8d42db5f51d9bd1942" name="a5e235993884b3f8d42db5f51d9bd1942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e235993884b3f8d42db5f51d9bd1942">&#9670;&#160;</a></span>CDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Current Display Status Register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01182">1182</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a140588a82bafbf0bf0c983111aadb351" name="a140588a82bafbf0bf0c983111aadb351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140588a82bafbf0bf0c983111aadb351">&#9670;&#160;</a></span>CPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Current Position Status Register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01181">1181</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aae092d9d07574afe1fbc79c8bf7f7c19" name="aae092d9d07574afe1fbc79c8bf7f7c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae092d9d07574afe1fbc79c8bf7f7c19">&#9670;&#160;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Global Control Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01171">1171</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Clear Register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01179">1179</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Enable Register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01177">1177</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Status Register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01178">1178</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7d311d182e9cb4a5acd25f6bb3e1422d" name="a7d311d182e9cb4a5acd25f6bb3e1422d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d311d182e9cb4a5acd25f6bb3e1422d">&#9670;&#160;</a></span>LIPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01180">1180</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8be676577db129a84a9a2689519a8502" name="a8be676577db129a84a9a2689519a8502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be676577db129a84a9a2689519a8502">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x00-0x04 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01166">1166</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a28d88d9a08aab1adbebea61c42ef901e" name="a28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C-0x20 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01172">1172</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a032c71ff46a97d2398e5c15a1b4fa50d" name="a032c71ff46a97d2398e5c15a1b4fa50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032c71ff46a97d2398e5c15a1b4fa50d">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01174">1174</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ad4a213d23b6c7413d93b180984c5542c" name="ad4a213d23b6c7413d93b180984c5542c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a213d23b6c7413d93b180984c5542c">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01176">1176</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a92af0fef30467bfce8d1408f81cfda6d" name="a92af0fef30467bfce8d1408f81cfda6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92af0fef30467bfce8d1408f81cfda6d">&#9670;&#160;</a></span>SRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Shadow Reload Configuration Register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01173">1173</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3aa8cb3b286c630b9fa126616a1f6498" name="a3aa8cb3b286c630b9fa126616a1f6498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa8cb3b286c630b9fa126616a1f6498">&#9670;&#160;</a></span>SSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Synchronization Size Configuration Register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01167">1167</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ace97ea64f6db802fc5488601bb8558ab" name="ace97ea64f6db802fc5488601bb8558ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace97ea64f6db802fc5488601bb8558ab">&#9670;&#160;</a></span>TWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Total Width Configuration Register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01170">1170</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
