$date
	Sun Jan 03 13:31:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_edge $end
$var wire 1 ! edge_tick $end
$var reg 1 " clk $end
$var reg 1 # lvl $end
$var reg 1 $ rst $end
$scope module A $end
$var wire 1 " clk $end
$var wire 1 # lvl $end
$var wire 1 $ rst $end
$var wire 1 % tick $end
$var reg 1 ! edge_tick $end
$var reg 1 & state_next $end
$var reg 1 ' state_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
1$
0#
0"
0!
$end
#5
1"
#10
0$
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
1%
1&
1#
0"
#65
0%
1!
1'
1"
#70
0"
#75
0!
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0&
0#
0"
#115
0'
1"
#120
1%
1&
1#
0"
#125
0%
1!
1'
1"
#130
0&
0#
0"
#135
0'
0!
1"
#140
0"
#145
1"
#150
1%
1&
1#
0"
#155
0%
1'
1!
1"
#160
0!
0'
0&
0#
1$
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
