Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_adders_top -prj adders.prj --lib ieee_proposed=./ieee_proposed -s adders 
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution2/sim/vhdl/adders_add_32ns_32ns_32_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adders_add_32ns_32ns_32_8_AddSubnS_0
INFO: [VRFC 10-307] analyzing entity adders_add_32ns_32ns_32_8_AddSubnS_0_fadder
INFO: [VRFC 10-307] analyzing entity adders_add_32ns_32ns_32_8_AddSubnS_0_fadder_f
INFO: [VRFC 10-307] analyzing entity adders_add_32ns_32ns_32_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution2/sim/vhdl/adders.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_adders_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution2/sim/vhdl/adders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adders
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.adders_add_32ns_32ns_32_8_AddSubnS_0_fadder [\adders_add_32ns_32ns_32_8_AddSu...]
Compiling architecture behav of entity xil_defaultlib.adders_add_32ns_32ns_32_8_AddSubnS_0_fadder_f [\adders_add_32ns_32ns_32_8_AddSu...]
Compiling architecture behav of entity xil_defaultlib.adders_add_32ns_32ns_32_8_AddSubnS_0 [adders_add_32ns_32ns_32_8_addsub...]
Compiling architecture arch of entity xil_defaultlib.adders_add_32ns_32ns_32_8 [\adders_add_32ns_32ns_32_8(1,8,3...]
Compiling architecture behav of entity xil_defaultlib.adders [adders_default]
Compiling architecture behav of entity xil_defaultlib.apatb_adders_top
Built simulation snapshot adders
