#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023712b401d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023712b40360 .scope module, "tb" "tb" 3 4;
 .timescale -9 -12;
L_0000023712b88160 .functor BUFZ 1, v0000023712b7b900_0, C4<0>, C4<0>, C4<0>;
L_0000023712c70098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023712bbbd50_0 .net/2u *"_ivl_12", 4 0, L_0000023712c70098;  1 drivers
L_0000023712c700e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023712bbbdf0_0 .net/2u *"_ivl_17", 1 0, L_0000023712c700e0;  1 drivers
v0000023712bbc110_0 .net *"_ivl_9", 0 0, L_0000023712b88160;  1 drivers
v0000023712bbc2f0_0 .var "clk", 0 0;
v0000023712bbbad0_0 .var "ena", 0 0;
v0000023712bbbfd0_0 .var "rst_n", 0 0;
v0000023712bbc390_0 .net "spi_cs", 0 0, L_0000023712bbcb10;  1 drivers
v0000023712bbcd90_0 .net "spi_miso", 0 0, v0000023712b7b900_0;  1 drivers
v0000023712bbc750_0 .net "spi_mosi", 0 0, L_0000023712bbc070;  1 drivers
v0000023712bbd510_0 .net "spi_sck", 0 0, L_0000023712bbb990;  1 drivers
v0000023712bbc930_0 .var "ui_in", 7 0;
v0000023712bbc7f0_0 .net "uio_in", 7 0, L_0000023712bbc4d0;  1 drivers
v0000023712bbbf30_0 .net "uio_oe", 7 0, L_0000023712bbba30;  1 drivers
v0000023712bbb850_0 .net "uio_out", 7 0, L_0000023712bbcbb0;  1 drivers
v0000023712bbc9d0_0 .net "uo_out", 7 0, L_0000023712bbca70;  1 drivers
L_0000023712bbcb10 .part L_0000023712bbcbb0, 0, 1;
L_0000023712bbc070 .part L_0000023712bbcbb0, 1, 1;
L_0000023712bbb990 .part L_0000023712bbcbb0, 3, 1;
L_0000023712bbc4d0 .concat8 [ 2 1 5 0], L_0000023712c700e0, L_0000023712b88160, L_0000023712c70098;
S_0000023712b58260 .scope module, "flash_sim" "spi_flash_sim" 3 55, 4 3 0, S_0000023712b40360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "spi_cs";
    .port_info 1 /INPUT 1 "spi_sck";
    .port_info 2 /INPUT 1 "spi_mosi";
    .port_info 3 /OUTPUT 1 "spi_miso";
    .port_info 4 /INPUT 16 "pc_current";
    .port_info 5 /INPUT 2 "spi_state";
    .port_info 6 /INPUT 5 "bit_cnt";
v0000023712b7b4a0_0 .net "bit_cnt", 4 0, v0000023712bb7a10_0;  1 drivers
v0000023712b7bf40_0 .var "current_instruction", 15 0;
v0000023712b7b680 .array "memory", 15 0, 15 0;
v0000023712b7bfe0_0 .net "pc_current", 15 0, L_0000023712cbd960;  1 drivers
v0000023712b7c080_0 .net "spi_cs", 0 0, L_0000023712bbcb10;  alias, 1 drivers
v0000023712b7b900_0 .var "spi_miso", 0 0;
v0000023712b7c260_0 .net "spi_mosi", 0 0, L_0000023712bbc070;  alias, 1 drivers
v0000023712b7c9e0_0 .net "spi_sck", 0 0, L_0000023712bbb990;  alias, 1 drivers
v0000023712b7ce40_0 .net "spi_state", 1 0, v0000023712bb7f10_0;  1 drivers
E_0000023712b8b750/0 .event negedge, v0000023712b7c9e0_0;
E_0000023712b8b750/1 .event posedge, v0000023712b7c080_0;
E_0000023712b8b750 .event/or E_0000023712b8b750/0, E_0000023712b8b750/1;
S_0000023712b583f0 .scope module, "user_project" "tt_um_cpu" 3 39, 5 4 0, S_0000023712b40360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0000023712b88550 .functor OR 1, L_0000023712bbb8f0, L_0000023712bbb670, C4<0>, C4<0>;
L_0000023712b87f30 .functor BUFZ 1, v0000023712bb8550_0, C4<0>, C4<0>, C4<0>;
L_0000023712b886a0 .functor BUFZ 1, v0000023712bb8a50_0, C4<0>, C4<0>, C4<0>;
L_0000023712b88240 .functor BUFZ 1, v0000023712bb8870_0, C4<0>, C4<0>, C4<0>;
L_0000023712b889b0 .functor OR 1, L_0000023712bbb8f0, L_0000023712bbcc50, C4<0>, C4<0>;
L_0000023712b881d0 .functor OR 1, L_0000023712bbb8f0, L_0000023712bbd010, C4<0>, C4<0>;
L_0000023712b88780 .functor OR 1, L_0000023712bbb8f0, L_0000023712cbd3c0, C4<0>, C4<0>;
L_0000023712b88710 .functor AND 1, v0000023712bb6860_0, v0000023712bb7c90_0, C4<1>, C4<1>;
L_0000023712b882b0 .functor AND 1, v0000023712bb62c0_0, v0000023712bb7c90_0, C4<1>, C4<1>;
L_0000023712b88320 .functor AND 1, L_0000023712b882b0, v0000023712bbbad0_0, C4<1>, C4<1>;
L_0000023712c70128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023712bb8eb0_0 .net/2u *"_ivl_12", 0 0, L_0000023712c70128;  1 drivers
v0000023712bb91d0_0 .net *"_ivl_17", 0 0, L_0000023712b886a0;  1 drivers
L_0000023712c70170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023712bb9270_0 .net/2u *"_ivl_20", 0 0, L_0000023712c70170;  1 drivers
L_0000023712c701b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023712bb9310_0 .net/2u *"_ivl_24", 0 0, L_0000023712c701b8;  1 drivers
L_0000023712c70200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023712bb7bf0_0 .net/2u *"_ivl_28", 0 0, L_0000023712c70200;  1 drivers
v0000023712bb93b0_0 .net *"_ivl_3", 0 0, L_0000023712bbb670;  1 drivers
v0000023712bb7650_0 .net *"_ivl_33", 0 0, L_0000023712b88240;  1 drivers
L_0000023712c70248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023712bbaf60_0 .net/2u *"_ivl_36", 0 0, L_0000023712c70248;  1 drivers
L_0000023712c70290 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023712bba420_0 .net/2u *"_ivl_41", 3 0, L_0000023712c70290;  1 drivers
L_0000023712c702d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023712bba4c0_0 .net/2u *"_ivl_46", 3 0, L_0000023712c702d8;  1 drivers
v0000023712bba600_0 .net *"_ivl_51", 0 0, L_0000023712bbcc50;  1 drivers
L_0000023712c70320 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023712bbb280_0 .net/2u *"_ivl_54", 1 0, L_0000023712c70320;  1 drivers
v0000023712bbaba0_0 .net *"_ivl_56", 0 0, L_0000023712bbccf0;  1 drivers
v0000023712bba880_0 .net *"_ivl_61", 0 0, L_0000023712bbd010;  1 drivers
v0000023712bba2e0_0 .net *"_ivl_69", 0 0, L_0000023712cbd3c0;  1 drivers
v0000023712bbb000_0 .net *"_ivl_77", 0 0, L_0000023712b882b0;  1 drivers
v0000023712bba740_0 .net *"_ivl_81", 4 0, L_0000023712cbd500;  1 drivers
v0000023712bb9660_0 .net *"_ivl_83", 1 0, L_0000023712cbc1a0;  1 drivers
L_0000023712c70758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023712bbb0a0_0 .net/2u *"_ivl_84", 0 0, L_0000023712c70758;  1 drivers
v0000023712bb9c00_0 .net *"_ivl_86", 15 0, L_0000023712cbda00;  1 drivers
v0000023712bba100_0 .net *"_ivl_9", 0 0, L_0000023712b87f30;  1 drivers
L_0000023712c707a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023712bb9d40_0 .net *"_ivl_96", 5 0, L_0000023712c707a0;  1 drivers
v0000023712bb9700_0 .net "_unused", 0 0, L_0000023712cbcba0;  1 drivers
v0000023712bba920_0 .net "addr1_select", 2 0, v0000023712bb6900_0;  1 drivers
v0000023712bb9de0_0 .net "addr2_select", 2 0, v0000023712bb6540_0;  1 drivers
v0000023712bb9e80_0 .net "alu_immediate", 7 0, v0000023712bb6040_0;  1 drivers
v0000023712bb97a0_0 .net "alu_op", 3 0, v0000023712bb6a40_0;  1 drivers
v0000023712bbae20_0 .net "alu_operand_b", 7 0, L_0000023712bbd290;  1 drivers
v0000023712bb9840_0 .net "alu_result", 7 0, v0000023712bb7300_0;  1 drivers
v0000023712bba560_0 .net "alu_src", 0 0, v0000023712bb5f00_0;  1 drivers
v0000023712bbac40_0 .net "branch_offset", 9 0, v0000023712bb6360_0;  1 drivers
v0000023712bba7e0_0 .net "branch_type", 3 0, v0000023712bb7260_0;  1 drivers
v0000023712bba6a0_0 .net "carry", 0 0, v0000023712b7b7c0_0;  1 drivers
v0000023712bb9f20_0 .net "clk", 0 0, v0000023712bbc2f0_0;  1 drivers
v0000023712bb9fc0_0 .net "ena", 0 0, v0000023712bbbad0_0;  1 drivers
v0000023712bbb460_0 .net "flag_write", 0 0, v0000023712bb6860_0;  1 drivers
v0000023712bbace0_0 .var "instr_stable", 15 0;
v0000023712bbb140_0 .net "instruction", 15 0, v0000023712bb8f50_0;  1 drivers
v0000023712bbab00_0 .net "mem_rdata", 7 0, L_0000023712cbd0a0;  1 drivers
v0000023712bbad80_0 .net "mem_read", 0 0, v0000023712bb64a0_0;  1 drivers
v0000023712bba9c0_0 .net "mem_ready", 0 0, v0000023712bb7c90_0;  1 drivers
v0000023712bbb500_0 .net "mem_write", 0 0, v0000023712bb62c0_0;  1 drivers
v0000023712bbaa60_0 .var "miso_sync", 0 0;
v0000023712bb9ca0_0 .net "negative", 0 0, v0000023712b7b860_0;  1 drivers
v0000023712bbaec0_0 .net "next_pc", 9 0, L_0000023712cbc4c0;  1 drivers
v0000023712bbb1e0_0 .net "overflow", 0 0, v0000023712b69860_0;  1 drivers
v0000023712bbb320_0 .net "pc_current", 9 0, v0000023712bb5960_0;  1 drivers
v0000023712bbb3c0_0 .net "reg_data1", 7 0, L_0000023712bbc250;  1 drivers
v0000023712bb98e0_0 .net "reg_data2", 7 0, L_0000023712bbd1f0;  1 drivers
v0000023712bba060_0 .net "reg_write", 0 0, v0000023712bb6e00_0;  1 drivers
v0000023712bb9980_0 .net "reg_write_data", 7 0, L_0000023712bbb710;  1 drivers
v0000023712bba1a0_0 .net "reg_write_src", 1 0, v0000023712bb73a0_0;  1 drivers
v0000023712bb9a20_0 .net "rst", 0 0, L_0000023712bbb8f0;  1 drivers
v0000023712bb9ac0_0 .net "rst_n", 0 0, v0000023712bbbfd0_0;  1 drivers
v0000023712bb9b60_0 .net "spi_cs", 0 0, v0000023712bb8550_0;  1 drivers
v0000023712bba240_0 .net "spi_mosi", 0 0, v0000023712bb8a50_0;  1 drivers
v0000023712bba380_0 .net "spi_sck", 0 0, v0000023712bb8870_0;  1 drivers
v0000023712bbc610_0 .net "stored_flags", 3 0, v0000023712bb6720_0;  1 drivers
v0000023712bbced0_0 .net "ui_in", 7 0, v0000023712bbc930_0;  1 drivers
v0000023712bbc6b0_0 .net "uio_in", 7 0, L_0000023712bbc4d0;  alias, 1 drivers
v0000023712bbb7b0_0 .net "uio_oe", 7 0, L_0000023712bbba30;  alias, 1 drivers
v0000023712bbbe90_0 .net "uio_out", 7 0, L_0000023712bbcbb0;  alias, 1 drivers
v0000023712bbc890_0 .net "uo_out", 7 0, L_0000023712bbca70;  alias, 1 drivers
v0000023712bbbcb0_0 .net "zero", 0 0, v0000023712bb6220_0;  1 drivers
L_0000023712bbb8f0 .reduce/nor v0000023712bbbfd0_0;
L_0000023712bbb670 .reduce/nor v0000023712bbbad0_0;
LS_0000023712bbcbb0_0_0 .concat8 [ 1 1 1 1], L_0000023712b87f30, L_0000023712b886a0, L_0000023712c701b8, L_0000023712b88240;
LS_0000023712bbcbb0_0_4 .concat8 [ 4 0 0 0], L_0000023712c70290;
L_0000023712bbcbb0 .concat8 [ 4 4 0 0], LS_0000023712bbcbb0_0_0, LS_0000023712bbcbb0_0_4;
LS_0000023712bbba30_0_0 .concat8 [ 1 1 1 1], L_0000023712c70128, L_0000023712c70170, L_0000023712c70200, L_0000023712c70248;
LS_0000023712bbba30_0_4 .concat8 [ 4 0 0 0], L_0000023712c702d8;
L_0000023712bbba30 .concat8 [ 4 4 0 0], LS_0000023712bbba30_0_0, LS_0000023712bbba30_0_4;
L_0000023712bbca70 .part v0000023712bb5960_0, 0, 8;
L_0000023712bbcc50 .reduce/nor v0000023712bbbad0_0;
L_0000023712bbccf0 .cmp/eq 2, v0000023712bb73a0_0, L_0000023712c70320;
L_0000023712bbb710 .functor MUXZ 8, v0000023712bb7300_0, L_0000023712cbd0a0, L_0000023712bbccf0, C4<>;
L_0000023712bbd010 .reduce/nor v0000023712bbbad0_0;
L_0000023712bbd0b0 .part v0000023712bbace0_0, 9, 3;
L_0000023712bbd290 .functor MUXZ 8, L_0000023712bbd1f0, v0000023712bb6040_0, v0000023712bb5f00_0, C4<>;
L_0000023712cbd3c0 .reduce/nor v0000023712bbbad0_0;
L_0000023712cbd280 .concat [ 1 1 1 1], v0000023712bb6220_0, v0000023712b7b860_0, v0000023712b7b7c0_0, v0000023712b69860_0;
L_0000023712cbd500 .part L_0000023712bbc4d0, 3, 5;
L_0000023712cbc1a0 .part L_0000023712bbc4d0, 0, 2;
L_0000023712cbda00 .concat [ 1 2 5 8], L_0000023712c70758, L_0000023712cbc1a0, L_0000023712cbd500, v0000023712bbc930_0;
L_0000023712cbcba0 .reduce/and L_0000023712cbda00;
L_0000023712cbd960 .concat [ 10 6 0 0], v0000023712bb5960_0, L_0000023712c707a0;
S_0000023712b55d40 .scope module, "alu" "ALU" 5 147, 6 2 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 8 "operand1";
    .port_info 2 /INPUT 8 "operand2";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "overflow_flag";
    .port_info 6 /OUTPUT 1 "carry_flag";
    .port_info 7 /OUTPUT 1 "negative_flag";
L_0000023712c705a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023712b7cf80_0 .net/2u *"_ivl_0", 0 0, L_0000023712c705a8;  1 drivers
L_0000023712c70638 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023712b7c4e0_0 .net/2u *"_ivl_10", 7 0, L_0000023712c70638;  1 drivers
v0000023712b7ba40_0 .net *"_ivl_12", 8 0, L_0000023712cbdb40;  1 drivers
v0000023712b7ca80_0 .net *"_ivl_2", 8 0, L_0000023712bbd330;  1 drivers
L_0000023712c705f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023712b7c300_0 .net/2u *"_ivl_4", 0 0, L_0000023712c705f0;  1 drivers
v0000023712b7b540_0 .net *"_ivl_6", 8 0, L_0000023712bbd3d0;  1 drivers
v0000023712b7b5e0_0 .net *"_ivl_8", 8 0, L_0000023712cbd8c0;  1 drivers
v0000023712b7b720_0 .var "b_inv", 7 0;
v0000023712b7b7c0_0 .var "carry_flag", 0 0;
v0000023712b7c620_0 .var "cin", 0 0;
v0000023712b7b860_0 .var "negative_flag", 0 0;
v0000023712b7c760_0 .net "operand1", 7 0, L_0000023712bbc250;  alias, 1 drivers
v0000023712b7c8a0_0 .net "operand2", 7 0, L_0000023712bbd290;  alias, 1 drivers
v0000023712b697c0_0 .net "operation", 3 0, v0000023712bb6a40_0;  alias, 1 drivers
v0000023712b69860_0 .var "overflow_flag", 0 0;
v0000023712bb7300_0 .var "result", 7 0;
v0000023712bb5c80_0 .net "sum_ext", 8 0, L_0000023712cbc740;  1 drivers
v0000023712bb6220_0 .var "zero_flag", 0 0;
E_0000023712b8b450/0 .event anyedge, v0000023712b697c0_0, v0000023712bb5c80_0, v0000023712b7c760_0, v0000023712b7b720_0;
E_0000023712b8b450/1 .event anyedge, v0000023712bb7300_0, v0000023712b7c8a0_0;
E_0000023712b8b450 .event/or E_0000023712b8b450/0, E_0000023712b8b450/1;
E_0000023712b8b590 .event anyedge, v0000023712b7c8a0_0, v0000023712b697c0_0;
L_0000023712bbd330 .concat [ 8 1 0 0], L_0000023712bbc250, L_0000023712c705a8;
L_0000023712bbd3d0 .concat [ 8 1 0 0], v0000023712b7b720_0, L_0000023712c705f0;
L_0000023712cbd8c0 .arith/sum 9, L_0000023712bbd330, L_0000023712bbd3d0;
L_0000023712cbdb40 .concat [ 1 8 0 0], v0000023712b7c620_0, L_0000023712c70638;
L_0000023712cbc740 .arith/sum 9, L_0000023712cbd8c0, L_0000023712cbdb40;
S_0000023712b55ed0 .scope module, "branch_unit" "BranchUnit" 5 166, 7 3 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_type";
    .port_info 1 /INPUT 10 "branch_offset";
    .port_info 2 /INPUT 4 "stored_flags";
    .port_info 3 /INPUT 10 "pc_current";
    .port_info 4 /OUTPUT 10 "next_pc";
L_0000023712c70680 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000023712bb5640_0 .net/2u *"_ivl_0", 9 0, L_0000023712c70680;  1 drivers
v0000023712bb6c20_0 .net "_unused_flags", 1 0, L_0000023712cbd780;  1 drivers
v0000023712bb5d20_0 .net "adder_input_b", 9 0, L_0000023712cbd460;  1 drivers
v0000023712bb5fa0_0 .net "branch_offset", 9 0, v0000023712bb6360_0;  alias, 1 drivers
v0000023712bb5dc0_0 .var "branch_taken", 0 0;
v0000023712bb5aa0_0 .net "branch_type", 3 0, v0000023712bb7260_0;  alias, 1 drivers
v0000023712bb60e0_0 .net "next_pc", 9 0, L_0000023712cbc4c0;  alias, 1 drivers
v0000023712bb7120_0 .net "pc_current", 9 0, v0000023712bb5960_0;  alias, 1 drivers
v0000023712bb71c0_0 .net "stored_flags", 3 0, v0000023712bb6720_0;  alias, 1 drivers
E_0000023712b8b150 .event anyedge, v0000023712bb5aa0_0, v0000023712bb71c0_0;
L_0000023712cbd460 .functor MUXZ 10, L_0000023712c70680, v0000023712bb6360_0, v0000023712bb5dc0_0, C4<>;
L_0000023712cbc4c0 .arith/sum 10, v0000023712bb5960_0, L_0000023712cbd460;
L_0000023712cbd780 .part v0000023712bb6720_0, 2, 2;
S_0000023712b37680 .scope module, "cu" "ControlUnit" 5 114, 8 3 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 2 "reg_write_src";
    .port_info 3 /OUTPUT 3 "addr1_select";
    .port_info 4 /OUTPUT 3 "addr2_select";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 4 "alu_operation";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 8 "alu_immediate";
    .port_info 10 /OUTPUT 1 "flag_write";
    .port_info 11 /OUTPUT 4 "branch_type";
    .port_info 12 /OUTPUT 10 "branch_offset";
v0000023712bb6900_0 .var "addr1_select", 2 0;
v0000023712bb6540_0 .var "addr2_select", 2 0;
v0000023712bb6040_0 .var "alu_immediate", 7 0;
v0000023712bb6a40_0 .var "alu_operation", 3 0;
v0000023712bb5f00_0 .var "alu_src", 0 0;
v0000023712bb6360_0 .var "branch_offset", 9 0;
v0000023712bb7260_0 .var "branch_type", 3 0;
v0000023712bb6860_0 .var "flag_write", 0 0;
v0000023712bb6d60_0 .net "instruction", 15 0, v0000023712bbace0_0;  1 drivers
v0000023712bb64a0_0 .var "mem_read", 0 0;
v0000023712bb62c0_0 .var "mem_write", 0 0;
v0000023712bb6400_0 .net "opcode", 3 0, L_0000023712bbd150;  1 drivers
v0000023712bb6e00_0 .var "reg_write", 0 0;
v0000023712bb73a0_0 .var "reg_write_src", 1 0;
E_0000023712b8b790 .event anyedge, v0000023712bb6d60_0, v0000023712bb6400_0;
L_0000023712bbd150 .part v0000023712bbace0_0, 12, 4;
S_0000023712b37810 .scope module, "data_mem" "DataMemory" 5 174, 9 1 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /OUTPUT 8 "rdata";
v0000023712bb5820_0 .net *"_ivl_0", 7 0, L_0000023712cbc380;  1 drivers
v0000023712bb6ea0_0 .net *"_ivl_3", 2 0, L_0000023712cbc2e0;  1 drivers
v0000023712bb5e60_0 .net *"_ivl_4", 4 0, L_0000023712cbc560;  1 drivers
L_0000023712c706c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023712bb6180_0 .net *"_ivl_7", 1 0, L_0000023712c706c8;  1 drivers
L_0000023712c70710 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023712bb6ae0_0 .net/2u *"_ivl_8", 7 0, L_0000023712c70710;  1 drivers
v0000023712bb5a00_0 .net "_unused_addr", 4 0, L_0000023712cbca60;  1 drivers
v0000023712bb6f40_0 .net "addr", 7 0, v0000023712bb7300_0;  alias, 1 drivers
v0000023712bb5b40_0 .net "clk", 0 0, v0000023712bbc2f0_0;  alias, 1 drivers
v0000023712bb65e0_0 .var/i "i", 31 0;
v0000023712bb6b80_0 .net "mem_read", 0 0, v0000023712bb64a0_0;  alias, 1 drivers
v0000023712bb56e0_0 .net "mem_write", 0 0, L_0000023712b88320;  1 drivers
v0000023712bb6cc0 .array "ram", 7 0, 7 0;
v0000023712bb74e0_0 .net "rdata", 7 0, L_0000023712cbd0a0;  alias, 1 drivers
v0000023712bb7440_0 .net "wdata", 7 0, L_0000023712bbd1f0;  alias, 1 drivers
E_0000023712b8b190 .event posedge, v0000023712bb5b40_0;
L_0000023712cbc380 .array/port v0000023712bb6cc0, L_0000023712cbc560;
L_0000023712cbc2e0 .part v0000023712bb7300_0, 0, 3;
L_0000023712cbc560 .concat [ 3 2 0 0], L_0000023712cbc2e0, L_0000023712c706c8;
L_0000023712cbd0a0 .functor MUXZ 8, L_0000023712c70710, L_0000023712cbc380, v0000023712bb64a0_0, C4<>;
L_0000023712cbca60 .part v0000023712bb7300_0, 3, 5;
S_0000023712b2ad00 .scope module, "flag_reg" "FlagRegister" 5 158, 10 3 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 4 "flags_alu";
    .port_info 4 /OUTPUT 4 "stored_flags";
v0000023712bb6680_0 .net "clk", 0 0, v0000023712bbc2f0_0;  alias, 1 drivers
v0000023712bb6fe0_0 .net "flags_alu", 3 0, L_0000023712cbd280;  1 drivers
v0000023712bb5780_0 .net "rst", 0 0, L_0000023712b88780;  1 drivers
v0000023712bb6720_0 .var "stored_flags", 3 0;
v0000023712bb67c0_0 .net "write", 0 0, L_0000023712b88710;  1 drivers
S_0000023712b2ae90 .scope module, "pc" "ProgramCounter" 5 106, 11 2 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_ready";
    .port_info 3 /INPUT 10 "next_pc";
    .port_info 4 /OUTPUT 10 "pc_current";
    .port_info 5 /OUTPUT 1 "ready_q";
v0000023712bb7080_0 .net "clk", 0 0, v0000023712bbc2f0_0;  alias, 1 drivers
v0000023712bb5be0_0 .net "mem_ready", 0 0, v0000023712bb7c90_0;  alias, 1 drivers
v0000023712bb58c0_0 .net "next_pc", 9 0, L_0000023712cbc4c0;  alias, 1 drivers
v0000023712bb5960_0 .var "pc_current", 9 0;
v0000023712bb69a0_0 .var "ready_q", 0 0;
v0000023712bb7e70_0 .net "rst", 0 0, L_0000023712b889b0;  1 drivers
S_0000023712b26bc0 .scope module, "program_mem" "ProgramMemory_SPI_RAM" 5 68, 12 1 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /OUTPUT 16 "instruction";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /OUTPUT 1 "spi_cs";
    .port_info 6 /OUTPUT 1 "spi_sck";
    .port_info 7 /OUTPUT 1 "spi_mosi";
    .port_info 8 /INPUT 1 "spi_miso";
P_0000023712b92440 .param/l "ADDR" 1 12 16, C4<10>;
P_0000023712b92478 .param/l "CMD" 1 12 15, C4<01>;
P_0000023712b924b0 .param/l "DATA" 1 12 17, C4<11>;
P_0000023712b924e8 .param/l "IDLE" 1 12 14, C4<00>;
v0000023712bb9450_0 .var "addr_shifter", 9 0;
v0000023712bb8c30_0 .net "address", 9 0, v0000023712bb5960_0;  alias, 1 drivers
v0000023712bb7a10_0 .var "bit_cnt", 4 0;
v0000023712bb89b0_0 .net "clk", 0 0, v0000023712bbc2f0_0;  alias, 1 drivers
v0000023712bb8f50_0 .var "instruction", 15 0;
v0000023712bb9090_0 .var "last_addr", 9 0;
v0000023712bb7c90_0 .var "ready", 0 0;
v0000023712bb8cd0_0 .net "rst", 0 0, L_0000023712b88550;  1 drivers
v0000023712bb8550_0 .var "spi_cs", 0 0;
v0000023712bb8d70_0 .net "spi_miso", 0 0, v0000023712bbaa60_0;  1 drivers
v0000023712bb8a50_0 .var "spi_mosi", 0 0;
v0000023712bb8870_0 .var "spi_sck", 0 0;
v0000023712bb7f10_0 .var "state", 1 0;
S_0000023712b26d50 .scope module, "regfile" "RegisterFile" 5 132, 13 1 0, S_0000023712b583f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 3 "addr_wr";
    .port_info 5 /INPUT 8 "data_wr";
    .port_info 6 /INPUT 3 "addr1_r";
    .port_info 7 /INPUT 3 "addr2_r";
    .port_info 8 /OUTPUT 8 "out1_r";
    .port_info 9 /OUTPUT 8 "out2_r";
L_0000023712c70368 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023712bb7fb0_0 .net/2u *"_ivl_0", 2 0, L_0000023712c70368;  1 drivers
L_0000023712c703f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023712bb94f0_0 .net *"_ivl_11", 1 0, L_0000023712c703f8;  1 drivers
L_0000023712c70440 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023712bb76f0_0 .net/2u *"_ivl_12", 4 0, L_0000023712c70440;  1 drivers
v0000023712bb78d0_0 .net *"_ivl_14", 4 0, L_0000023712bbce30;  1 drivers
L_0000023712c70488 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023712bb8410_0 .net/2u *"_ivl_18", 2 0, L_0000023712c70488;  1 drivers
v0000023712bb8370_0 .net *"_ivl_2", 0 0, L_0000023712bbd470;  1 drivers
v0000023712bb8ff0_0 .net *"_ivl_20", 0 0, L_0000023712bbbc10;  1 drivers
L_0000023712c704d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023712bb7830_0 .net/2u *"_ivl_22", 7 0, L_0000023712c704d0;  1 drivers
v0000023712bb8910_0 .net *"_ivl_24", 7 0, L_0000023712bbcf70;  1 drivers
v0000023712bb7d30_0 .net *"_ivl_26", 4 0, L_0000023712bbc430;  1 drivers
L_0000023712c70518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023712bb7970_0 .net *"_ivl_29", 1 0, L_0000023712c70518;  1 drivers
L_0000023712c70560 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000023712bb8050_0 .net/2u *"_ivl_30", 4 0, L_0000023712c70560;  1 drivers
v0000023712bb7dd0_0 .net *"_ivl_32", 4 0, L_0000023712bbc570;  1 drivers
L_0000023712c703b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023712bb84b0_0 .net/2u *"_ivl_4", 7 0, L_0000023712c703b0;  1 drivers
v0000023712bb87d0_0 .net *"_ivl_6", 7 0, L_0000023712bbc1b0;  1 drivers
v0000023712bb8af0_0 .net *"_ivl_8", 4 0, L_0000023712bbbb70;  1 drivers
v0000023712bb8e10_0 .net "addr1_r", 2 0, v0000023712bb6900_0;  alias, 1 drivers
v0000023712bb80f0_0 .net "addr2_r", 2 0, v0000023712bb6540_0;  alias, 1 drivers
v0000023712bb8190_0 .net "addr_wr", 2 0, L_0000023712bbd0b0;  1 drivers
v0000023712bb9130_0 .net "clk", 0 0, v0000023712bbc2f0_0;  alias, 1 drivers
v0000023712bb8230_0 .net "data_wr", 7 0, L_0000023712bbb710;  alias, 1 drivers
v0000023712bb7ab0_0 .net "enable", 0 0, v0000023712bb7c90_0;  alias, 1 drivers
v0000023712bb7b50_0 .var/i "i", 31 0;
v0000023712bb82d0_0 .net "out1_r", 7 0, L_0000023712bbc250;  alias, 1 drivers
v0000023712bb85f0_0 .net "out2_r", 7 0, L_0000023712bbd1f0;  alias, 1 drivers
v0000023712bb8730 .array "register_tab", 7 1, 7 0;
v0000023712bb8690_0 .net "rst", 0 0, L_0000023712b881d0;  1 drivers
v0000023712bb8b90_0 .net "write_en", 0 0, v0000023712bb6e00_0;  alias, 1 drivers
L_0000023712bbd470 .cmp/eq 3, v0000023712bb6900_0, L_0000023712c70368;
L_0000023712bbc1b0 .array/port v0000023712bb8730, L_0000023712bbce30;
L_0000023712bbbb70 .concat [ 3 2 0 0], v0000023712bb6900_0, L_0000023712c703f8;
L_0000023712bbce30 .arith/sub 5, L_0000023712bbbb70, L_0000023712c70440;
L_0000023712bbc250 .functor MUXZ 8, L_0000023712bbc1b0, L_0000023712c703b0, L_0000023712bbd470, C4<>;
L_0000023712bbbc10 .cmp/eq 3, v0000023712bb6540_0, L_0000023712c70488;
L_0000023712bbcf70 .array/port v0000023712bb8730, L_0000023712bbc570;
L_0000023712bbc430 .concat [ 3 2 0 0], v0000023712bb6540_0, L_0000023712c70518;
L_0000023712bbc570 .arith/sub 5, L_0000023712bbc430, L_0000023712c70560;
L_0000023712bbd1f0 .functor MUXZ 8, L_0000023712bbcf70, L_0000023712c704d0, L_0000023712bbbc10, C4<>;
    .scope S_0000023712b26bc0;
T_0 ;
    %wait E_0000023712b8b190;
    %load/vec4 v0000023712bb8cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023712bb7f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb7c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023712bb8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb8870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb8a50_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0000023712bb9090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023712bb8f50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023712bb7a10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023712bb7f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb7c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb8870_0, 0;
    %load/vec4 v0000023712bb8c30_0;
    %load/vec4 v0000023712bb9090_0;
    %cmp/ne;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb8550_0, 0;
    %load/vec4 v0000023712bb8c30_0;
    %assign/vec4 v0000023712bb9450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023712bb7a10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023712bb7f10_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0000023712bb7a10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000023712bb8a50_0, 0;
    %load/vec4 v0000023712bb8870_0;
    %inv;
    %assign/vec4 v0000023712bb8870_0, 0;
    %load/vec4 v0000023712bb8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0000023712bb7a10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000023712bb7a10_0, 0;
    %load/vec4 v0000023712bb7a10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023712bb7a10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023712bb7f10_0, 0;
T_0.11 ;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000023712bb7a10_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_0.13, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb8a50_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0000023712bb9450_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000023712bb8a50_0, 0;
T_0.14 ;
    %load/vec4 v0000023712bb8870_0;
    %inv;
    %assign/vec4 v0000023712bb8870_0, 0;
    %load/vec4 v0000023712bb8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0000023712bb7a10_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.17, 5;
    %load/vec4 v0000023712bb9450_0;
    %parti/s 9, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb9450_0, 0;
T_0.17 ;
    %load/vec4 v0000023712bb7a10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000023712bb7a10_0, 0;
    %load/vec4 v0000023712bb7a10_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023712bb7a10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000023712bb7f10_0, 0;
T_0.19 ;
T_0.15 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb8a50_0, 0;
    %load/vec4 v0000023712bb8870_0;
    %inv;
    %assign/vec4 v0000023712bb8870_0, 0;
    %load/vec4 v0000023712bb8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %load/vec4 v0000023712bb8f50_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000023712bb8d70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023712bb8f50_0, 0;
    %load/vec4 v0000023712bb7a10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000023712bb7a10_0, 0;
    %load/vec4 v0000023712bb7a10_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %load/vec4 v0000023712bb8c30_0;
    %assign/vec4 v0000023712bb9090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023712bb7c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023712bb8550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023712bb7f10_0, 0;
T_0.23 ;
T_0.21 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023712b2ae90;
T_1 ;
    %wait E_0000023712b8b190;
    %load/vec4 v0000023712bb7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023712bb5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bb69a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023712bb5be0_0;
    %assign/vec4 v0000023712bb69a0_0, 0;
    %load/vec4 v0000023712bb69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000023712bb58c0_0;
    %assign/vec4 v0000023712bb5960_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023712b37680;
T_2 ;
    %wait E_0000023712b8b790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023712bb73a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712bb64a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712bb62c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712bb5f00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023712bb6040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023712bb7260_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000023712bb6360_0, 0, 10;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0000023712bb6900_0, 0, 3;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000023712bb6540_0, 0, 3;
    %load/vec4 v0000023712bb6400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.17;
T_2.0 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %jmp T_2.17;
T_2.1 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %jmp T_2.17;
T_2.2 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %jmp T_2.17;
T_2.3 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %jmp T_2.17;
T_2.4 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %jmp T_2.17;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb5f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000023712bb6900_0, 0, 3;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023712bb6040_0, 0, 8;
    %jmp T_2.17;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb5f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023712bb6900_0, 0, 3;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023712bb6040_0, 0, 8;
    %jmp T_2.17;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb5f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb64a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023712bb73a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023712bb6040_0, 0, 8;
    %jmp T_2.17;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb5f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb62c0_0, 0, 1;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000023712bb6540_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023712bb6040_0, 0, 8;
    %jmp T_2.17;
T_2.9 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb7260_0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000023712bb6360_0, 0, 10;
    %jmp T_2.17;
T_2.10 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb7260_0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000023712bb6360_0, 0, 10;
    %jmp T_2.17;
T_2.11 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb7260_0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000023712bb6360_0, 0, 10;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb7260_0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0000023712bb6360_0, 0, 10;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000023712bb6900_0, 0, 3;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb5f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023712bb6040_0, 0, 8;
T_2.18 ;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v0000023712bb6400_0;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6e00_0, 0, 1;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000023712bb6900_0, 0, 3;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb5f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023712bb6040_0, 0, 8;
T_2.20 ;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023712bb6a40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb6860_0, 0, 1;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0000023712bb6900_0, 0, 3;
    %load/vec4 v0000023712bb6d60_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0000023712bb6540_0, 0, 3;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023712b26d50;
T_3 ;
    %wait E_0000023712b8b190;
    %load/vec4 v0000023712bb8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023712bb7b50_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000023712bb7b50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000023712bb7b50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023712bb8730, 0, 4;
    %load/vec4 v0000023712bb7b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023712bb7b50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023712bb8b90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0000023712bb7ab0_0;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0000023712bb8190_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000023712bb8230_0;
    %load/vec4 v0000023712bb8190_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023712bb8730, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023712b55d40;
T_4 ;
    %wait E_0000023712b8b590;
    %load/vec4 v0000023712b7c8a0_0;
    %store/vec4 v0000023712b7b720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712b7c620_0, 0, 1;
    %load/vec4 v0000023712b697c0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000023712b7c8a0_0;
    %inv;
    %store/vec4 v0000023712b7b720_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712b7c620_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023712b55d40;
T_5 ;
    %wait E_0000023712b8b450;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712b7b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712b69860_0, 0, 1;
    %load/vec4 v0000023712b697c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %load/vec4 v0000023712bb5c80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0000023712bb5c80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %load/vec4 v0000023712bb5c80_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000023712b7b7c0_0, 0, 1;
    %load/vec4 v0000023712b7c760_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023712b7b720_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.9, 4;
    %load/vec4 v0000023712bb7300_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023712b7c760_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %store/vec4 v0000023712b69860_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0000023712bb5c80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %load/vec4 v0000023712bb5c80_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000023712b7b7c0_0, 0, 1;
    %load/vec4 v0000023712b7c760_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023712b7b720_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v0000023712bb7300_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023712b7c760_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %store/vec4 v0000023712b69860_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0000023712b7c760_0;
    %load/vec4 v0000023712b7c8a0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0000023712b7c760_0;
    %load/vec4 v0000023712b7c8a0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000023712b7c760_0;
    %load/vec4 v0000023712b7c8a0_0;
    %and;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000023712b7c760_0;
    %load/vec4 v0000023712b7c8a0_0;
    %or;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000023712b7c760_0;
    %load/vec4 v0000023712b7c8a0_0;
    %xor;
    %store/vec4 v0000023712bb7300_0, 0, 8;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %load/vec4 v0000023712bb7300_0;
    %nor/r;
    %store/vec4 v0000023712bb6220_0, 0, 1;
    %load/vec4 v0000023712bb7300_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0000023712b7b860_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023712b2ad00;
T_6 ;
    %wait E_0000023712b8b190;
    %load/vec4 v0000023712bb5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023712bb6720_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023712bb67c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000023712bb6fe0_0;
    %assign/vec4 v0000023712bb6720_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023712b55ed0;
T_7 ;
    %wait E_0000023712b8b150;
    %load/vec4 v0000023712bb5aa0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023712bb5dc0_0, 0, 1;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023712bb5dc0_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000023712bb71c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000023712bb5dc0_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000023712bb71c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0000023712bb5dc0_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000023712bb71c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %store/vec4 v0000023712bb5dc0_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023712b37810;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023712bb65e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023712bb65e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000023712bb65e0_0;
    %store/vec4a v0000023712bb6cc0, 4, 0;
    %load/vec4 v0000023712bb65e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023712bb65e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000023712b37810;
T_9 ;
    %wait E_0000023712b8b190;
    %load/vec4 v0000023712bb56e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000023712bb7440_0;
    %load/vec4 v0000023712bb6f40_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023712bb6cc0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023712b583f0;
T_10 ;
    %wait E_0000023712b8b190;
    %load/vec4 v0000023712bb9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712bbaa60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023712bbc6b0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000023712bbaa60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023712b583f0;
T_11 ;
    %wait E_0000023712b8b190;
    %load/vec4 v0000023712bb9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023712bbace0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023712bba9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000023712bbb140_0;
    %assign/vec4 v0000023712bbace0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023712b58260;
T_12 ;
    %pushi/vec4 25098, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 25620, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 1616, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 34304, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 30720, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 63232, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 40962, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 27647, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 27748, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 40959, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023712b7b680, 4, 0;
    %end;
    .thread T_12;
    .scope S_0000023712b58260;
T_13 ;
    %wait E_0000023712b8b750;
    %load/vec4 v0000023712b7c080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712b7b900_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023712b7ce40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0000023712b7bfe0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000023712b7b680, 4;
    %store/vec4 v0000023712b7bf40_0, 0, 16;
    %load/vec4 v0000023712b7bf40_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0000023712b7b4a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0000023712b7b900_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023712b7b900_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023712b40360;
T_14 ;
    %vpi_call/w 3 7 "$dumpfile", "tb.fst" {0 0 0};
    %vpi_call/w 3 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023712b40360 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\test\tb.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\test\spi_flash_sim.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\tt_um_cpu.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ALU.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\BranchUnit.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ControlUnit.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\DataMemory.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\FlagRegister.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ProgramCounter.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\ProgramMemory_SPI.v";
    "C:\Users\salag\Documents\ProjetPerso\Microprocesseur\src\register_file.v";
