Library ieee;
Use ieee.std_logic_1164.all;

Entity Controla_delayTB is
	port(
		);
end entity;

Architecture BHV of Controla_delayTB is

component Controla_delay is
	port(
		clock,reset,Enable_FIFO: in std_logic;
		Sample_delay: in integer;
		data_in: in std_logic_vector(25 downto 0);
		data_out: out std_logic_vector(25 downto 0)
	);
end component;

Signal clock_TB: std_logic:= '1';
Signal reset_TB: std_logic:= '0';
Signal Enable_FIFOTB: std_logic:='0';
Signal Sample_delayTB: integer;
Signal data_inTB: std_logic_vector(25 downto 0):=(others=>'0');
Signal data_outTB: std_logic_vector(25 downto 0);

BEGIN

instancia_TB: Controla_delay port map(
		clock => clock_TB,
		reset => reset_TB,
		Enable_FIFO => Enable_FIFOTB,
		Sample_delay => Sample_delayTB,
		data_in => data_inTB,
		data_out => data_outTB);
	
	clock_TB <= not(clock_TB) after 10 ps; -- ciclo de 20 ps -> 50M Hz
	reset_TB <= '1' after 40 ps; -- Resetado por 2 ciclos
	Enable_FIFOTB <= not(Enable_FIFOTB) after 50 ps
	Sample_delay <= 100000, 50000 after 10 ns, 70000 after 20 ns
	data_inTB => data_inTB + '1' after 10 ps;