0.6
2019.2
Nov  6 2019
21:42:20
/home/dsf/Desktop/cod21-dsf19/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/28F640P30.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/def.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/BankLib.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/clock.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/cpld_model.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/BankLib.h,1634098740,verilog,,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/def.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1634098740,verilog,,,,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/TimingData.h,1634098740,verilog,,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,1634098740,verilog,,,,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h,1634098740,verilog,,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/def.h,1634098740,verilog,,,,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/sram_model.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/tb.sv,1634453570,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/clock.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sources_1/new/sram.sv,1634456235,systemVerilog,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/tb.sv,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/tb.sv,,$unit_sram_sv;sram,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sources_1/new/thinpad_top.v,1634455810,verilog,,,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
