{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 8463, "design__instance__area": 56337.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.012708193622529507, "power__switching__total": 0.019569531083106995, "power__leakage__total": 6.679192665615119e-08, "power__total": 0.03227779269218445, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.29344946747596007, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.293100135791382, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.23555547068517083, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.267656127060143, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.316667, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.267656, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 49, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.31208378431519057, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.31174327890390785, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8830144643190408, "timing__setup__ws__corner:nom_ss_100C_1v60": 6.184073872465791, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.883014, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.184074, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.28453865069484974, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2841818805157963, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.039228954528483274, "timing__setup__ws__corner:nom_ff_n40C_1v95": 19.93902166478169, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111931, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.939022, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 76, "design__max_fanout_violation__count": 34, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2793916566071206, "clock__skew__worst_setup": 0.27912709045287, "timing__hold__ws": 0.022802926858838137, "timing__setup__ws": 5.969330088077326, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109763, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.96933, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 358.755 369.475", "design__core__bbox": "5.52 10.88 352.82 356.32", "design__io": 262, "design__die__area": 132551, "design__core__area": 119971, "design__instance__count__stdcell": 8463, "design__instance__area__stdcell": 56337.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.469594, "design__instance__utilization__stdcell": 0.469594, "design__instance__count__class:buffer": 386, "design__instance__count__class:inverter": 335, "design__instance__count__class:sequential_cell": 179, "design__instance__count__class:multi_input_combinational_cell": 4986, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 8769, "design__instance__count__class:tap_cell": 1677, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 15831237, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 214194, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 833, "design__instance__count__class:clock_buffer": 19, "design__instance__count__class:clock_inverter": 13, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 160, "antenna__violating__nets": 10, "antenna__violating__pins": 11, "route__antenna_violation__count": 10, "antenna_diodes_count": 35, "design__instance__count__class:antenna_cell": 35, "route__net": 6931, "route__net__special": 2, "route__drc_errors__iter:1": 3653, "route__wirelength__iter:1": 236477, "route__drc_errors__iter:2": 1852, "route__wirelength__iter:2": 234771, "route__drc_errors__iter:3": 1861, "route__wirelength__iter:3": 234282, "route__drc_errors__iter:4": 152, "route__wirelength__iter:4": 234080, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 234052, "route__drc_errors": 0, "route__wirelength": 234052, "route__vias": 46842, "route__vias__singlecut": 46842, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1066.21, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2876144681604126, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2873557306772061, "timing__hold__ws__corner:min_tt_025C_1v80": 0.25718949919947365, "timing__setup__ws__corner:min_tt_025C_1v80": 16.369782437359273, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.31403, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.369781, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 32, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3040246751515094, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.30377287656240304, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8788406917622227, "timing__setup__ws__corner:min_ss_100C_1v60": 6.390131271663921, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.878841, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.390131, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2793916566071206, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27912709045287, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.05237821435942517, "timing__setup__ws__corner:min_ff_n40C_1v95": 20.012202239564154, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109763, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 20.012201, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 34, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.30111389234322455, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3001139144366634, "timing__hold__ws__corner:max_tt_025C_1v80": 0.21209956613593195, "timing__setup__ws__corner:max_tt_025C_1v80": 16.15926460601126, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.319551, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.159266, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 76, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 34, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.32208123191238475, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3205092670873598, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8502031541659066, "timing__setup__ws__corner:max_ss_100C_1v60": 5.969330088077326, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.888401, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.96933, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 34, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29096750832306467, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2902715650003958, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.022802926858838137, "timing__setup__ws__corner:max_ff_n40C_1v95": 19.861785667220186, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11423, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.861786, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79852, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79948, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0014792, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00161494, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000528826, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00161494, "design_powergrid__voltage__worst": 0.00161494, "design_powergrid__voltage__worst__net:VPWR": 1.79852, "design_powergrid__drop__worst": 0.00161494, "design_powergrid__drop__worst__net:VPWR": 0.0014792, "design_powergrid__voltage__worst__net:VGND": 0.00161494, "design_powergrid__drop__worst__net:VGND": 0.00161494, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000517, "ir__drop__worst": 0.00148, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}