vendor_name = ModelSim
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBus.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/busEncodertb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/busMUXtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBustb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/multipliertb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/division.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/divisiontb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/addertb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/MDRtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right_arithmetic.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/mar.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstructionstb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/memoryInit.mif
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/ramtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/select_encodetb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstruction2tb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/incrementPC.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/storeInstructionstb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAddtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAndtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/immediateOrtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/branchzrtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/branchnztb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/branchpltb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/branchmitb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/jrtb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/jaltb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/mfhitb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/mflotb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/outporttb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/inporttb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/control_unittb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/seven_seg_disp.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/phase4.mif
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/phase4tb.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/phase4datapath.v
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/db/system.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_0le1.tdf
source_file = 1, C:/altera/13.0sp1/elec374/system-design/System-Design/db/system.ram0_ram_1d0cf.hdl.mif
design_name = phase4datapath
instance = comp, \R1|q[0] , R1|q[0], phase4datapath, 1
instance = comp, \R12|q[0] , R12|q[0], phase4datapath, 1
instance = comp, \R15|q[1] , R15|q[1], phase4datapath, 1
instance = comp, \R1|q[2] , R1|q[2], phase4datapath, 1
instance = comp, \R4|q[2] , R4|q[2], phase4datapath, 1
instance = comp, \R12|q[3] , R12|q[3], phase4datapath, 1
instance = comp, \R2|q[4] , R2|q[4], phase4datapath, 1
instance = comp, \R9|q[4] , R9|q[4], phase4datapath, 1
instance = comp, \R14|q[4] , R14|q[4], phase4datapath, 1
instance = comp, \R2|q[5] , R2|q[5], phase4datapath, 1
instance = comp, \R13|q[5] , R13|q[5], phase4datapath, 1
instance = comp, \R12|q[6] , R12|q[6], phase4datapath, 1
instance = comp, \ZLO|q[6] , ZLO|q[6], phase4datapath, 1
instance = comp, \R15|q[7] , R15|q[7], phase4datapath, 1
instance = comp, \R2|q[10] , R2|q[10], phase4datapath, 1
instance = comp, \R2|q[13] , R2|q[13], phase4datapath, 1
instance = comp, \R14|q[15] , R14|q[15], phase4datapath, 1
instance = comp, \R2|q[16] , R2|q[16], phase4datapath, 1
instance = comp, \R4|q[18] , R4|q[18], phase4datapath, 1
instance = comp, \R13|q[18] , R13|q[18], phase4datapath, 1
instance = comp, \R1|q[19] , R1|q[19], phase4datapath, 1
instance = comp, \R2|q[21] , R2|q[21], phase4datapath, 1
instance = comp, \R4|q[21] , R4|q[21], phase4datapath, 1
instance = comp, \R14|q[21] , R14|q[21], phase4datapath, 1
instance = comp, \R13|q[22] , R13|q[22], phase4datapath, 1
instance = comp, \R9|q[23] , R9|q[23], phase4datapath, 1
instance = comp, \R14|q[23] , R14|q[23], phase4datapath, 1
instance = comp, \R0|q[25] , R0|q[25], phase4datapath, 1
instance = comp, \R4|q[25] , R4|q[25], phase4datapath, 1
instance = comp, \R13|q[25] , R13|q[25], phase4datapath, 1
instance = comp, \R1|q[26] , R1|q[26], phase4datapath, 1
instance = comp, \R15|q[26] , R15|q[26], phase4datapath, 1
instance = comp, \R2|q[28] , R2|q[28], phase4datapath, 1
instance = comp, \R15|q[31] , R15|q[31], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|sum[2] , logic_unit|add_instance|instance1|instance2|sum[2], phase4datapath, 1
instance = comp, \Y|q[21] , Y|q[21], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|c[3]~1 , logic_unit|add_instance|instance2|instance2|c[3]~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|p[0] , logic_unit|add_instance|instance2|instance4|p[0], phase4datapath, 1
instance = comp, \Y|q[30] , Y|q[30], phase4datapath, 1
instance = comp, \cUnit|WideOr11~1 , cUnit|WideOr11~1, phase4datapath, 1
instance = comp, \cUnit|Selector5~0 , cUnit|Selector5~0, phase4datapath, 1
instance = comp, \cUnit|Selector5~1 , cUnit|Selector5~1, phase4datapath, 1
instance = comp, \cUnit|regIn~0 , cUnit|regIn~0, phase4datapath, 1
instance = comp, \cUnit|WideOr35~0 , cUnit|WideOr35~0, phase4datapath, 1
instance = comp, \Clock~input , Clock~input, phase4datapath, 1
instance = comp, \Clock~inputCLKENA0 , Clock~inputCLKENA0, phase4datapath, 1
instance = comp, \R1|q[0]~feeder , R1|q[0]~feeder, phase4datapath, 1
instance = comp, \R9|q[4]~feeder , R9|q[4]~feeder, phase4datapath, 1
instance = comp, \R14|q[21]~feeder , R14|q[21]~feeder, phase4datapath, 1
instance = comp, \R4|q[25]~feeder , R4|q[25]~feeder, phase4datapath, 1
instance = comp, \R15|q[26]~feeder , R15|q[26]~feeder, phase4datapath, 1
instance = comp, \R1|q[26]~feeder , R1|q[26]~feeder, phase4datapath, 1
instance = comp, \IncPC~output , IncPC~output, phase4datapath, 1
instance = comp, \write~output , write~output, phase4datapath, 1
instance = comp, \run~output , run~output, phase4datapath, 1
instance = comp, \busMuxOut[0]~output , busMuxOut[0]~output, phase4datapath, 1
instance = comp, \busMuxOut[1]~output , busMuxOut[1]~output, phase4datapath, 1
instance = comp, \busMuxOut[2]~output , busMuxOut[2]~output, phase4datapath, 1
instance = comp, \busMuxOut[3]~output , busMuxOut[3]~output, phase4datapath, 1
instance = comp, \busMuxOut[4]~output , busMuxOut[4]~output, phase4datapath, 1
instance = comp, \busMuxOut[5]~output , busMuxOut[5]~output, phase4datapath, 1
instance = comp, \busMuxOut[6]~output , busMuxOut[6]~output, phase4datapath, 1
instance = comp, \busMuxOut[7]~output , busMuxOut[7]~output, phase4datapath, 1
instance = comp, \busMuxOut[8]~output , busMuxOut[8]~output, phase4datapath, 1
instance = comp, \busMuxOut[9]~output , busMuxOut[9]~output, phase4datapath, 1
instance = comp, \busMuxOut[10]~output , busMuxOut[10]~output, phase4datapath, 1
instance = comp, \busMuxOut[11]~output , busMuxOut[11]~output, phase4datapath, 1
instance = comp, \busMuxOut[12]~output , busMuxOut[12]~output, phase4datapath, 1
instance = comp, \busMuxOut[13]~output , busMuxOut[13]~output, phase4datapath, 1
instance = comp, \busMuxOut[14]~output , busMuxOut[14]~output, phase4datapath, 1
instance = comp, \busMuxOut[15]~output , busMuxOut[15]~output, phase4datapath, 1
instance = comp, \busMuxOut[16]~output , busMuxOut[16]~output, phase4datapath, 1
instance = comp, \busMuxOut[17]~output , busMuxOut[17]~output, phase4datapath, 1
instance = comp, \busMuxOut[18]~output , busMuxOut[18]~output, phase4datapath, 1
instance = comp, \busMuxOut[19]~output , busMuxOut[19]~output, phase4datapath, 1
instance = comp, \busMuxOut[20]~output , busMuxOut[20]~output, phase4datapath, 1
instance = comp, \busMuxOut[21]~output , busMuxOut[21]~output, phase4datapath, 1
instance = comp, \busMuxOut[22]~output , busMuxOut[22]~output, phase4datapath, 1
instance = comp, \busMuxOut[23]~output , busMuxOut[23]~output, phase4datapath, 1
instance = comp, \busMuxOut[24]~output , busMuxOut[24]~output, phase4datapath, 1
instance = comp, \busMuxOut[25]~output , busMuxOut[25]~output, phase4datapath, 1
instance = comp, \busMuxOut[26]~output , busMuxOut[26]~output, phase4datapath, 1
instance = comp, \busMuxOut[27]~output , busMuxOut[27]~output, phase4datapath, 1
instance = comp, \busMuxOut[28]~output , busMuxOut[28]~output, phase4datapath, 1
instance = comp, \busMuxOut[29]~output , busMuxOut[29]~output, phase4datapath, 1
instance = comp, \busMuxOut[30]~output , busMuxOut[30]~output, phase4datapath, 1
instance = comp, \busMuxOut[31]~output , busMuxOut[31]~output, phase4datapath, 1
instance = comp, \present_state[0]~output , present_state[0]~output, phase4datapath, 1
instance = comp, \present_state[1]~output , present_state[1]~output, phase4datapath, 1
instance = comp, \present_state[2]~output , present_state[2]~output, phase4datapath, 1
instance = comp, \present_state[3]~output , present_state[3]~output, phase4datapath, 1
instance = comp, \present_state[4]~output , present_state[4]~output, phase4datapath, 1
instance = comp, \present_state[5]~output , present_state[5]~output, phase4datapath, 1
instance = comp, \present_state[6]~output , present_state[6]~output, phase4datapath, 1
instance = comp, \present_state[7]~output , present_state[7]~output, phase4datapath, 1
instance = comp, \seg0out[0]~output , seg0out[0]~output, phase4datapath, 1
instance = comp, \seg0out[1]~output , seg0out[1]~output, phase4datapath, 1
instance = comp, \seg0out[2]~output , seg0out[2]~output, phase4datapath, 1
instance = comp, \seg0out[3]~output , seg0out[3]~output, phase4datapath, 1
instance = comp, \seg0out[4]~output , seg0out[4]~output, phase4datapath, 1
instance = comp, \seg0out[5]~output , seg0out[5]~output, phase4datapath, 1
instance = comp, \seg0out[6]~output , seg0out[6]~output, phase4datapath, 1
instance = comp, \seg0out[7]~output , seg0out[7]~output, phase4datapath, 1
instance = comp, \seg1out[0]~output , seg1out[0]~output, phase4datapath, 1
instance = comp, \seg1out[1]~output , seg1out[1]~output, phase4datapath, 1
instance = comp, \seg1out[2]~output , seg1out[2]~output, phase4datapath, 1
instance = comp, \seg1out[3]~output , seg1out[3]~output, phase4datapath, 1
instance = comp, \seg1out[4]~output , seg1out[4]~output, phase4datapath, 1
instance = comp, \seg1out[5]~output , seg1out[5]~output, phase4datapath, 1
instance = comp, \seg1out[6]~output , seg1out[6]~output, phase4datapath, 1
instance = comp, \seg1out[7]~output , seg1out[7]~output, phase4datapath, 1
instance = comp, \Stop~input , Stop~input, phase4datapath, 1
instance = comp, \Reset~input , Reset~input, phase4datapath, 1
instance = comp, \cUnit|present_state~0 , cUnit|present_state~0, phase4datapath, 1
instance = comp, \cUnit|present_state~4 , cUnit|present_state~4, phase4datapath, 1
instance = comp, \cUnit|present_state~2 , cUnit|present_state~2, phase4datapath, 1
instance = comp, \cUnit|WideOr11~3 , cUnit|WideOr11~3, phase4datapath, 1
instance = comp, \cUnit|present_state~5 , cUnit|present_state~5, phase4datapath, 1
instance = comp, \cUnit|WideOr11~0 , cUnit|WideOr11~0, phase4datapath, 1
instance = comp, \cUnit|WideOr11~2 , cUnit|WideOr11~2, phase4datapath, 1
instance = comp, \cUnit|WideOr11~4 , cUnit|WideOr11~4, phase4datapath, 1
instance = comp, \cUnit|present_state[2] , cUnit|present_state[2], phase4datapath, 1
instance = comp, \cUnit|present_state~3 , cUnit|present_state~3, phase4datapath, 1
instance = comp, \cUnit|Selector5~2 , cUnit|Selector5~2, phase4datapath, 1
instance = comp, \cUnit|Selector5~3 , cUnit|Selector5~3, phase4datapath, 1
instance = comp, \cUnit|present_state[3] , cUnit|present_state[3], phase4datapath, 1
instance = comp, \cUnit|Selector7~2 , cUnit|Selector7~2, phase4datapath, 1
instance = comp, \cUnit|Selector7~1 , cUnit|Selector7~1, phase4datapath, 1
instance = comp, \cUnit|Selector7~0 , cUnit|Selector7~0, phase4datapath, 1
instance = comp, \cUnit|Selector7~3 , cUnit|Selector7~3, phase4datapath, 1
instance = comp, \cUnit|present_state[1] , cUnit|present_state[1], phase4datapath, 1
instance = comp, \cUnit|WideOr14~6 , cUnit|WideOr14~6, phase4datapath, 1
instance = comp, \cUnit|WideOr7~1 , cUnit|WideOr7~1, phase4datapath, 1
instance = comp, \cUnit|WideOr7~0 , cUnit|WideOr7~0, phase4datapath, 1
instance = comp, \cUnit|WideOr7~2 , cUnit|WideOr7~2, phase4datapath, 1
instance = comp, \cUnit|present_state[4] , cUnit|present_state[4], phase4datapath, 1
instance = comp, \cUnit|present_state~1 , cUnit|present_state~1, phase4datapath, 1
instance = comp, \cUnit|WideOr3~0 , cUnit|WideOr3~0, phase4datapath, 1
instance = comp, \cUnit|WideOr3~1 , cUnit|WideOr3~1, phase4datapath, 1
instance = comp, \cUnit|present_state[6] , cUnit|present_state[6], phase4datapath, 1
instance = comp, \cUnit|present_state~6 , cUnit|present_state~6, phase4datapath, 1
instance = comp, \cUnit|Selector3~0 , cUnit|Selector3~0, phase4datapath, 1
instance = comp, \cUnit|Selector3~1 , cUnit|Selector3~1, phase4datapath, 1
instance = comp, \cUnit|present_state[5] , cUnit|present_state[5], phase4datapath, 1
instance = comp, \cUnit|Selector47~1 , cUnit|Selector47~1, phase4datapath, 1
instance = comp, \cUnit|Selector47~0 , cUnit|Selector47~0, phase4datapath, 1
instance = comp, \cUnit|Selector47~2 , cUnit|Selector47~2, phase4datapath, 1
instance = comp, \cUnit|WideOr14~0 , cUnit|WideOr14~0, phase4datapath, 1
instance = comp, \cUnit|WideOr14~1 , cUnit|WideOr14~1, phase4datapath, 1
instance = comp, \cUnit|WideOr14~4 , cUnit|WideOr14~4, phase4datapath, 1
instance = comp, \cUnit|WideOr14~2 , cUnit|WideOr14~2, phase4datapath, 1
instance = comp, \cUnit|WideOr14~3 , cUnit|WideOr14~3, phase4datapath, 1
instance = comp, \cUnit|WideOr14~5 , cUnit|WideOr14~5, phase4datapath, 1
instance = comp, \cUnit|present_state[0] , cUnit|present_state[0], phase4datapath, 1
instance = comp, \cUnit|Decoder2~0 , cUnit|Decoder2~0, phase4datapath, 1
instance = comp, \cUnit|Decoder2~1 , cUnit|Decoder2~1, phase4datapath, 1
instance = comp, \cUnit|WideOr56~0 , cUnit|WideOr56~0, phase4datapath, 1
instance = comp, \cUnit|WideOr56~1 , cUnit|WideOr56~1, phase4datapath, 1
instance = comp, \cUnit|Write , cUnit|Write, phase4datapath, 1
instance = comp, \cUnit|Decoder2~3 , cUnit|Decoder2~3, phase4datapath, 1
instance = comp, \cUnit|Decoder2~2 , cUnit|Decoder2~2, phase4datapath, 1
instance = comp, \cUnit|Decoder2~4 , cUnit|Decoder2~4, phase4datapath, 1
instance = comp, \cUnit|WideOr43~0 , cUnit|WideOr43~0, phase4datapath, 1
instance = comp, \cUnit|WideOr43~1 , cUnit|WideOr43~1, phase4datapath, 1
instance = comp, \cUnit|Run , cUnit|Run, phase4datapath, 1
instance = comp, \cUnit|WideOr21~1 , cUnit|WideOr21~1, phase4datapath, 1
instance = comp, \cUnit|WideOr21~0 , cUnit|WideOr21~0, phase4datapath, 1
instance = comp, \cUnit|WideOr21~2 , cUnit|WideOr21~2, phase4datapath, 1
instance = comp, \cUnit|WideOr19~0 , cUnit|WideOr19~0, phase4datapath, 1
instance = comp, \cUnit|WideOr19~1 , cUnit|WideOr19~1, phase4datapath, 1
instance = comp, \cUnit|WideOr19~2 , cUnit|WideOr19~2, phase4datapath, 1
instance = comp, \cUnit|Rout , cUnit|Rout, phase4datapath, 1
instance = comp, \cUnit|WideOr51~0 , cUnit|WideOr51~0, phase4datapath, 1
instance = comp, \cUnit|WideOr51~1 , cUnit|WideOr51~1, phase4datapath, 1
instance = comp, \cUnit|WideOr49~0 , cUnit|WideOr49~0, phase4datapath, 1
instance = comp, \cUnit|WideOr49~1 , cUnit|WideOr49~1, phase4datapath, 1
instance = comp, \cUnit|WideOr49~2 , cUnit|WideOr49~2, phase4datapath, 1
instance = comp, \cUnit|Cout , cUnit|Cout, phase4datapath, 1
instance = comp, \cUnit|WideOr61~0 , cUnit|WideOr61~0, phase4datapath, 1
instance = comp, \cUnit|WideOr61~1 , cUnit|WideOr61~1, phase4datapath, 1
instance = comp, \cUnit|WideOr59~1 , cUnit|WideOr59~1, phase4datapath, 1
instance = comp, \cUnit|WideOr59~0 , cUnit|WideOr59~0, phase4datapath, 1
instance = comp, \cUnit|WideOr59~2 , cUnit|WideOr59~2, phase4datapath, 1
instance = comp, \cUnit|BAout , cUnit|BAout, phase4datapath, 1
instance = comp, \cUnit|WideOr46~0 , cUnit|WideOr46~0, phase4datapath, 1
instance = comp, \cUnit|WideOr46~1 , cUnit|WideOr46~1, phase4datapath, 1
instance = comp, \cUnit|WideOr44~0 , cUnit|WideOr44~0, phase4datapath, 1
instance = comp, \cUnit|WideOr44~1 , cUnit|WideOr44~1, phase4datapath, 1
instance = comp, \cUnit|PCout , cUnit|PCout, phase4datapath, 1
instance = comp, \enc|Equal0~0 , enc|Equal0~0, phase4datapath, 1
instance = comp, \cUnit|WideOr27~0 , cUnit|WideOr27~0, phase4datapath, 1
instance = comp, \cUnit|WideOr27~1 , cUnit|WideOr27~1, phase4datapath, 1
instance = comp, \cUnit|WideOr25~1 , cUnit|WideOr25~1, phase4datapath, 1
instance = comp, \cUnit|WideOr25~0 , cUnit|WideOr25~0, phase4datapath, 1
instance = comp, \cUnit|WideOr25~2 , cUnit|WideOr25~2, phase4datapath, 1
instance = comp, \cUnit|WideOr25~3 , cUnit|WideOr25~3, phase4datapath, 1
instance = comp, \cUnit|WideOr25~5 , cUnit|WideOr25~5, phase4datapath, 1
instance = comp, \cUnit|ZLOout , cUnit|ZLOout, phase4datapath, 1
instance = comp, \enc|WideOr1 , enc|WideOr1, phase4datapath, 1
instance = comp, \R4|q[0]~feeder , R4|q[0]~feeder, phase4datapath, 1
instance = comp, \cUnit|WideOr47~0 , cUnit|WideOr47~0, phase4datapath, 1
instance = comp, \cUnit|WideOr47~1 , cUnit|WideOr47~1, phase4datapath, 1
instance = comp, \cUnit|regIn[1] , cUnit|regIn[1], phase4datapath, 1
instance = comp, \R4|q[0] , R4|q[0], phase4datapath, 1
instance = comp, \R14|q[0] , R14|q[0], phase4datapath, 1
instance = comp, \enc|WideNor0~0 , enc|WideNor0~0, phase4datapath, 1
instance = comp, \R13|q[0] , R13|q[0], phase4datapath, 1
instance = comp, \cUnit|regIn~1 , cUnit|regIn~1, phase4datapath, 1
instance = comp, \cUnit|regIn[15] , cUnit|regIn[15], phase4datapath, 1
instance = comp, \R15|q[0] , R15|q[0], phase4datapath, 1
instance = comp, \enc|WideOr3 , enc|WideOr3, phase4datapath, 1
instance = comp, \mux|Mux31~0 , mux|Mux31~0, phase4datapath, 1
instance = comp, \R9|q[0] , R9|q[0], phase4datapath, 1
instance = comp, \R3|q[0] , R3|q[0], phase4datapath, 1
instance = comp, \R0|q[0] , R0|q[0], phase4datapath, 1
instance = comp, \R2|q[0]~feeder , R2|q[0]~feeder, phase4datapath, 1
instance = comp, \R2|q[0] , R2|q[0], phase4datapath, 1
instance = comp, \mux|Mux31~5 , mux|Mux31~5, phase4datapath, 1
instance = comp, \mux|Mux31~1 , mux|Mux31~1, phase4datapath, 1
instance = comp, \cUnit|WideOr40~0 , cUnit|WideOr40~0, phase4datapath, 1
instance = comp, \cUnit|WideOr40~1 , cUnit|WideOr40~1, phase4datapath, 1
instance = comp, \cUnit|WideOr40~2 , cUnit|WideOr40~2, phase4datapath, 1
instance = comp, \cUnit|PCin~0 , cUnit|PCin~0, phase4datapath, 1
instance = comp, \cUnit|PCin~1 , cUnit|PCin~1, phase4datapath, 1
instance = comp, \cUnit|PCin , cUnit|PCin, phase4datapath, 1
instance = comp, \incpc|outPC[0] , incpc|outPC[0], phase4datapath, 1
instance = comp, \cUnit|WideOr35~1 , cUnit|WideOr35~1, phase4datapath, 1
instance = comp, \cUnit|WideOr25~4 , cUnit|WideOr25~4, phase4datapath, 1
instance = comp, \cUnit|WideOr35~2 , cUnit|WideOr35~2, phase4datapath, 1
instance = comp, \cUnit|WideOr35~3 , cUnit|WideOr35~3, phase4datapath, 1
instance = comp, \cUnit|WideOr35~4 , cUnit|WideOr35~4, phase4datapath, 1
instance = comp, \cUnit|WideOr37~2 , cUnit|WideOr37~2, phase4datapath, 1
instance = comp, \cUnit|WideOr37~1 , cUnit|WideOr37~1, phase4datapath, 1
instance = comp, \cUnit|WideOr37~0 , cUnit|WideOr37~0, phase4datapath, 1
instance = comp, \cUnit|WideOr37~3 , cUnit|WideOr37~3, phase4datapath, 1
instance = comp, \cUnit|Yin , cUnit|Yin, phase4datapath, 1
instance = comp, \Y|q[0] , Y|q[0], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|p[0] , logic_unit|add_instance|instance1|instance1|p[0], phase4datapath, 1
instance = comp, \cUnit|WideOr22~1 , cUnit|WideOr22~1, phase4datapath, 1
instance = comp, \cUnit|WideOr22~0 , cUnit|WideOr22~0, phase4datapath, 1
instance = comp, \cUnit|WideOr22~2 , cUnit|WideOr22~2, phase4datapath, 1
instance = comp, \cUnit|WideOr24~1 , cUnit|WideOr24~1, phase4datapath, 1
instance = comp, \cUnit|WideOr24~0 , cUnit|WideOr24~0, phase4datapath, 1
instance = comp, \cUnit|WideOr24~2 , cUnit|WideOr24~2, phase4datapath, 1
instance = comp, \cUnit|Zin , cUnit|Zin, phase4datapath, 1
instance = comp, \ZLO|q[0] , ZLO|q[0], phase4datapath, 1
instance = comp, \mux|Mux31~2 , mux|Mux31~2, phase4datapath, 1
instance = comp, \mux|Mux25~0 , mux|Mux25~0, phase4datapath, 1
instance = comp, \mux|Mux31~3 , mux|Mux31~3, phase4datapath, 1
instance = comp, \mux|Mux31~4 , mux|Mux31~4, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|g[0] , logic_unit|add_instance|instance1|instance1|g[0], phase4datapath, 1
instance = comp, \Y|q[1] , Y|q[1], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|sum[1] , logic_unit|add_instance|instance1|instance1|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[1] , ZLO|q[1], phase4datapath, 1
instance = comp, \incpc|outPC[1] , incpc|outPC[1], phase4datapath, 1
instance = comp, \R4|q[1] , R4|q[1], phase4datapath, 1
instance = comp, \R2|q[1] , R2|q[1], phase4datapath, 1
instance = comp, \R3|q[1] , R3|q[1], phase4datapath, 1
instance = comp, \R0|q[1] , R0|q[1], phase4datapath, 1
instance = comp, \R1|q[1] , R1|q[1], phase4datapath, 1
instance = comp, \mux|Mux30~3 , mux|Mux30~3, phase4datapath, 1
instance = comp, \enc|WideOr2 , enc|WideOr2, phase4datapath, 1
instance = comp, \R9|q[1] , R9|q[1], phase4datapath, 1
instance = comp, \R14|q[1] , R14|q[1], phase4datapath, 1
instance = comp, \R13|q[1]~feeder , R13|q[1]~feeder, phase4datapath, 1
instance = comp, \R13|q[1] , R13|q[1], phase4datapath, 1
instance = comp, \R12|q[1] , R12|q[1], phase4datapath, 1
instance = comp, \mux|Mux30~0 , mux|Mux30~0, phase4datapath, 1
instance = comp, \mux|Mux30~1 , mux|Mux30~1, phase4datapath, 1
instance = comp, \mux|Mux30~2 , mux|Mux30~2, phase4datapath, 1
instance = comp, \incpc|outPC[2] , incpc|outPC[2], phase4datapath, 1
instance = comp, \Y|q[2] , Y|q[2], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|sum[2] , logic_unit|add_instance|instance1|instance1|sum[2], phase4datapath, 1
instance = comp, \ZLO|q[2] , ZLO|q[2], phase4datapath, 1
instance = comp, \R2|q[2] , R2|q[2], phase4datapath, 1
instance = comp, \R3|q[2] , R3|q[2], phase4datapath, 1
instance = comp, \R0|q[2] , R0|q[2], phase4datapath, 1
instance = comp, \mux|Mux29~3 , mux|Mux29~3, phase4datapath, 1
instance = comp, \R9|q[2] , R9|q[2], phase4datapath, 1
instance = comp, \R13|q[2] , R13|q[2], phase4datapath, 1
instance = comp, \R12|q[2]~feeder , R12|q[2]~feeder, phase4datapath, 1
instance = comp, \R12|q[2] , R12|q[2], phase4datapath, 1
instance = comp, \R14|q[2] , R14|q[2], phase4datapath, 1
instance = comp, \R15|q[2] , R15|q[2], phase4datapath, 1
instance = comp, \mux|Mux29~0 , mux|Mux29~0, phase4datapath, 1
instance = comp, \mux|Mux29~1 , mux|Mux29~1, phase4datapath, 1
instance = comp, \mux|Mux29~2 , mux|Mux29~2, phase4datapath, 1
instance = comp, \incpc|outPC[3] , incpc|outPC[3], phase4datapath, 1
instance = comp, \Y|q[3] , Y|q[3], phase4datapath, 1
instance = comp, \R9|q[3] , R9|q[3], phase4datapath, 1
instance = comp, \R14|q[3] , R14|q[3], phase4datapath, 1
instance = comp, \R15|q[3] , R15|q[3], phase4datapath, 1
instance = comp, \R13|q[3] , R13|q[3], phase4datapath, 1
instance = comp, \mux|Mux28~0 , mux|Mux28~0, phase4datapath, 1
instance = comp, \R4|q[3] , R4|q[3], phase4datapath, 1
instance = comp, \R1|q[3] , R1|q[3], phase4datapath, 1
instance = comp, \R3|q[3] , R3|q[3], phase4datapath, 1
instance = comp, \R0|q[3] , R0|q[3], phase4datapath, 1
instance = comp, \R2|q[3] , R2|q[3], phase4datapath, 1
instance = comp, \mux|Mux28~4 , mux|Mux28~4, phase4datapath, 1
instance = comp, \mux|Mux28~1 , mux|Mux28~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|p[3] , logic_unit|add_instance|instance1|instance1|p[3], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|sum[3] , logic_unit|add_instance|instance1|instance1|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[3] , ZLO|q[3], phase4datapath, 1
instance = comp, \mux|Mux28~2 , mux|Mux28~2, phase4datapath, 1
instance = comp, \mux|Mux28~3 , mux|Mux28~3, phase4datapath, 1
instance = comp, \incpc|outPC[4] , incpc|outPC[4], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|cout~0 , logic_unit|add_instance|instance1|instance1|cout~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance1|cout~1 , logic_unit|add_instance|instance1|instance1|cout~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|sum[0] , logic_unit|add_instance|instance1|instance2|sum[0], phase4datapath, 1
instance = comp, \ZLO|q[4] , ZLO|q[4], phase4datapath, 1
instance = comp, \R0|q[4] , R0|q[4], phase4datapath, 1
instance = comp, \R3|q[4]~feeder , R3|q[4]~feeder, phase4datapath, 1
instance = comp, \R3|q[4] , R3|q[4], phase4datapath, 1
instance = comp, \R1|q[4] , R1|q[4], phase4datapath, 1
instance = comp, \mux|Mux27~3 , mux|Mux27~3, phase4datapath, 1
instance = comp, \R4|q[4] , R4|q[4], phase4datapath, 1
instance = comp, \R12|q[4] , R12|q[4], phase4datapath, 1
instance = comp, \R15|q[4] , R15|q[4], phase4datapath, 1
instance = comp, \R13|q[4] , R13|q[4], phase4datapath, 1
instance = comp, \mux|Mux27~0 , mux|Mux27~0, phase4datapath, 1
instance = comp, \mux|Mux27~1 , mux|Mux27~1, phase4datapath, 1
instance = comp, \mux|Mux27~2 , mux|Mux27~2, phase4datapath, 1
instance = comp, \R9|q[5] , R9|q[5], phase4datapath, 1
instance = comp, \R14|q[5] , R14|q[5], phase4datapath, 1
instance = comp, \R15|q[5] , R15|q[5], phase4datapath, 1
instance = comp, \R12|q[5]~feeder , R12|q[5]~feeder, phase4datapath, 1
instance = comp, \R12|q[5] , R12|q[5], phase4datapath, 1
instance = comp, \mux|Mux26~0 , mux|Mux26~0, phase4datapath, 1
instance = comp, \R4|q[5] , R4|q[5], phase4datapath, 1
instance = comp, \R1|q[5] , R1|q[5], phase4datapath, 1
instance = comp, \R3|q[5]~feeder , R3|q[5]~feeder, phase4datapath, 1
instance = comp, \R3|q[5] , R3|q[5], phase4datapath, 1
instance = comp, \R0|q[5] , R0|q[5], phase4datapath, 1
instance = comp, \mux|Mux26~4 , mux|Mux26~4, phase4datapath, 1
instance = comp, \mux|Mux26~1 , mux|Mux26~1, phase4datapath, 1
instance = comp, \incpc|outPC[5] , incpc|outPC[5], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|c[2]~0 , logic_unit|add_instance|instance1|instance2|c[2]~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|sum[1] , logic_unit|add_instance|instance1|instance2|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[5] , ZLO|q[5], phase4datapath, 1
instance = comp, \mux|Mux26~2 , mux|Mux26~2, phase4datapath, 1
instance = comp, \mux|Mux26~3 , mux|Mux26~3, phase4datapath, 1
instance = comp, \incpc|outPC[6] , incpc|outPC[6], phase4datapath, 1
instance = comp, \mux|Mux25~3 , mux|Mux25~3, phase4datapath, 1
instance = comp, \R9|q[6] , R9|q[6], phase4datapath, 1
instance = comp, \R14|q[6]~feeder , R14|q[6]~feeder, phase4datapath, 1
instance = comp, \R13|q[6] , R13|q[6], phase4datapath, 1
instance = comp, \R14|q[6] , R14|q[6], phase4datapath, 1
instance = comp, \R15|q[6] , R15|q[6], phase4datapath, 1
instance = comp, \mux|Mux25~1 , mux|Mux25~1, phase4datapath, 1
instance = comp, \R4|q[6] , R4|q[6], phase4datapath, 1
instance = comp, \R2|q[6] , R2|q[6], phase4datapath, 1
instance = comp, \R3|q[6] , R3|q[6], phase4datapath, 1
instance = comp, \R0|q[6] , R0|q[6], phase4datapath, 1
instance = comp, \R1|q[6] , R1|q[6], phase4datapath, 1
instance = comp, \mux|Mux25~5 , mux|Mux25~5, phase4datapath, 1
instance = comp, \mux|Mux25~2 , mux|Mux25~2, phase4datapath, 1
instance = comp, \mux|Mux25~4 , mux|Mux25~4, phase4datapath, 1
instance = comp, \incpc|outPC[7] , incpc|outPC[7], phase4datapath, 1
instance = comp, \Y|q[7] , Y|q[7], phase4datapath, 1
instance = comp, \Y|q[5] , Y|q[5], phase4datapath, 1
instance = comp, \Y|q[6] , Y|q[6], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|c[3]~2 , logic_unit|add_instance|instance1|instance2|c[3]~2, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|c[3]~3 , logic_unit|add_instance|instance1|instance2|c[3]~3, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|sum[3] , logic_unit|add_instance|instance1|instance2|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[7] , ZLO|q[7], phase4datapath, 1
instance = comp, \R4|q[7] , R4|q[7], phase4datapath, 1
instance = comp, \R12|q[7]~feeder , R12|q[7]~feeder, phase4datapath, 1
instance = comp, \R12|q[7] , R12|q[7], phase4datapath, 1
instance = comp, \R14|q[7] , R14|q[7], phase4datapath, 1
instance = comp, \R13|q[7] , R13|q[7], phase4datapath, 1
instance = comp, \mux|Mux24~0 , mux|Mux24~0, phase4datapath, 1
instance = comp, \R9|q[7] , R9|q[7], phase4datapath, 1
instance = comp, \R0|q[7] , R0|q[7], phase4datapath, 1
instance = comp, \R3|q[7] , R3|q[7], phase4datapath, 1
instance = comp, \R2|q[7] , R2|q[7], phase4datapath, 1
instance = comp, \R1|q[7] , R1|q[7], phase4datapath, 1
instance = comp, \mux|Mux24~3 , mux|Mux24~3, phase4datapath, 1
instance = comp, \mux|Mux24~1 , mux|Mux24~1, phase4datapath, 1
instance = comp, \mux|Mux24~2 , mux|Mux24~2, phase4datapath, 1
instance = comp, \incpc|outPC[8] , incpc|outPC[8], phase4datapath, 1
instance = comp, \Y|q[8] , Y|q[8], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|sum[0] , logic_unit|add_instance|instance1|instance3|sum[0], phase4datapath, 1
instance = comp, \ZLO|q[8] , ZLO|q[8], phase4datapath, 1
instance = comp, \R4|q[8] , R4|q[8], phase4datapath, 1
instance = comp, \R13|q[8] , R13|q[8], phase4datapath, 1
instance = comp, \R12|q[8] , R12|q[8], phase4datapath, 1
instance = comp, \R14|q[8] , R14|q[8], phase4datapath, 1
instance = comp, \R15|q[8] , R15|q[8], phase4datapath, 1
instance = comp, \mux|Mux23~0 , mux|Mux23~0, phase4datapath, 1
instance = comp, \R9|q[8] , R9|q[8], phase4datapath, 1
instance = comp, \R2|q[8] , R2|q[8], phase4datapath, 1
instance = comp, \R3|q[8] , R3|q[8], phase4datapath, 1
instance = comp, \R1|q[8] , R1|q[8], phase4datapath, 1
instance = comp, \R0|q[8] , R0|q[8], phase4datapath, 1
instance = comp, \mux|Mux23~3 , mux|Mux23~3, phase4datapath, 1
instance = comp, \mux|Mux23~1 , mux|Mux23~1, phase4datapath, 1
instance = comp, \mux|Mux23~2 , mux|Mux23~2, phase4datapath, 1
instance = comp, \incpc|outPC[9] , incpc|outPC[9], phase4datapath, 1
instance = comp, \Y|q[9] , Y|q[9], phase4datapath, 1
instance = comp, \R4|q[9] , R4|q[9], phase4datapath, 1
instance = comp, \R14|q[9] , R14|q[9], phase4datapath, 1
instance = comp, \R13|q[9]~feeder , R13|q[9]~feeder, phase4datapath, 1
instance = comp, \R13|q[9] , R13|q[9], phase4datapath, 1
instance = comp, \R12|q[9] , R12|q[9], phase4datapath, 1
instance = comp, \R15|q[9] , R15|q[9], phase4datapath, 1
instance = comp, \mux|Mux22~0 , mux|Mux22~0, phase4datapath, 1
instance = comp, \R9|q[9] , R9|q[9], phase4datapath, 1
instance = comp, \R2|q[9]~feeder , R2|q[9]~feeder, phase4datapath, 1
instance = comp, \R2|q[9] , R2|q[9], phase4datapath, 1
instance = comp, \R3|q[9] , R3|q[9], phase4datapath, 1
instance = comp, \R0|q[9] , R0|q[9], phase4datapath, 1
instance = comp, \R1|q[9] , R1|q[9], phase4datapath, 1
instance = comp, \mux|Mux22~4 , mux|Mux22~4, phase4datapath, 1
instance = comp, \mux|Mux22~1 , mux|Mux22~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|p[1] , logic_unit|add_instance|instance1|instance3|p[1], phase4datapath, 1
instance = comp, \Y|q[4] , Y|q[4], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|p[2] , logic_unit|add_instance|instance1|instance2|p[2], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|p[1] , logic_unit|add_instance|instance1|instance2|p[1], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance2|c[3]~1 , logic_unit|add_instance|instance1|instance2|c[3]~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|c[2]~0 , logic_unit|add_instance|instance1|instance3|c[2]~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|sum[1] , logic_unit|add_instance|instance1|instance3|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[9] , ZLO|q[9], phase4datapath, 1
instance = comp, \mux|Mux22~2 , mux|Mux22~2, phase4datapath, 1
instance = comp, \mux|Mux22~3 , mux|Mux22~3, phase4datapath, 1
instance = comp, \Y|q[10] , Y|q[10], phase4datapath, 1
instance = comp, \R3|q[10] , R3|q[10], phase4datapath, 1
instance = comp, \R1|q[10] , R1|q[10], phase4datapath, 1
instance = comp, \R0|q[10] , R0|q[10], phase4datapath, 1
instance = comp, \mux|Mux21~4 , mux|Mux21~4, phase4datapath, 1
instance = comp, \R4|q[10] , R4|q[10], phase4datapath, 1
instance = comp, \R9|q[10] , R9|q[10], phase4datapath, 1
instance = comp, \R13|q[10] , R13|q[10], phase4datapath, 1
instance = comp, \R12|q[10] , R12|q[10], phase4datapath, 1
instance = comp, \R14|q[10] , R14|q[10], phase4datapath, 1
instance = comp, \R15|q[10] , R15|q[10], phase4datapath, 1
instance = comp, \mux|Mux21~0 , mux|Mux21~0, phase4datapath, 1
instance = comp, \mux|Mux21~1 , mux|Mux21~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|p[2] , logic_unit|add_instance|instance1|instance3|p[2], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|sum[2] , logic_unit|add_instance|instance1|instance3|sum[2], phase4datapath, 1
instance = comp, \ZLO|q[10] , ZLO|q[10], phase4datapath, 1
instance = comp, \incpc|outPC[10] , incpc|outPC[10], phase4datapath, 1
instance = comp, \mux|Mux21~2 , mux|Mux21~2, phase4datapath, 1
instance = comp, \mux|Mux21~3 , mux|Mux21~3, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|c[3]~1 , logic_unit|add_instance|instance1|instance3|c[3]~1, phase4datapath, 1
instance = comp, \Y|q[11] , Y|q[11], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|sum[3] , logic_unit|add_instance|instance1|instance3|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[11] , ZLO|q[11], phase4datapath, 1
instance = comp, \incpc|outPC[11] , incpc|outPC[11], phase4datapath, 1
instance = comp, \R13|q[11]~feeder , R13|q[11]~feeder, phase4datapath, 1
instance = comp, \R13|q[11] , R13|q[11], phase4datapath, 1
instance = comp, \R15|q[11]~feeder , R15|q[11]~feeder, phase4datapath, 1
instance = comp, \R15|q[11] , R15|q[11], phase4datapath, 1
instance = comp, \R12|q[11]~feeder , R12|q[11]~feeder, phase4datapath, 1
instance = comp, \R12|q[11] , R12|q[11], phase4datapath, 1
instance = comp, \R14|q[11] , R14|q[11], phase4datapath, 1
instance = comp, \mux|Mux20~0 , mux|Mux20~0, phase4datapath, 1
instance = comp, \R9|q[11]~feeder , R9|q[11]~feeder, phase4datapath, 1
instance = comp, \R9|q[11] , R9|q[11], phase4datapath, 1
instance = comp, \R4|q[11] , R4|q[11], phase4datapath, 1
instance = comp, \R0|q[11]~feeder , R0|q[11]~feeder, phase4datapath, 1
instance = comp, \R0|q[11] , R0|q[11], phase4datapath, 1
instance = comp, \R3|q[11]~feeder , R3|q[11]~feeder, phase4datapath, 1
instance = comp, \R3|q[11] , R3|q[11], phase4datapath, 1
instance = comp, \R2|q[11]~feeder , R2|q[11]~feeder, phase4datapath, 1
instance = comp, \R2|q[11] , R2|q[11], phase4datapath, 1
instance = comp, \R1|q[11]~feeder , R1|q[11]~feeder, phase4datapath, 1
instance = comp, \R1|q[11] , R1|q[11], phase4datapath, 1
instance = comp, \mux|Mux20~3 , mux|Mux20~3, phase4datapath, 1
instance = comp, \mux|Mux20~1 , mux|Mux20~1, phase4datapath, 1
instance = comp, \mux|Mux20~2 , mux|Mux20~2, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance3|cout~0 , logic_unit|add_instance|instance1|instance3|cout~0, phase4datapath, 1
instance = comp, \Y|q[12] , Y|q[12], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|sum[0] , logic_unit|add_instance|instance1|instance4|sum[0], phase4datapath, 1
instance = comp, \ZLO|q[12] , ZLO|q[12], phase4datapath, 1
instance = comp, \incpc|outPC[12] , incpc|outPC[12], phase4datapath, 1
instance = comp, \R4|q[12] , R4|q[12], phase4datapath, 1
instance = comp, \R12|q[12]~feeder , R12|q[12]~feeder, phase4datapath, 1
instance = comp, \R1|q[12] , R1|q[12], phase4datapath, 1
instance = comp, \R3|q[12]~feeder , R3|q[12]~feeder, phase4datapath, 1
instance = comp, \R3|q[12] , R3|q[12], phase4datapath, 1
instance = comp, \R2|q[12] , R2|q[12], phase4datapath, 1
instance = comp, \R0|q[12]~feeder , R0|q[12]~feeder, phase4datapath, 1
instance = comp, \R0|q[12] , R0|q[12], phase4datapath, 1
instance = comp, \mux|Mux19~3 , mux|Mux19~3, phase4datapath, 1
instance = comp, \R9|q[12] , R9|q[12], phase4datapath, 1
instance = comp, \R12|q[12] , R12|q[12], phase4datapath, 1
instance = comp, \R13|q[12]~feeder , R13|q[12]~feeder, phase4datapath, 1
instance = comp, \R13|q[12] , R13|q[12], phase4datapath, 1
instance = comp, \R15|q[12] , R15|q[12], phase4datapath, 1
instance = comp, \R14|q[12]~feeder , R14|q[12]~feeder, phase4datapath, 1
instance = comp, \R14|q[12] , R14|q[12], phase4datapath, 1
instance = comp, \mux|Mux19~0 , mux|Mux19~0, phase4datapath, 1
instance = comp, \mux|Mux19~1 , mux|Mux19~1, phase4datapath, 1
instance = comp, \mux|Mux19~2 , mux|Mux19~2, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|c[2]~0 , logic_unit|add_instance|instance1|instance4|c[2]~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|sum[1] , logic_unit|add_instance|instance1|instance4|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[13] , ZLO|q[13], phase4datapath, 1
instance = comp, \incpc|outPC[13] , incpc|outPC[13], phase4datapath, 1
instance = comp, \R4|q[13]~feeder , R4|q[13]~feeder, phase4datapath, 1
instance = comp, \R4|q[13] , R4|q[13], phase4datapath, 1
instance = comp, \R14|q[13] , R14|q[13], phase4datapath, 1
instance = comp, \R12|q[13]~feeder , R12|q[13]~feeder, phase4datapath, 1
instance = comp, \R12|q[13] , R12|q[13], phase4datapath, 1
instance = comp, \R13|q[13]~feeder , R13|q[13]~feeder, phase4datapath, 1
instance = comp, \R13|q[13] , R13|q[13], phase4datapath, 1
instance = comp, \R15|q[13] , R15|q[13], phase4datapath, 1
instance = comp, \mux|Mux18~0 , mux|Mux18~0, phase4datapath, 1
instance = comp, \R9|q[13]~feeder , R9|q[13]~feeder, phase4datapath, 1
instance = comp, \R9|q[13] , R9|q[13], phase4datapath, 1
instance = comp, \R3|q[13]~feeder , R3|q[13]~feeder, phase4datapath, 1
instance = comp, \R3|q[13] , R3|q[13], phase4datapath, 1
instance = comp, \R0|q[13]~feeder , R0|q[13]~feeder, phase4datapath, 1
instance = comp, \R0|q[13] , R0|q[13], phase4datapath, 1
instance = comp, \R1|q[13] , R1|q[13], phase4datapath, 1
instance = comp, \mux|Mux18~3 , mux|Mux18~3, phase4datapath, 1
instance = comp, \mux|Mux18~1 , mux|Mux18~1, phase4datapath, 1
instance = comp, \mux|Mux18~2 , mux|Mux18~2, phase4datapath, 1
instance = comp, \Y|q[14]~feeder , Y|q[14]~feeder, phase4datapath, 1
instance = comp, \Y|q[14] , Y|q[14], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|p[2] , logic_unit|add_instance|instance1|instance4|p[2], phase4datapath, 1
instance = comp, \Y|q[13] , Y|q[13], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|sum[2] , logic_unit|add_instance|instance1|instance4|sum[2], phase4datapath, 1
instance = comp, \ZLO|q[14] , ZLO|q[14], phase4datapath, 1
instance = comp, \incpc|outPC[14] , incpc|outPC[14], phase4datapath, 1
instance = comp, \R4|q[14]~feeder , R4|q[14]~feeder, phase4datapath, 1
instance = comp, \R4|q[14] , R4|q[14], phase4datapath, 1
instance = comp, \R14|q[14] , R14|q[14], phase4datapath, 1
instance = comp, \R12|q[14] , R12|q[14], phase4datapath, 1
instance = comp, \R15|q[14] , R15|q[14], phase4datapath, 1
instance = comp, \R13|q[14] , R13|q[14], phase4datapath, 1
instance = comp, \mux|Mux17~0 , mux|Mux17~0, phase4datapath, 1
instance = comp, \R9|q[14] , R9|q[14], phase4datapath, 1
instance = comp, \R1|q[14] , R1|q[14], phase4datapath, 1
instance = comp, \R3|q[14] , R3|q[14], phase4datapath, 1
instance = comp, \R0|q[14] , R0|q[14], phase4datapath, 1
instance = comp, \R2|q[14] , R2|q[14], phase4datapath, 1
instance = comp, \mux|Mux17~3 , mux|Mux17~3, phase4datapath, 1
instance = comp, \mux|Mux17~1 , mux|Mux17~1, phase4datapath, 1
instance = comp, \mux|Mux17~2 , mux|Mux17~2, phase4datapath, 1
instance = comp, \Y|q[15] , Y|q[15], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|p[1] , logic_unit|add_instance|instance1|instance4|p[1], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|c[3]~1 , logic_unit|add_instance|instance1|instance4|c[3]~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|c[3]~2 , logic_unit|add_instance|instance1|instance4|c[3]~2, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance1|instance4|sum[3] , logic_unit|add_instance|instance1|instance4|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[15] , ZLO|q[15], phase4datapath, 1
instance = comp, \incpc|outPC[15] , incpc|outPC[15], phase4datapath, 1
instance = comp, \R4|q[15] , R4|q[15], phase4datapath, 1
instance = comp, \R15|q[15] , R15|q[15], phase4datapath, 1
instance = comp, \R13|q[15] , R13|q[15], phase4datapath, 1
instance = comp, \R12|q[15]~feeder , R12|q[15]~feeder, phase4datapath, 1
instance = comp, \R12|q[15] , R12|q[15], phase4datapath, 1
instance = comp, \mux|Mux16~0 , mux|Mux16~0, phase4datapath, 1
instance = comp, \R9|q[15] , R9|q[15], phase4datapath, 1
instance = comp, \R2|q[15] , R2|q[15], phase4datapath, 1
instance = comp, \R3|q[15] , R3|q[15], phase4datapath, 1
instance = comp, \R0|q[15] , R0|q[15], phase4datapath, 1
instance = comp, \R1|q[15]~feeder , R1|q[15]~feeder, phase4datapath, 1
instance = comp, \R1|q[15] , R1|q[15], phase4datapath, 1
instance = comp, \mux|Mux16~3 , mux|Mux16~3, phase4datapath, 1
instance = comp, \mux|Mux16~1 , mux|Mux16~1, phase4datapath, 1
instance = comp, \mux|Mux16~2 , mux|Mux16~2, phase4datapath, 1
instance = comp, \incpc|outPC[16] , incpc|outPC[16], phase4datapath, 1
instance = comp, \Y|q[16] , Y|q[16], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|sum[0] , logic_unit|add_instance|instance2|instance1|sum[0], phase4datapath, 1
instance = comp, \ZLO|q[16] , ZLO|q[16], phase4datapath, 1
instance = comp, \R1|q[16] , R1|q[16], phase4datapath, 1
instance = comp, \R3|q[16] , R3|q[16], phase4datapath, 1
instance = comp, \R0|q[16] , R0|q[16], phase4datapath, 1
instance = comp, \mux|Mux15~3 , mux|Mux15~3, phase4datapath, 1
instance = comp, \R4|q[16]~feeder , R4|q[16]~feeder, phase4datapath, 1
instance = comp, \R4|q[16] , R4|q[16], phase4datapath, 1
instance = comp, \R9|q[16] , R9|q[16], phase4datapath, 1
instance = comp, \R14|q[16] , R14|q[16], phase4datapath, 1
instance = comp, \R13|q[16] , R13|q[16], phase4datapath, 1
instance = comp, \R15|q[16] , R15|q[16], phase4datapath, 1
instance = comp, \R12|q[16]~feeder , R12|q[16]~feeder, phase4datapath, 1
instance = comp, \R12|q[16] , R12|q[16], phase4datapath, 1
instance = comp, \mux|Mux15~0 , mux|Mux15~0, phase4datapath, 1
instance = comp, \mux|Mux15~1 , mux|Mux15~1, phase4datapath, 1
instance = comp, \mux|Mux15~2 , mux|Mux15~2, phase4datapath, 1
instance = comp, \Y|q[17] , Y|q[17], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|p[1] , logic_unit|add_instance|instance2|instance1|p[1], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|sum[1] , logic_unit|add_instance|instance2|instance1|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[17] , ZLO|q[17], phase4datapath, 1
instance = comp, \incpc|outPC[17] , incpc|outPC[17], phase4datapath, 1
instance = comp, \R4|q[17] , R4|q[17], phase4datapath, 1
instance = comp, \R1|q[17] , R1|q[17], phase4datapath, 1
instance = comp, \R3|q[17]~feeder , R3|q[17]~feeder, phase4datapath, 1
instance = comp, \R3|q[17] , R3|q[17], phase4datapath, 1
instance = comp, \R0|q[17]~feeder , R0|q[17]~feeder, phase4datapath, 1
instance = comp, \R0|q[17] , R0|q[17], phase4datapath, 1
instance = comp, \R2|q[17] , R2|q[17], phase4datapath, 1
instance = comp, \mux|Mux14~3 , mux|Mux14~3, phase4datapath, 1
instance = comp, \R9|q[17] , R9|q[17], phase4datapath, 1
instance = comp, \R12|q[17]~feeder , R12|q[17]~feeder, phase4datapath, 1
instance = comp, \R12|q[17] , R12|q[17], phase4datapath, 1
instance = comp, \R13|q[17] , R13|q[17], phase4datapath, 1
instance = comp, \R14|q[17] , R14|q[17], phase4datapath, 1
instance = comp, \R15|q[17]~feeder , R15|q[17]~feeder, phase4datapath, 1
instance = comp, \R15|q[17] , R15|q[17], phase4datapath, 1
instance = comp, \mux|Mux14~0 , mux|Mux14~0, phase4datapath, 1
instance = comp, \mux|Mux14~1 , mux|Mux14~1, phase4datapath, 1
instance = comp, \mux|Mux14~2 , mux|Mux14~2, phase4datapath, 1
instance = comp, \R12|q[18]~feeder , R12|q[18]~feeder, phase4datapath, 1
instance = comp, \R12|q[18] , R12|q[18], phase4datapath, 1
instance = comp, \R14|q[18] , R14|q[18], phase4datapath, 1
instance = comp, \R15|q[18]~feeder , R15|q[18]~feeder, phase4datapath, 1
instance = comp, \R15|q[18] , R15|q[18], phase4datapath, 1
instance = comp, \mux|Mux13~0 , mux|Mux13~0, phase4datapath, 1
instance = comp, \R9|q[18] , R9|q[18], phase4datapath, 1
instance = comp, \R1|q[18]~feeder , R1|q[18]~feeder, phase4datapath, 1
instance = comp, \R1|q[18] , R1|q[18], phase4datapath, 1
instance = comp, \R3|q[18]~feeder , R3|q[18]~feeder, phase4datapath, 1
instance = comp, \R3|q[18] , R3|q[18], phase4datapath, 1
instance = comp, \R2|q[18] , R2|q[18], phase4datapath, 1
instance = comp, \R0|q[18]~feeder , R0|q[18]~feeder, phase4datapath, 1
instance = comp, \R0|q[18] , R0|q[18], phase4datapath, 1
instance = comp, \mux|Mux13~3 , mux|Mux13~3, phase4datapath, 1
instance = comp, \mux|Mux13~1 , mux|Mux13~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|c[2]~0 , logic_unit|add_instance|instance2|instance1|c[2]~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|sum[2] , logic_unit|add_instance|instance2|instance1|sum[2], phase4datapath, 1
instance = comp, \ZLO|q[18] , ZLO|q[18], phase4datapath, 1
instance = comp, \incpc|outPC[18] , incpc|outPC[18], phase4datapath, 1
instance = comp, \mux|Mux13~2 , mux|Mux13~2, phase4datapath, 1
instance = comp, \Y|q[18] , Y|q[18], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|c[3]~1 , logic_unit|add_instance|instance2|instance1|c[3]~1, phase4datapath, 1
instance = comp, \Y|q[19] , Y|q[19], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|sum[3] , logic_unit|add_instance|instance2|instance1|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[19] , ZLO|q[19], phase4datapath, 1
instance = comp, \R3|q[19] , R3|q[19], phase4datapath, 1
instance = comp, \R0|q[19] , R0|q[19], phase4datapath, 1
instance = comp, \R2|q[19] , R2|q[19], phase4datapath, 1
instance = comp, \mux|Mux12~3 , mux|Mux12~3, phase4datapath, 1
instance = comp, \R4|q[19] , R4|q[19], phase4datapath, 1
instance = comp, \R9|q[19] , R9|q[19], phase4datapath, 1
instance = comp, \R13|q[19] , R13|q[19], phase4datapath, 1
instance = comp, \R12|q[19] , R12|q[19], phase4datapath, 1
instance = comp, \R14|q[19] , R14|q[19], phase4datapath, 1
instance = comp, \R15|q[19] , R15|q[19], phase4datapath, 1
instance = comp, \mux|Mux12~0 , mux|Mux12~0, phase4datapath, 1
instance = comp, \mux|Mux12~1 , mux|Mux12~1, phase4datapath, 1
instance = comp, \incpc|outPC[19] , incpc|outPC[19], phase4datapath, 1
instance = comp, \mux|Mux12~2 , mux|Mux12~2, phase4datapath, 1
instance = comp, \Y|q[20] , Y|q[20], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|p[0] , logic_unit|add_instance|instance2|instance2|p[0], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance1|p[2] , logic_unit|add_instance|instance2|instance1|p[2], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|sum[0] , logic_unit|add_instance|instance2|instance2|sum[0], phase4datapath, 1
instance = comp, \ZLO|q[20] , ZLO|q[20], phase4datapath, 1
instance = comp, \R4|q[20]~feeder , R4|q[20]~feeder, phase4datapath, 1
instance = comp, \R4|q[20] , R4|q[20], phase4datapath, 1
instance = comp, \R12|q[20] , R12|q[20], phase4datapath, 1
instance = comp, \R13|q[20]~feeder , R13|q[20]~feeder, phase4datapath, 1
instance = comp, \R13|q[20] , R13|q[20], phase4datapath, 1
instance = comp, \R14|q[20] , R14|q[20], phase4datapath, 1
instance = comp, \R15|q[20] , R15|q[20], phase4datapath, 1
instance = comp, \mux|Mux11~0 , mux|Mux11~0, phase4datapath, 1
instance = comp, \R9|q[20] , R9|q[20], phase4datapath, 1
instance = comp, \R1|q[20] , R1|q[20], phase4datapath, 1
instance = comp, \R3|q[20]~feeder , R3|q[20]~feeder, phase4datapath, 1
instance = comp, \R3|q[20] , R3|q[20], phase4datapath, 1
instance = comp, \R0|q[20] , R0|q[20], phase4datapath, 1
instance = comp, \R2|q[20] , R2|q[20], phase4datapath, 1
instance = comp, \mux|Mux11~3 , mux|Mux11~3, phase4datapath, 1
instance = comp, \mux|Mux11~1 , mux|Mux11~1, phase4datapath, 1
instance = comp, \incpc|outPC[20] , incpc|outPC[20], phase4datapath, 1
instance = comp, \mux|Mux11~2 , mux|Mux11~2, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|g[0]~0 , logic_unit|add_instance|instance2|instance2|g[0]~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|p[1] , logic_unit|add_instance|instance2|instance2|p[1], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|c~0 , logic_unit|add_instance|instance2|instance2|c~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|sum[1] , logic_unit|add_instance|instance2|instance2|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[21] , ZLO|q[21], phase4datapath, 1
instance = comp, \incpc|outPC[21] , incpc|outPC[21], phase4datapath, 1
instance = comp, \R1|q[21] , R1|q[21], phase4datapath, 1
instance = comp, \R3|q[21] , R3|q[21], phase4datapath, 1
instance = comp, \R0|q[21]~feeder , R0|q[21]~feeder, phase4datapath, 1
instance = comp, \R0|q[21] , R0|q[21], phase4datapath, 1
instance = comp, \mux|Mux10~3 , mux|Mux10~3, phase4datapath, 1
instance = comp, \R9|q[21] , R9|q[21], phase4datapath, 1
instance = comp, \R13|q[21]~feeder , R13|q[21]~feeder, phase4datapath, 1
instance = comp, \R13|q[21] , R13|q[21], phase4datapath, 1
instance = comp, \R12|q[21]~feeder , R12|q[21]~feeder, phase4datapath, 1
instance = comp, \R12|q[21] , R12|q[21], phase4datapath, 1
instance = comp, \R15|q[21]~feeder , R15|q[21]~feeder, phase4datapath, 1
instance = comp, \R15|q[21] , R15|q[21], phase4datapath, 1
instance = comp, \mux|Mux10~0 , mux|Mux10~0, phase4datapath, 1
instance = comp, \mux|Mux10~1 , mux|Mux10~1, phase4datapath, 1
instance = comp, \mux|Mux10~2 , mux|Mux10~2, phase4datapath, 1
instance = comp, \R15|q[22]~feeder , R15|q[22]~feeder, phase4datapath, 1
instance = comp, \R15|q[22] , R15|q[22], phase4datapath, 1
instance = comp, \R14|q[22]~feeder , R14|q[22]~feeder, phase4datapath, 1
instance = comp, \R14|q[22] , R14|q[22], phase4datapath, 1
instance = comp, \R12|q[22] , R12|q[22], phase4datapath, 1
instance = comp, \mux|Mux9~0 , mux|Mux9~0, phase4datapath, 1
instance = comp, \R4|q[22] , R4|q[22], phase4datapath, 1
instance = comp, \R9|q[22] , R9|q[22], phase4datapath, 1
instance = comp, \R1|q[22] , R1|q[22], phase4datapath, 1
instance = comp, \R3|q[22] , R3|q[22], phase4datapath, 1
instance = comp, \R0|q[22] , R0|q[22], phase4datapath, 1
instance = comp, \R2|q[22] , R2|q[22], phase4datapath, 1
instance = comp, \mux|Mux9~3 , mux|Mux9~3, phase4datapath, 1
instance = comp, \mux|Mux9~1 , mux|Mux9~1, phase4datapath, 1
instance = comp, \Y|q[22] , Y|q[22], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|p[2] , logic_unit|add_instance|instance2|instance2|p[2], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|sum[2] , logic_unit|add_instance|instance2|instance2|sum[2], phase4datapath, 1
instance = comp, \ZLO|q[22] , ZLO|q[22], phase4datapath, 1
instance = comp, \incpc|outPC[22] , incpc|outPC[22], phase4datapath, 1
instance = comp, \mux|Mux9~2 , mux|Mux9~2, phase4datapath, 1
instance = comp, \R15|q[23] , R15|q[23], phase4datapath, 1
instance = comp, \R13|q[23] , R13|q[23], phase4datapath, 1
instance = comp, \R12|q[23] , R12|q[23], phase4datapath, 1
instance = comp, \mux|Mux8~0 , mux|Mux8~0, phase4datapath, 1
instance = comp, \R4|q[23]~feeder , R4|q[23]~feeder, phase4datapath, 1
instance = comp, \R4|q[23] , R4|q[23], phase4datapath, 1
instance = comp, \R2|q[23] , R2|q[23], phase4datapath, 1
instance = comp, \R3|q[23]~feeder , R3|q[23]~feeder, phase4datapath, 1
instance = comp, \R3|q[23] , R3|q[23], phase4datapath, 1
instance = comp, \R1|q[23] , R1|q[23], phase4datapath, 1
instance = comp, \R0|q[23] , R0|q[23], phase4datapath, 1
instance = comp, \mux|Mux8~3 , mux|Mux8~3, phase4datapath, 1
instance = comp, \mux|Mux8~1 , mux|Mux8~1, phase4datapath, 1
instance = comp, \Y|q[23] , Y|q[23], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|p[3] , logic_unit|add_instance|instance2|instance2|p[3], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|sum[3] , logic_unit|add_instance|instance2|instance2|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[23] , ZLO|q[23], phase4datapath, 1
instance = comp, \incpc|outPC[23] , incpc|outPC[23], phase4datapath, 1
instance = comp, \mux|Mux8~2 , mux|Mux8~2, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance2|c[3]~2 , logic_unit|add_instance|instance2|instance2|c[3]~2, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|sum[0] , logic_unit|add_instance|instance2|instance3|sum[0], phase4datapath, 1
instance = comp, \ZLO|q[24] , ZLO|q[24], phase4datapath, 1
instance = comp, \R12|q[24] , R12|q[24], phase4datapath, 1
instance = comp, \R15|q[24] , R15|q[24], phase4datapath, 1
instance = comp, \R14|q[24] , R14|q[24], phase4datapath, 1
instance = comp, \R13|q[24] , R13|q[24], phase4datapath, 1
instance = comp, \mux|Mux7~0 , mux|Mux7~0, phase4datapath, 1
instance = comp, \R9|q[24]~feeder , R9|q[24]~feeder, phase4datapath, 1
instance = comp, \R9|q[24] , R9|q[24], phase4datapath, 1
instance = comp, \R4|q[24] , R4|q[24], phase4datapath, 1
instance = comp, \R2|q[24] , R2|q[24], phase4datapath, 1
instance = comp, \R3|q[24] , R3|q[24], phase4datapath, 1
instance = comp, \R1|q[24] , R1|q[24], phase4datapath, 1
instance = comp, \R0|q[24] , R0|q[24], phase4datapath, 1
instance = comp, \mux|Mux7~3 , mux|Mux7~3, phase4datapath, 1
instance = comp, \mux|Mux7~1 , mux|Mux7~1, phase4datapath, 1
instance = comp, \incpc|outPC[24] , incpc|outPC[24], phase4datapath, 1
instance = comp, \mux|Mux7~2 , mux|Mux7~2, phase4datapath, 1
instance = comp, \Y|q[24] , Y|q[24], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|sum[1] , logic_unit|add_instance|instance2|instance3|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[25] , ZLO|q[25], phase4datapath, 1
instance = comp, \R3|q[25]~feeder , R3|q[25]~feeder, phase4datapath, 1
instance = comp, \R3|q[25] , R3|q[25], phase4datapath, 1
instance = comp, \R2|q[25] , R2|q[25], phase4datapath, 1
instance = comp, \R1|q[25]~feeder , R1|q[25]~feeder, phase4datapath, 1
instance = comp, \R1|q[25] , R1|q[25], phase4datapath, 1
instance = comp, \mux|Mux6~3 , mux|Mux6~3, phase4datapath, 1
instance = comp, \R9|q[25] , R9|q[25], phase4datapath, 1
instance = comp, \R12|q[25] , R12|q[25], phase4datapath, 1
instance = comp, \R14|q[25] , R14|q[25], phase4datapath, 1
instance = comp, \R15|q[25]~feeder , R15|q[25]~feeder, phase4datapath, 1
instance = comp, \R15|q[25] , R15|q[25], phase4datapath, 1
instance = comp, \mux|Mux6~0 , mux|Mux6~0, phase4datapath, 1
instance = comp, \mux|Mux6~1 , mux|Mux6~1, phase4datapath, 1
instance = comp, \incpc|outPC[25] , incpc|outPC[25], phase4datapath, 1
instance = comp, \mux|Mux6~2 , mux|Mux6~2, phase4datapath, 1
instance = comp, \R13|q[26] , R13|q[26], phase4datapath, 1
instance = comp, \R14|q[26] , R14|q[26], phase4datapath, 1
instance = comp, \R12|q[26] , R12|q[26], phase4datapath, 1
instance = comp, \mux|Mux5~0 , mux|Mux5~0, phase4datapath, 1
instance = comp, \R4|q[26] , R4|q[26], phase4datapath, 1
instance = comp, \R9|q[26] , R9|q[26], phase4datapath, 1
instance = comp, \R3|q[26] , R3|q[26], phase4datapath, 1
instance = comp, \R0|q[26]~feeder , R0|q[26]~feeder, phase4datapath, 1
instance = comp, \R0|q[26] , R0|q[26], phase4datapath, 1
instance = comp, \R2|q[26] , R2|q[26], phase4datapath, 1
instance = comp, \mux|Mux5~3 , mux|Mux5~3, phase4datapath, 1
instance = comp, \mux|Mux5~1 , mux|Mux5~1, phase4datapath, 1
instance = comp, \Y|q[25] , Y|q[25], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|p[1] , logic_unit|add_instance|instance2|instance3|p[1], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|c[2]~0 , logic_unit|add_instance|instance2|instance3|c[2]~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|sum[2] , logic_unit|add_instance|instance2|instance3|sum[2], phase4datapath, 1
instance = comp, \ZLO|q[26] , ZLO|q[26], phase4datapath, 1
instance = comp, \incpc|outPC[26] , incpc|outPC[26], phase4datapath, 1
instance = comp, \mux|Mux5~2 , mux|Mux5~2, phase4datapath, 1
instance = comp, \Y|q[26] , Y|q[26], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|c[3]~1 , logic_unit|add_instance|instance2|instance3|c[3]~1, phase4datapath, 1
instance = comp, \Y|q[27] , Y|q[27], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|sum[3] , logic_unit|add_instance|instance2|instance3|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[27] , ZLO|q[27], phase4datapath, 1
instance = comp, \R15|q[27] , R15|q[27], phase4datapath, 1
instance = comp, \R12|q[27]~feeder , R12|q[27]~feeder, phase4datapath, 1
instance = comp, \R12|q[27] , R12|q[27], phase4datapath, 1
instance = comp, \R13|q[27]~feeder , R13|q[27]~feeder, phase4datapath, 1
instance = comp, \R13|q[27] , R13|q[27], phase4datapath, 1
instance = comp, \R14|q[27]~feeder , R14|q[27]~feeder, phase4datapath, 1
instance = comp, \R14|q[27] , R14|q[27], phase4datapath, 1
instance = comp, \mux|Mux4~0 , mux|Mux4~0, phase4datapath, 1
instance = comp, \R4|q[27]~feeder , R4|q[27]~feeder, phase4datapath, 1
instance = comp, \R4|q[27] , R4|q[27], phase4datapath, 1
instance = comp, \R9|q[27] , R9|q[27], phase4datapath, 1
instance = comp, \R1|q[27] , R1|q[27], phase4datapath, 1
instance = comp, \R3|q[27] , R3|q[27], phase4datapath, 1
instance = comp, \R2|q[27] , R2|q[27], phase4datapath, 1
instance = comp, \R0|q[27] , R0|q[27], phase4datapath, 1
instance = comp, \mux|Mux4~3 , mux|Mux4~3, phase4datapath, 1
instance = comp, \mux|Mux4~1 , mux|Mux4~1, phase4datapath, 1
instance = comp, \incpc|outPC[27] , incpc|outPC[27], phase4datapath, 1
instance = comp, \mux|Mux4~2 , mux|Mux4~2, phase4datapath, 1
instance = comp, \incpc|outPC[28] , incpc|outPC[28], phase4datapath, 1
instance = comp, \R3|q[28] , R3|q[28], phase4datapath, 1
instance = comp, \R0|q[28] , R0|q[28], phase4datapath, 1
instance = comp, \R1|q[28] , R1|q[28], phase4datapath, 1
instance = comp, \mux|Mux3~3 , mux|Mux3~3, phase4datapath, 1
instance = comp, \R4|q[28]~feeder , R4|q[28]~feeder, phase4datapath, 1
instance = comp, \R4|q[28] , R4|q[28], phase4datapath, 1
instance = comp, \R9|q[28]~feeder , R9|q[28]~feeder, phase4datapath, 1
instance = comp, \R9|q[28] , R9|q[28], phase4datapath, 1
instance = comp, \R14|q[28] , R14|q[28], phase4datapath, 1
instance = comp, \R12|q[28]~feeder , R12|q[28]~feeder, phase4datapath, 1
instance = comp, \R12|q[28] , R12|q[28], phase4datapath, 1
instance = comp, \R15|q[28] , R15|q[28], phase4datapath, 1
instance = comp, \R13|q[28] , R13|q[28], phase4datapath, 1
instance = comp, \mux|Mux3~0 , mux|Mux3~0, phase4datapath, 1
instance = comp, \mux|Mux3~1 , mux|Mux3~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|p[2] , logic_unit|add_instance|instance2|instance3|p[2], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|sum[0] , logic_unit|add_instance|instance2|instance4|sum[0], phase4datapath, 1
instance = comp, \ZLO|q[28] , ZLO|q[28], phase4datapath, 1
instance = comp, \mux|Mux3~2 , mux|Mux3~2, phase4datapath, 1
instance = comp, \Y|q[29] , Y|q[29], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance3|cout~0 , logic_unit|add_instance|instance2|instance3|cout~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|sum[1] , logic_unit|add_instance|instance2|instance4|sum[1], phase4datapath, 1
instance = comp, \ZLO|q[29] , ZLO|q[29], phase4datapath, 1
instance = comp, \incpc|outPC[29] , incpc|outPC[29], phase4datapath, 1
instance = comp, \R1|q[29]~feeder , R1|q[29]~feeder, phase4datapath, 1
instance = comp, \R1|q[29] , R1|q[29], phase4datapath, 1
instance = comp, \R3|q[29]~feeder , R3|q[29]~feeder, phase4datapath, 1
instance = comp, \R3|q[29] , R3|q[29], phase4datapath, 1
instance = comp, \R2|q[29] , R2|q[29], phase4datapath, 1
instance = comp, \R12|q[29]~feeder , R12|q[29]~feeder, phase4datapath, 1
instance = comp, \R0|q[29] , R0|q[29], phase4datapath, 1
instance = comp, \mux|Mux2~3 , mux|Mux2~3, phase4datapath, 1
instance = comp, \R4|q[29] , R4|q[29], phase4datapath, 1
instance = comp, \R9|q[29] , R9|q[29], phase4datapath, 1
instance = comp, \R12|q[29] , R12|q[29], phase4datapath, 1
instance = comp, \R13|q[29] , R13|q[29], phase4datapath, 1
instance = comp, \R15|q[29] , R15|q[29], phase4datapath, 1
instance = comp, \R14|q[29]~feeder , R14|q[29]~feeder, phase4datapath, 1
instance = comp, \R14|q[29] , R14|q[29], phase4datapath, 1
instance = comp, \mux|Mux2~0 , mux|Mux2~0, phase4datapath, 1
instance = comp, \mux|Mux2~1 , mux|Mux2~1, phase4datapath, 1
instance = comp, \mux|Mux2~2 , mux|Mux2~2, phase4datapath, 1
instance = comp, \incpc|outPC[30]~feeder , incpc|outPC[30]~feeder, phase4datapath, 1
instance = comp, \incpc|outPC[30] , incpc|outPC[30], phase4datapath, 1
instance = comp, \Y|q[28] , Y|q[28], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|p[2] , logic_unit|add_instance|instance2|instance4|p[2], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|sum[2] , logic_unit|add_instance|instance2|instance4|sum[2], phase4datapath, 1
instance = comp, \ZLO|q[30] , ZLO|q[30], phase4datapath, 1
instance = comp, \R0|q[30] , R0|q[30], phase4datapath, 1
instance = comp, \R3|q[30] , R3|q[30], phase4datapath, 1
instance = comp, \R2|q[30] , R2|q[30], phase4datapath, 1
instance = comp, \R1|q[30] , R1|q[30], phase4datapath, 1
instance = comp, \mux|Mux1~3 , mux|Mux1~3, phase4datapath, 1
instance = comp, \R4|q[30] , R4|q[30], phase4datapath, 1
instance = comp, \R9|q[30] , R9|q[30], phase4datapath, 1
instance = comp, \R12|q[30] , R12|q[30], phase4datapath, 1
instance = comp, \R15|q[30] , R15|q[30], phase4datapath, 1
instance = comp, \R14|q[30] , R14|q[30], phase4datapath, 1
instance = comp, \R13|q[30] , R13|q[30], phase4datapath, 1
instance = comp, \mux|Mux1~0 , mux|Mux1~0, phase4datapath, 1
instance = comp, \mux|Mux1~1 , mux|Mux1~1, phase4datapath, 1
instance = comp, \mux|Mux1~2 , mux|Mux1~2, phase4datapath, 1
instance = comp, \incpc|outPC[31] , incpc|outPC[31], phase4datapath, 1
instance = comp, \R13|q[31] , R13|q[31], phase4datapath, 1
instance = comp, \R12|q[31] , R12|q[31], phase4datapath, 1
instance = comp, \R14|q[31] , R14|q[31], phase4datapath, 1
instance = comp, \mux|Mux0~0 , mux|Mux0~0, phase4datapath, 1
instance = comp, \R9|q[31] , R9|q[31], phase4datapath, 1
instance = comp, \R4|q[31] , R4|q[31], phase4datapath, 1
instance = comp, \R0|q[31]~feeder , R0|q[31]~feeder, phase4datapath, 1
instance = comp, \R0|q[31] , R0|q[31], phase4datapath, 1
instance = comp, \R3|q[31]~feeder , R3|q[31]~feeder, phase4datapath, 1
instance = comp, \R3|q[31] , R3|q[31], phase4datapath, 1
instance = comp, \R2|q[31]~feeder , R2|q[31]~feeder, phase4datapath, 1
instance = comp, \R2|q[31] , R2|q[31], phase4datapath, 1
instance = comp, \R1|q[31]~feeder , R1|q[31]~feeder, phase4datapath, 1
instance = comp, \R1|q[31] , R1|q[31], phase4datapath, 1
instance = comp, \mux|Mux0~3 , mux|Mux0~3, phase4datapath, 1
instance = comp, \mux|Mux0~1 , mux|Mux0~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|c[3]~0 , logic_unit|add_instance|instance2|instance4|c[3]~0, phase4datapath, 1
instance = comp, \Y|q[31] , Y|q[31], phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|sum[3]~0 , logic_unit|add_instance|instance2|instance4|sum[3]~0, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|c[3]~1 , logic_unit|add_instance|instance2|instance4|c[3]~1, phase4datapath, 1
instance = comp, \logic_unit|add_instance|instance2|instance4|sum[3] , logic_unit|add_instance|instance2|instance4|sum[3], phase4datapath, 1
instance = comp, \ZLO|q[31] , ZLO|q[31], phase4datapath, 1
instance = comp, \mux|Mux0~2 , mux|Mux0~2, phase4datapath, 1
instance = comp, \inportInput[0]~input , inportInput[0]~input, phase4datapath, 1
instance = comp, \inportInput[1]~input , inportInput[1]~input, phase4datapath, 1
instance = comp, \inportInput[2]~input , inportInput[2]~input, phase4datapath, 1
instance = comp, \inportInput[3]~input , inportInput[3]~input, phase4datapath, 1
instance = comp, \inportInput[4]~input , inportInput[4]~input, phase4datapath, 1
instance = comp, \inportInput[5]~input , inportInput[5]~input, phase4datapath, 1
instance = comp, \inportInput[6]~input , inportInput[6]~input, phase4datapath, 1
instance = comp, \inportInput[7]~input , inportInput[7]~input, phase4datapath, 1
instance = comp, \inportInput[8]~input , inportInput[8]~input, phase4datapath, 1
instance = comp, \inportInput[9]~input , inportInput[9]~input, phase4datapath, 1
instance = comp, \inportInput[10]~input , inportInput[10]~input, phase4datapath, 1
instance = comp, \inportInput[11]~input , inportInput[11]~input, phase4datapath, 1
instance = comp, \inportInput[12]~input , inportInput[12]~input, phase4datapath, 1
instance = comp, \inportInput[13]~input , inportInput[13]~input, phase4datapath, 1
instance = comp, \inportInput[14]~input , inportInput[14]~input, phase4datapath, 1
instance = comp, \inportInput[15]~input , inportInput[15]~input, phase4datapath, 1
instance = comp, \inportInput[16]~input , inportInput[16]~input, phase4datapath, 1
instance = comp, \inportInput[17]~input , inportInput[17]~input, phase4datapath, 1
instance = comp, \inportInput[18]~input , inportInput[18]~input, phase4datapath, 1
instance = comp, \inportInput[19]~input , inportInput[19]~input, phase4datapath, 1
instance = comp, \inportInput[20]~input , inportInput[20]~input, phase4datapath, 1
instance = comp, \inportInput[21]~input , inportInput[21]~input, phase4datapath, 1
instance = comp, \inportInput[22]~input , inportInput[22]~input, phase4datapath, 1
instance = comp, \inportInput[23]~input , inportInput[23]~input, phase4datapath, 1
instance = comp, \inportInput[24]~input , inportInput[24]~input, phase4datapath, 1
instance = comp, \inportInput[25]~input , inportInput[25]~input, phase4datapath, 1
instance = comp, \inportInput[26]~input , inportInput[26]~input, phase4datapath, 1
instance = comp, \inportInput[27]~input , inportInput[27]~input, phase4datapath, 1
instance = comp, \inportInput[28]~input , inportInput[28]~input, phase4datapath, 1
instance = comp, \inportInput[29]~input , inportInput[29]~input, phase4datapath, 1
instance = comp, \inportInput[30]~input , inportInput[30]~input, phase4datapath, 1
instance = comp, \inportInput[31]~input , inportInput[31]~input, phase4datapath, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, phase4datapath, 1
