Start time: 13:57:46 on Mar 29,2024
qverilog exp.sv 
-- Compiling module exp

Top level modules:
	exp
# vsim -lib work work.exp -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.exp(fast)
# run -all
# the array is '{13, 91, 43, 63, 47, 91, 23, 23, 92, 59, 59, 29, 56, 83, 74, 65, 3, 22, 12, 50}
# the array even terms are '{92, 56, 74, 22, 12, 50}
# the sum of EVEN terms is         306
# the sum of ODD terms is         692
# the number of term less than 10 with method           1
# the number of term less than 10 without method           1
#  quit -f
# End time: 13:57:50 on Mar 29,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
