// Seed: 4285444467
module module_0;
  wire id_1;
  id_4(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
  assign id_2[1] = id_4;
  wire id_6;
endmodule
module module_2 (
    output wand  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wand  id_4
);
  wire id_6;
  module_0(); id_7(
      .id_0(1), .id_1(id_1)
  );
endmodule
