# ğŸ”¬ Digital Electronics & Computer Organization Lab Reports

## ğŸ“Œ Overview
This repository contains my **experiment reports and prelabs** for the **Digital Electronics and Computer Organization Laboratory** course at **Birzeit University**. The reports cover various **digital circuits, logic design, and computer architecture concepts**, along with practical implementations and observations.

## ğŸ›  Topics Covered
- âœ… **Logic Gates & Boolean Algebra**
- âœ… **Combinational Circuits:** Multiplexers, Decoders, Adders, ALUs
- âœ… **Sequential Circuits:** Flip-Flops, Registers, Counters
- âœ… **Finite State Machines (FSMs)**
- âœ… **Memory & Cache Organization**
- âœ… **Microprocessor Design & ALU Implementation**
- âœ… **Verilog-based Simulations & Hardware Testing**

## ğŸ“‚ Contents
- ğŸ“œ **Prelabs:** Theoretical background, circuit design, and expected results.
- ğŸ“ **Lab Reports:** Practical experiments, circuit analysis, and results.
- ğŸ“Š **Simulation Files:** Verilog/Logisim models for digital circuits.
- ğŸ“„ **Datasheets & References:** Supporting materials for experiments.

## ğŸ“Œ Requirements
- Logisim / Quartus / ModelSim for simulations
- Basic knowledge of digital electronics & computer architecture

## ğŸ‘©â€ğŸ’» Author
**Saja Asfour**
- ğŸ“ Computer Engineering Student at Birzeit University
- ğŸ  GitHub: [SajaAsfour](https://github.com/SajaAsfour)

## ğŸ“œ License
This repository is for educational purposes. Feel free to use and reference the work, but please give proper credit. ğŸ˜Š

