/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [15:0] _03_;
  wire [12:0] _04_;
  reg [5:0] _05_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_1z[26] ? celloutsig_1_1z[1] : celloutsig_1_0z;
  assign celloutsig_0_4z = in_data[91] ? in_data[18] : celloutsig_0_2z;
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_2z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_3z) & (in_data[151] | in_data[150]));
  assign celloutsig_1_10z = ~((celloutsig_1_9z[4] | celloutsig_1_2z) & (celloutsig_1_9z[12] | _01_));
  assign celloutsig_0_1z = ~((in_data[50] | in_data[54]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[52] | ~(in_data[43]);
  assign celloutsig_1_0z = in_data[127] | ~(in_data[189]);
  assign celloutsig_1_6z = celloutsig_1_3z | ~(celloutsig_1_2z);
  assign celloutsig_0_12z = celloutsig_0_7z | ~(celloutsig_0_1z);
  assign celloutsig_0_2z = ~(in_data[57] ^ celloutsig_0_1z);
  assign celloutsig_0_33z = celloutsig_0_14z[8:4] + { celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_32z };
  assign celloutsig_1_18z = { celloutsig_1_1z[6:1], celloutsig_1_10z, _03_[8:3], _01_, _03_[1], _02_ } + { _03_[8:3], _01_, _03_[1], _02_, celloutsig_1_13z };
  assign celloutsig_1_19z = { in_data[116:105], celloutsig_1_13z } + { in_data[124:114], celloutsig_1_7z, celloutsig_1_13z };
  reg [8:0] _20_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 9'h000;
    else _20_ <= { celloutsig_1_5z[8:1], celloutsig_1_6z };
  assign { _03_[8:3], _01_, _03_[1], _02_ } = _20_;
  reg [12:0] _21_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 13'h0000;
    else _21_ <= { in_data[92:81], celloutsig_0_2z };
  assign { _04_[12:5], _00_, _04_[3:0] } = _21_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 6'h00;
    else _05_ <= { in_data[28:27], celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_30z = { _04_[12:5], _00_, _04_[3:1] } & { celloutsig_0_14z[9:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_30z[11:9], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_13z } & { _05_[5:1], celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_0_25z = in_data[61:59] & _04_[3:1];
  assign celloutsig_0_13z = { _04_[12:5], _00_, _04_[3:1], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z } == { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_19z = { _04_[7:5], _00_, _04_[3] } == { _04_[3:1], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_32z = celloutsig_0_22z & ~(_05_[2]);
  assign celloutsig_0_3z = celloutsig_0_1z & ~(in_data[74]);
  assign celloutsig_1_2z = in_data[112] & ~(in_data[129]);
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } * { celloutsig_0_9z[1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z } * { _04_[11:5], _00_, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_1z = - in_data[170:144];
  assign celloutsig_0_8z = - { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = - { _04_[12:5], _00_, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[159:150], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } | { in_data[147:137], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[27] & celloutsig_0_4z;
  assign celloutsig_1_9z = celloutsig_1_1z[25:13] ~^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, _03_[8:3], _01_, _03_[1], _02_ };
  assign celloutsig_1_13z = { celloutsig_1_1z[13:8], celloutsig_1_2z } ^ celloutsig_1_9z[9:3];
  assign celloutsig_0_9z = _04_[12:10] ^ { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[54], celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_16z[8:7], celloutsig_0_1z };
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_2z) | (celloutsig_1_4z & celloutsig_1_5z[1]));
  assign celloutsig_0_22z = ~((celloutsig_0_8z[2] & celloutsig_0_7z) | (_04_[2] & celloutsig_0_8z[3]));
  assign { _03_[15:9], _03_[2], _03_[0] } = { celloutsig_1_1z[6:1], celloutsig_1_10z, _01_, _02_ };
  assign _04_[4] = _00_;
  assign { out_data[143:128], out_data[114:96], out_data[36:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
