# verilog HDL(Hardware Description Language)

 ## Basic Gates
  - [NOT](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/not.v)
  - [OR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/OR%20gate.v)
  - [AND](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/AND%20gate.v)
  - [NAND](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/NAND%20gate.v)
  - [NOR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/NOR%20gate.v)
  - [X-OR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/X-OR%20gate.v)
  - [X-NOR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/x-nor%20gate.v)
## Flip-Flop
  - [JK](https://github.com/Shakil-RU/verilog_HDL/blob/main/Flip-Flop/JK.v)
  - [D](https://github.com/Shakil-RU/verilog_HDL/blob/main/Flip-Flop/D%20flip-flop.v)
  - [T](https://github.com/Shakil-RU/verilog_HDL/blob/main/Flip-Flop/T%20flip-flop.v)
  - [Master-Slave](https://github.com/Shakil-RU/verilog_HDL/blob/main/Flip-Flop/master%20slave%20jk.v)
## Adder
  - [half-adder](https://github.com/Shakil-RU/verilog_HDL/blob/main/Adder/Half%20Adder.v)
  - [full-adder](https://github.com/Shakil-RU/verilog_HDL/blob/main/Adder/Full%20Adder.v)
  - [full adder using half adder](https://github.com/Shakil-RU/verilog_HDL/blob/main/Adder/Full%20Adder%20using%20half%20adder.v)
  - [4-bit Ripple carry adder](https://github.com/Shakil-RU/verilog_HDL/blob/main/Adder/4%20bit%20Ripple%20carry%20adder.v)
  - [carry look ahead adder](https://github.com/Shakil-RU/verilog_HDL/blob/main/Adder/carry%20look%20ahead%20adder.v)
## Subtractor
  - [half subtractor](https://github.com/Shakil-RU/verilog_HDL/blob/main/Subtractor/half%20subtractor.v)
  - [full subtractor](https://github.com/Shakil-RU/verilog_HDL/blob/main/Subtractor/half%20subtractor.v)
## Adder-Subtractor
 - [4 bit adder-subtractor](https://github.com/Shakil-RU/verilog_HDL/blob/main/Adder-Subtractor/4-bit%20adder-subtractor.v)
## Comparator
 - [2 bit magnitude comparator](https://github.com/Shakil-RU/verilog_HDL/blob/main/Comparator/2-bit%20magnitude%20comparator.v)
## Code converter
 - [Binary to Gray](https://github.com/Shakil-RU/verilog_HDL/blob/main/Code%20converter/Binary%20to%20gray%20conversion.v)
 - [Gray to Binary](https://github.com/Shakil-RU/verilog_HDL/blob/main/Code%20converter/Gray%20to%20binary.v)
 - [BCD to Excess-3](https://github.com/Shakil-RU/verilog_HDL/blob/main/Code%20converter/BCD_To_Excess-3.v)
 - [Excess-3 to BCD](https://github.com/Shakil-RU/verilog_HDL/blob/main/Code%20converter/Excess_3%20to%20BCD.v)
## Encoder and Decoder
 - [3 to 8 decoder](https://github.com/Shakil-RU/verilog_HDL/blob/main/Encoder%20And%20Decoder/3%20to%208%20decoder.v)
 - [8 to 3 encoder](https://github.com/Shakil-RU/verilog_HDL/blob/main/Encoder%20And%20Decoder/8%20to%20e%20encoder.v)
## Multiplexer
 - [2 to 1 mux](https://github.com/Shakil-RU/verilog_HDL/blob/main/Multiplexer/2%20to%201%20mux.v)
 - [4 to 1 mux](https://github.com/Shakil-RU/verilog_HDL/blob/main/Multiplexer/4%20to%201%20mux.v)
 - [8 to 1 mux](https://github.com/Shakil-RU/verilog_HDL/blob/main/Multiplexer/8%20to%201%20mux.v)
## Counter
 ### Asynchronous
 - [4 bit ripple counter](https://github.com/Shakil-RU/verilog_HDL/blob/main/Counter/Asynchronous/4%20bit%20ripple%20counter.v)
 - [mod-10 asynchronous counter](https://github.com/Shakil-RU/verilog_HDL/blob/main/Counter/Asynchronous/mod-10%20asynchronous%20counter.v)
 ### Synchronous
  - [4 bit random sequence synchronous counter](https://github.com/Shakil-RU/verilog_HDL/blob/main/Counter/synchronous/4%20bit%20random%20sequence%20synchronous%20counter.v)
  - [Synchronous UP-Down Counter](https://github.com/Shakil-RU/verilog_HDL/blob/main/Counter/synchronous/up-down_counter.v)
  

