SM_Master/Circuit1/Phasor_to_Time_Domain_SFA/Magnitude-Angle to Complex/port1
/

0
F64
6
SM_Master/Circuit1/Phasor_to_Time_Domain_SFA/Phase__ Frequency Offset/port1
/

1
F64
6
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Gain/port1
/

2
F64
6
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Sum1/port1
/

3
F64
6
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Phase__ Frequency Offset/port1
/

4
F64
6
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Real-Imag to Complex/port1
/

5
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Real-Imag to Complex/port1
/

6
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Real-Imag to Complex/port1
/

7
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Real-Imag to Complex/port1
/

8
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Real-Imag to Complex/port1
/

9
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Real-Imag to Complex/port1
/

10
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Multiport Switch/port1
/

11
F64
2
SM_Master/Circuit1/Phasor_to_Time_Domain_SFA/Real-Imag to Complex/port1
/

12
F64
6
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A V/Real-Imag to Complex/port1
/

13
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B V/Real-Imag to Complex/port1
/

14
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C V/Real-Imag to Complex/port1
/

15
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A I/Real-Imag to Complex/port1
/

16
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B I/Real-Imag to Complex/port1
/

17
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C I/Real-Imag to Complex/port1
/

18
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Multiport Switch/port1
/

19
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Zero I0/Add/port1
/

20
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Zero I0/Gain1/port1
/

21
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Math Function2/port1
/

22
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Zero V0/Add/port1
/

23
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Zero V0/Gain1/port1
/

24
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Product2/port1
/

25
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Gain3/port1
/

26
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative I2/alpha/port1
/

27
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative I2/alpha2/port1
/

28
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative I2/Add/port1
/

29
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative I2/Gain1/port1
/

30
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Math Function1/port1
/

31
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative V2/alpha/port1
/

32
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative V2/alpha2/port1
/

33
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative V2/Add/port1
/

34
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Negative V2/Gain1/port1
/

35
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Product1/port1
/

36
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Gain1/port1
/

37
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive I1/alpha2/port1
/

38
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive I1/alpha/port1
/

39
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive I1/Add/port1
/

40
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive I1/Gain1/port1
/

41
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Math Function/port1
/

42
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive V1/alpha2/port1
/

43
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive V1/alpha/port1
/

44
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive V1/Add/port1
/

45
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Positive V1/Gain1/port1
/

46
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Product3/port1
/

47
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Gain2/port1
/

48
F64
8
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Zero I0/Add/port1
/

49
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Zero I0/Gain1/port1
/

50
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Math Function2/port1
/

51
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Zero V0/Add/port1
/

52
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Zero V0/Gain1/port1
/

53
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Product2/port1
/

54
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Gain3/port1
/

55
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative I2/alpha/port1
/

56
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative I2/alpha2/port1
/

57
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative I2/Add/port1
/

58
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative I2/Gain1/port1
/

59
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Math Function1/port1
/

60
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative V2/alpha/port1
/

61
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative V2/alpha2/port1
/

62
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative V2/Add/port1
/

63
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Negative V2/Gain1/port1
/

64
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Product1/port1
/

65
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Gain1/port1
/

66
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive I1/alpha2/port1
/

67
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive I1/alpha/port1
/

68
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive I1/Add/port1
/

69
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive I1/Gain1/port1
/

70
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Math Function/port1
/

71
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive V1/alpha2/port1
/

72
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive V1/alpha/port1
/

73
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive V1/Add/port1
/

74
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Positive V1/Gain1/port1
/

75
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Product3/port1
/

76
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Gain2/port1
/

77
F64
2
SM_Master/timeout/port1
/

80
F64
1
SM_Master/OpAsyncRecv/S-Function1/port1
/

81
F64
1
SM_Master/OpAsyncRecv/S-Function1/port2
/

82
F64
1
SM_Master/OpAsyncRecv/S-Function1/port3
/

83
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Unit Delay/port1
/

84
F64
6
SM_Master/Circuit1/PWM/Constant11/port1
/

85
F64
1
SM_Master/Circuit1/Control/Current Control/Delay/port1
/

86
F64
2
SM_Master/Circuit1/Control/SRF_PLL/Subtract/port1
/

87
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Integrator1/port1
/

88
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Cos/port1
/

89
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Product/port1
/

90
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Cos1/port1
/

91
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Gain/port1
/

92
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Product1/port1
/

93
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Sum1/port1
/

94
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Sum6/port1
/

95
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Cos2/port1
/

96
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Product2/port1
/

97
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Sum2/port1
/

98
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Cos3/port1
/

99
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Gain1/port1
/

100
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Product3/port1
/

101
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Sum3/port1
/

102
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Sum7/port1
/

103
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Cos4/port1
/

104
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Product4/port1
/

105
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Sum4/port1
/

106
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Cos5/port1
/

107
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Gain2/port1
/

108
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Product5/port1
/

109
F64
1
SM_Master/Circuit1/Control/Current Control/Inverse_Park_Transformation/Sum5/port1
/

110
F64
1
SM_Master/OpComm/Receive/S-Function/port1
/

111
F64
3
SM_Master/Circuit1/Control/Product2/port1
/

112
F64
3
SM_Master/Circuit1/Control/Saturation/port1
/

113
F64
3
SM_Master/Circuit1/PWM/Sum16/port1
/

114
F64
1
SM_Master/Circuit1/PWM/Divide7/port1
/

115
F64
1
SM_Master/Circuit1/PWM/Sum17/port1
/

116
F64
1
SM_Master/Circuit1/PWM/Divide8/port1
/

117
F64
1
SM_Master/Circuit1/PWM/Sum18/port1
/

118
F64
1
SM_Master/Circuit1/PWM/Divide9/port1
/

119
F64
1
SM_Master/Circuit1/PWM/RTE SPWM1/port1
/

121
F64
3
SM_Master/Circuit1/PWM/RTE SPWM1/port2
/

122
F64
3
SM_Master/Circuit1/PWM/RTE Conversion1/port1
/

123
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/fts5conversion/Data Type Conversion/port1
/

124
F64
6
SM_Master/Circuit1/DC Voltage Source/Model/DC/port1
/

125
F64
1
SM_Master/Circuit1/Phasor_to_Time_Domain_SFA/Gain/port1
/

126
F64
3
SM_Master/Circuit1/Phasor_to_Time_Domain_SFA/Complex to Real-Imag4/port1
/

127
F64
3
SM_Master/Circuit1/Phasor_to_Time_Domain_SFA/Complex to Real-Imag4/port2
/

128
F64
3
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Vf 1/Switch/port1
/

129
F64
6
SM_Master/Circuit1/Current Measurement3/do not delete this gain/port1
/

132
F64
1
SM_Master/Circuit1/Current Measurement4/do not delete this gain/port1
/

133
F64
1
SM_Master/Circuit1/Current Measurement5/do not delete this gain/port1
/

134
F64
1
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Complex to Magnitude-Angle/port1
/

136
F64
3
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Complex to Magnitude-Angle/port2
/

137
F64
3
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Gain1/port1
/

138
F64
3
SM_Master/Circuit1/Delay/port1
/

139
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Gain6/port1
/

140
F64
1
SM_Master/Circuit1/Delay1/port1
/

141
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Sum4/port1
/

142
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Gain7/port1
/

143
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Sum5/port1
/

144
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Gain8/port1
/

145
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Gain10/port1
/

146
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Sum6/port1
/

147
F64
1
SM_Master/Circuit1/Control/Meas_3_Wire/Gain9/port1
/

148
F64
1
SM_Master/Original Circuit/Delay2/port1
/

149
F64
3
SM_Master/Original Circuit/Delay/port1
/

150
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Gain6/port1
/

151
F64
1
SM_Master/Original Circuit/Delay1/port1
/

152
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Sum4/port1
/

153
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Gain7/port1
/

154
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Sum5/port1
/

155
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Gain8/port1
/

156
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Gain10/port1
/

157
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Sum6/port1
/

158
F64
1
SM_Master/Original Circuit/Control/Meas_3_Wire/Gain9/port1
/

159
F64
1
SM_Master/epoch_time_sec/OpInput/port1
/

160
F64
1
SM_Master/epoch_time_nsec/OpInput/port1
/

161
F64
1
SM_Master/ptp_sync_state/OpInput/port1
/

162
F64
1
SM_Master/ptp_slave_offset/OpInput/port1
/

163
F64
1
SM_Master/sync_accuracy/OpInput/port1
/

164
F64
1
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Complex to Real-Imag1/port1
/

165
F64
3
SM_Master/Circuit1/Time_Domain_To_Phasor_SFA/Complex to Real-Imag1/port2
/

166
F64
3
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/1__Ron/port1
/

167
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Switch/port1
/

168
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Saturation/port1
/

169
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/iA/do not delete this gain/port1
/

170
F64
1
SM_Master/Circuit1/ARTEMiS SSN IVIC/iB/do not delete this gain/port1
/

171
F64
1
SM_Master/Circuit1/ARTEMiS SSN IVIC/iC/do not delete this gain/port1
/

172
F64
1
SM_Master/Circuit1/Delay2/port1
/

173
F64
3
SM_Master/Circuit1/Control/Park_Transformation/Delay/port1
/

174
F64
2
SM_Master/Circuit1/Control/Current Control/Discrete-Time Integrator/port1
/

175
F64
1
SM_Master/Circuit1/Control/Current Control/Discrete-Time Integrator1/port1
/

176
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Delay/port1
/

177
F64
2
SM_Master/Circuit1/Control/Power Control/Gain1/port1
/

178
F64
1
SM_Master/Circuit1/Control/Power Control/Switch/port1
/

179
F64
1
SM_Master/Circuit1/Control/Power Control/Gain/port1
/

180
F64
1
SM_Master/Circuit1/Control/Power Control/Divide/port1
/

181
F64
1
SM_Master/Circuit1/Control/Current Control/Saturation/port1
/

182
F64
1
SM_Master/Circuit1/Control/Current Control/Subtract/port1
/

183
F64
1
SM_Master/Circuit1/Control/Current Control/Product/port1
/

184
F64
1
SM_Master/Circuit1/Control/Current Control/Gain1/port1
/

185
F64
1
SM_Master/Circuit1/Control/Current Control/Sum1/port1
/

186
F64
1
SM_Master/Circuit1/Control/Current Control/Gain5/port1
/

187
F64
1
SM_Master/Circuit1/Control/Current Control/Sum3/port1
/

188
F64
1
SM_Master/Circuit1/Control/Current Control/Divide/port1
/

189
F64
1
SM_Master/Circuit1/Control/Current Control/Gain6/port1
/

190
F64
1
SM_Master/Circuit1/Control/Power Control/Gain3/port1
/

191
F64
1
SM_Master/Circuit1/Control/Power Control/Gain2/port1
/

192
F64
1
SM_Master/Circuit1/Control/Power Control/Divide1/port1
/

193
F64
1
SM_Master/Circuit1/Control/Current Control/Saturation1/port1
/

194
F64
1
SM_Master/Circuit1/Control/Current Control/Subtract1/port1
/

195
F64
1
SM_Master/Circuit1/Control/Current Control/Product1/port1
/

196
F64
1
SM_Master/Circuit1/Control/Current Control/Gain3/port1
/

197
F64
1
SM_Master/Circuit1/Control/Current Control/Sum2/port1
/

198
F64
1
SM_Master/Circuit1/Control/Current Control/Sum4/port1
/

199
F64
1
SM_Master/Circuit1/Control/Current Control/Divide1/port1
/

200
F64
1
SM_Master/Circuit1/Control/Current Control/Gain2/port1
/

201
F64
1
SM_Master/Circuit1/Control/Current Control/Gain4/port1
/

202
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Cos/port1
/

204
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Sum/port1
/

205
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Cos1/port1
/

206
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Sum2/port1
/

207
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Cos2/port1
/

208
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Cos3/port1
/

209
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Sum3/port1
/

210
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Cos4/port1
/

211
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Sum5/port1
/

212
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Cos5/port1
/

213
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Product/port1
/

214
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Product1/port1
/

215
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Product2/port1
/

216
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Sum1/port1
/

217
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Gain/port1
/

218
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Product3/port1
/

219
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Product4/port1
/

220
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Product5/port1
/

221
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Sum4/port1
/

222
F64
1
SM_Master/Circuit1/Control/Park_Transformation/Gain1/port1
/

223
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Cos/port1
/

225
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Sum/port1
/

226
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Cos1/port1
/

227
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Sum2/port1
/

228
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Cos2/port1
/

229
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Cos3/port1
/

230
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Sum3/port1
/

231
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Cos4/port1
/

232
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Sum5/port1
/

233
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Cos5/port1
/

234
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Product/port1
/

235
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Product1/port1
/

236
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Product2/port1
/

237
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Sum1/port1
/

238
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Gain/port1
/

239
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Product3/port1
/

240
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Product4/port1
/

241
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Product5/port1
/

242
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Sum4/port1
/

243
F64
1
SM_Master/Circuit1/Control/Park_Transformation1/Gain1/port1
/

244
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Reinitialization/Bias/port1
/

246
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Reinitialization/Gain/port1
/

247
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Reinitialization/Rounding Function/port1
/

248
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Reinitialization/Gain1/port1
/

249
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Reinitialization/Sum1/port1
/

250
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Initial/port1
/

251
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Integrator/port1
/

252
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Trigonometric Function1/port1
/

253
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Trigonometric Function1/port2
/

254
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Product1/port1
/

255
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Integrator/port1
/

256
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Unit Delay1/port1
/

257
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Subtract1/port1
/

258
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/delta/port1
/

259
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Add1/port1
/

260
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Unit Delay2/port1
/

261
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Subtract3/port1
/

262
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Delay/port1
/

263
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Subtract2/port1
/

264
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/delta'/port1
/

265
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Add2/port1
/

266
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Subtract4/port1
/

267
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Add3/port1
/

268
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Corrected discrete transport delay/Gain/port1
/

269
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A V/Gain/port1
/

270
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Product1/port1
/

271
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Integrator/port1
/

272
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Unit Delay1/port1
/

273
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Subtract1/port1
/

274
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/delta/port1
/

275
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Add1/port1
/

276
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Unit Delay2/port1
/

277
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Subtract3/port1
/

278
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Delay/port1
/

279
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Subtract2/port1
/

280
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/delta'/port1
/

281
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Add2/port1
/

282
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Subtract4/port1
/

283
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Add3/port1
/

284
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Corrected discrete transport delay/Gain/port1
/

285
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B V/Gain/port1
/

286
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Product1/port1
/

287
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Integrator/port1
/

288
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Unit Delay1/port1
/

289
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Subtract1/port1
/

290
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/delta/port1
/

291
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Add1/port1
/

292
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Unit Delay2/port1
/

293
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Subtract3/port1
/

294
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Delay/port1
/

295
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Subtract2/port1
/

296
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/delta'/port1
/

297
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Add2/port1
/

298
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Subtract4/port1
/

299
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Add3/port1
/

300
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Corrected discrete transport delay/Gain/port1
/

301
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C V/Gain/port1
/

302
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Product1/port1
/

303
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Integrator/port1
/

304
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Unit Delay1/port1
/

305
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Subtract1/port1
/

306
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/delta/port1
/

307
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Add1/port1
/

308
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Unit Delay2/port1
/

309
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Subtract3/port1
/

310
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Delay/port1
/

311
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Subtract2/port1
/

312
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/delta'/port1
/

313
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Add2/port1
/

314
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Subtract4/port1
/

315
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Add3/port1
/

316
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Corrected discrete transport delay/Gain/port1
/

317
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-A I/Gain/port1
/

318
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Product1/port1
/

319
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Integrator/port1
/

320
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Unit Delay1/port1
/

321
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Subtract1/port1
/

322
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/delta/port1
/

323
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Add1/port1
/

324
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Unit Delay2/port1
/

325
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Subtract3/port1
/

326
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Delay/port1
/

327
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Subtract2/port1
/

328
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/delta'/port1
/

329
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Add2/port1
/

330
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Subtract4/port1
/

331
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Add3/port1
/

332
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Corrected discrete transport delay/Gain/port1
/

333
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-B I/Gain/port1
/

334
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Product1/port1
/

335
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Integrator/port1
/

336
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Unit Delay1/port1
/

337
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Subtract1/port1
/

338
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/delta/port1
/

339
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Add1/port1
/

340
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Unit Delay2/port1
/

341
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Subtract3/port1
/

342
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Delay/port1
/

343
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Subtract2/port1
/

344
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/delta'/port1
/

345
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Add2/port1
/

346
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Subtract4/port1
/

347
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Add3/port1
/

348
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Corrected discrete transport delay/Gain/port1
/

349
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Phase-C I/Gain/port1
/

350
F64
2
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Complex to Real-Imag/port1
/

351
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/Complex to Real-Imag/port2
/

352
F64
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Data Type Conversion Inherited/Conversion/port1
/

353
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Gain/port1
/

354
F64
3
SM_Master/Circuit1/Control/SRF_PLL/Gain5/port1
/

355
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Gain6/port1
/

356
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Sum1/port1
/

357
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Gain4/port1
/

358
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Cos2/port1
/

359
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Gain2/port1
/

360
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Gain3/port1
/

361
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Sum/port1
/

362
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Gain1/port1
/

363
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Cos3/port1
/

364
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Cos/port1
/

365
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Cos1/port1
/

366
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Product/port1
/

367
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Product1/port1
/

368
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Sum3/port1
/

369
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Gain7/port1
/

370
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Integrator/port1
/

371
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Product2/port1
/

372
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Product3/port1
/

373
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Sum2/port1
/

374
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Sum4/port1
/

375
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Sum5/port1
/

376
F64
1
SM_Master/Circuit1/Current Measurement/do not delete this gain/port1
/

377
F64
1
SM_Master/Circuit1/Current Measurement1/do not delete this gain/port1
/

378
F64
1
SM_Master/Circuit1/Current Measurement2/do not delete this gain/port1
/

379
F64
1
SM_Master/Circuit1/Voltage Measurement1/do not delete this gain/port1
/

381
F64
1
SM_Master/Circuit1/Voltage Measurement2/do not delete this gain/port1
/

382
F64
1
SM_Master/Circuit1/Current Measurement6/do not delete this gain/port1
/

383
F64
1
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Unit Delay/port1
/

384
F64
6
SM_Master/Original Circuit/PWM/Constant11/port1
/

385
F64
1
SM_Master/Original Circuit/Control/Current Control/Delay/port1
/

386
F64
2
SM_Master/Original Circuit/Control/SRF_PLL/Subtract/port1
/

387
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Integrator2/port1
/

388
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Cos/port1
/

389
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Product/port1
/

390
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Cos1/port1
/

391
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Gain/port1
/

392
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Product1/port1
/

393
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Sum1/port1
/

394
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Sum6/port1
/

395
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Cos2/port1
/

396
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Product2/port1
/

397
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Sum2/port1
/

398
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Cos3/port1
/

399
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Gain1/port1
/

400
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Product3/port1
/

401
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Sum3/port1
/

402
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Sum7/port1
/

403
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Cos4/port1
/

404
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Product4/port1
/

405
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Sum4/port1
/

406
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Cos5/port1
/

407
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Gain2/port1
/

408
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Product5/port1
/

409
F64
1
SM_Master/Original Circuit/Control/Current Control/Inverse_Park_Transformation/Sum5/port1
/

410
F64
1
SM_Master/Original Circuit/Control/Product2/port1
/

411
F64
3
SM_Master/Original Circuit/Control/Saturation/port1
/

412
F64
3
SM_Master/Original Circuit/PWM/Sum16/port1
/

413
F64
1
SM_Master/Original Circuit/PWM/Divide7/port1
/

414
F64
1
SM_Master/Original Circuit/PWM/Sum17/port1
/

415
F64
1
SM_Master/Original Circuit/PWM/Divide8/port1
/

416
F64
1
SM_Master/Original Circuit/PWM/Sum18/port1
/

417
F64
1
SM_Master/Original Circuit/PWM/Divide9/port1
/

418
F64
1
SM_Master/Original Circuit/PWM/RTE SPWM1/port1
/

420
F64
3
SM_Master/Original Circuit/PWM/RTE SPWM1/port2
/

421
F64
3
SM_Master/Original Circuit/PWM/RTE Conversion1/port1
/

422
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/fts5conversion/Data Type Conversion/port1
/

423
F64
6
SM_Master/Original Circuit/DC Voltage Source/Model/DC/port1
/

424
F64
1
SM_Master/Original Circuit/Three-Phase Source/Model/Sine Wave A/port1
/

425
F64
1
SM_Master/Original Circuit/Three-Phase Source/Model/Sine Wave B/port1
/

426
F64
1
SM_Master/Original Circuit/Three-Phase Source/Model/Sine Wave C/port1
/

427
F64
1
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Vf 1/Switch/port1
/

428
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/1__Ron/port1
/

431
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Switch/port1
/

432
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Saturation/port1
/

433
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/iA/do not delete this gain/port1
/

434
F64
1
SM_Master/Original Circuit/ARTEMiS SSN IVIC/iB/do not delete this gain/port1
/

435
F64
1
SM_Master/Original Circuit/ARTEMiS SSN IVIC/iC/do not delete this gain/port1
/

436
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Delay/port1
/

437
F64
2
SM_Master/Original Circuit/Control/Park_Transformation1/Delay/port1
/

438
F64
2
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A V/Integrator/port1
/

439
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A V/Transport Delay/port1
/

440
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A V/Subtract/port1
/

441
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A V/Gain/port1
/

442
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B V/Integrator/port1
/

443
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B V/Transport Delay/port1
/

444
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B V/Subtract/port1
/

445
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B V/Gain/port1
/

446
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C V/Integrator/port1
/

447
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C V/Transport Delay/port1
/

448
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C V/Subtract/port1
/

449
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C V/Gain/port1
/

450
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A I/Integrator/port1
/

451
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A I/Transport Delay/port1
/

452
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A I/Subtract/port1
/

453
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A I/Gain/port1
/

454
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B I/Integrator/port1
/

455
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B I/Transport Delay/port1
/

456
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B I/Subtract/port1
/

457
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B I/Gain/port1
/

458
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C I/Integrator/port1
/

459
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C I/Transport Delay/port1
/

460
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C I/Subtract/port1
/

461
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C I/Gain/port1
/

462
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Complex to Real-Imag/port1
/

463
F64
4
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Complex to Real-Imag/port2
/

464
F64
4
SM_Master/Original Circuit/Control/Current Control/Discrete-Time Integrator/port1
/

465
F64
1
SM_Master/Original Circuit/Control/Current Control/Discrete-Time Integrator1/port1
/

466
F64
1
SM_Master/Original Circuit/Control/Power Control/Gain1/port1
/

467
F64
1
SM_Master/Original Circuit/Control/Power Control/Switch/port1
/

468
F64
1
SM_Master/Original Circuit/Control/Power Control/Gain/port1
/

469
F64
1
SM_Master/Original Circuit/Control/Power Control/Divide/port1
/

470
F64
1
SM_Master/Original Circuit/Control/Current Control/Saturation/port1
/

471
F64
1
SM_Master/Original Circuit/Control/Current Control/Subtract/port1
/

472
F64
1
SM_Master/Original Circuit/Control/Current Control/Product/port1
/

473
F64
1
SM_Master/Original Circuit/Control/Current Control/Gain1/port1
/

474
F64
1
SM_Master/Original Circuit/Control/Current Control/Sum1/port1
/

475
F64
1
SM_Master/Original Circuit/Control/Current Control/Gain5/port1
/

476
F64
1
SM_Master/Original Circuit/Control/Current Control/Sum3/port1
/

477
F64
1
SM_Master/Original Circuit/Control/Current Control/Divide/port1
/

478
F64
1
SM_Master/Original Circuit/Control/Current Control/Gain6/port1
/

479
F64
1
SM_Master/Original Circuit/Control/Power Control/Gain3/port1
/

480
F64
1
SM_Master/Original Circuit/Control/Power Control/Gain2/port1
/

481
F64
1
SM_Master/Original Circuit/Control/Power Control/Divide1/port1
/

482
F64
1
SM_Master/Original Circuit/Control/Current Control/Saturation1/port1
/

483
F64
1
SM_Master/Original Circuit/Control/Current Control/Subtract1/port1
/

484
F64
1
SM_Master/Original Circuit/Control/Current Control/Product1/port1
/

485
F64
1
SM_Master/Original Circuit/Control/Current Control/Gain3/port1
/

486
F64
1
SM_Master/Original Circuit/Control/Current Control/Sum2/port1
/

487
F64
1
SM_Master/Original Circuit/Control/Current Control/Sum4/port1
/

488
F64
1
SM_Master/Original Circuit/Control/Current Control/Divide1/port1
/

489
F64
1
SM_Master/Original Circuit/Control/Current Control/Gain2/port1
/

490
F64
1
SM_Master/Original Circuit/Control/Current Control/Gain4/port1
/

491
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Cos/port1
/

493
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Sum/port1
/

494
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Cos1/port1
/

495
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Sum2/port1
/

496
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Cos2/port1
/

497
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Cos3/port1
/

498
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Sum3/port1
/

499
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Cos4/port1
/

500
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Sum5/port1
/

501
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Cos5/port1
/

502
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Product/port1
/

503
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Product1/port1
/

504
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Product2/port1
/

505
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Sum1/port1
/

506
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Gain/port1
/

507
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Product3/port1
/

508
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Product4/port1
/

509
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Product5/port1
/

510
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Sum4/port1
/

511
F64
1
SM_Master/Original Circuit/Control/Park_Transformation/Gain1/port1
/

512
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Cos/port1
/

514
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Sum/port1
/

515
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Cos1/port1
/

516
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Sum2/port1
/

517
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Cos2/port1
/

518
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Cos3/port1
/

519
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Sum3/port1
/

520
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Cos4/port1
/

521
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Sum5/port1
/

522
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Cos5/port1
/

523
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Product/port1
/

524
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Product1/port1
/

525
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Product2/port1
/

526
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Sum1/port1
/

527
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Gain/port1
/

528
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Product3/port1
/

529
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Product4/port1
/

530
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Product5/port1
/

531
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Sum4/port1
/

532
F64
1
SM_Master/Original Circuit/Control/Park_Transformation1/Gain1/port1
/

533
F64
1
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Continuous/Integrator/port1
/

535
F64
4
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/SinCos/Trigonometric Function1/port1
/

536
F64
4
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/SinCos/Trigonometric Function1/port2
/

537
F64
4
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A I/Product1/port1
/

538
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-A V/Product1/port1
/

539
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B I/Product1/port1
/

540
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-B V/Product1/port1
/

541
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C I/Product1/port1
/

542
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/Phase-C V/Product1/port1
/

543
F64
8
SM_Master/Original Circuit/Control/Power Measurement (Three-Phase)/Continuous/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Continuous/Data Type Conversion/port1
/

544
F64
4
SM_Master/Original Circuit/Control/SRF_PLL/Integrator/port1
/

545
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Gain/port1
/

546
F64
3
SM_Master/Original Circuit/Control/SRF_PLL/Gain5/port1
/

547
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Gain6/port1
/

548
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Sum1/port1
/

549
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Gain4/port1
/

550
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Cos/port1
/

551
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Product/port1
/

552
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Gain2/port1
/

553
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Gain3/port1
/

554
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Sum/port1
/

555
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Gain1/port1
/

556
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Cos1/port1
/

557
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Product1/port1
/

558
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Sum3/port1
/

559
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Gain7/port1
/

560
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Sum4/port1
/

561
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Sum5/port1
/

562
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Cos2/port1
/

563
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Cos3/port1
/

564
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Product2/port1
/

565
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Product3/port1
/

566
F64
1
SM_Master/Original Circuit/Control/SRF_PLL/Sum2/port1
/

567
F64
1
SM_Master/Original Circuit/Current Measurement/do not delete this gain/port1
/

568
F64
1
SM_Master/Original Circuit/Current Measurement1/do not delete this gain/port1
/

569
F64
1
SM_Master/Original Circuit/Current Measurement2/do not delete this gain/port1
/

570
F64
1
SM_Master/Original Circuit/Voltage Measurement1/do not delete this gain/port1
/

572
F64
1
SM_Master/Original Circuit/Voltage Measurement2/do not delete this gain/port1
/

573
F64
1
SM_Master/Original Circuit/Current Measurement6/do not delete this gain/port1
/

574
F64
1
SM_Master/data ready 2.5 kHz/port1
/

575
F64
1
SM_Master/send message 1/S-Function2/port1
/

576
F64
1
SM_Master/Circuit1/Control/SRF_PLL/Relational Operator/port1
/

577
Boolean
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Compare To Constant/Compare/port1
/

578
Boolean
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Compare To Constant1/Compare/port1
/

579
Boolean
1
SM_Master/Circuit1/Control/Power Measurement (Three-Phase)/Discrete/SinCos/Integrator with Wrapped State (Discrete or Continuous)/Discrete/Logical Operator/port1
/

580
Boolean
1
SM_Master/Original Circuit/Control/SRF_PLL/Relational Operator/port1
/

581
Boolean
1
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Discrete-Time Integrator/port1
/

582
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/-0.9__Tf/port1
/

583
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Add/port1
/

584
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Saturation1/port1
/

585
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Add1/port1
/

586
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/0.1__Tt/port1
/

587
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Saturation2/port1
/

588
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Add2/port1
/

589
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Unit Delay/port1
/

590
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Switch/port1
/

591
F64
6
SM_Master/Original Circuit/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Product/port1
/

592
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Discrete-Time Integrator/port1
/

593
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/-0.9__Tf/port1
/

594
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Add/port1
/

595
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Saturation1/port1
/

596
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Add1/port1
/

597
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/0.1__Tt/port1
/

598
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Saturation2/port1
/

599
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/y=f(t)/Add2/port1
/

600
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Unit Delay/port1
/

601
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Switch/port1
/

602
F64
6
SM_Master/Circuit1/ARTEMiS SSN IVIC/Model/ArtemisdiscreteIGBT/Tail/Product/port1
/

603
F64
6
