
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.078815                       # Number of seconds simulated
sim_ticks                                1078815113500                       # Number of ticks simulated
final_tick                               1078815113500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 435615                       # Simulator instruction rate (inst/s)
host_op_rate                                   636391                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              939896325                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655988                       # Number of bytes of host memory used
host_seconds                                  1147.80                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48134400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48198272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        63872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25367424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25367424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           752100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              753098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        396366                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396366                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           44617840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44677046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23514153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23514153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23514153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          44617840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68191199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      753098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396366                       # Number of write requests accepted
system.mem_ctrls.readBursts                    753098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396366                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48078720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  119552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25363776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48198272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25367424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1868                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    36                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27104                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1078781762500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                753098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396366                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  742613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       582923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.990047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.398823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.906906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       401962     68.96%     68.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118490     20.33%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26666      4.57%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9852      1.69%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12107      2.08%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2200      0.38%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1733      0.30%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1450      0.25%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8463      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       582923                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.780426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.934368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.847303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        22900     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.300026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.273141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7808     34.08%     34.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              627      2.74%     36.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14266     62.28%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              206      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22908                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  23988420500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             38073983000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3756150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31932.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50682.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   354596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  210020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     938508.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2049765480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1089476190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2641450140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1027828440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42025395360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          21615650580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1698856800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    131402942460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     50155789920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     150678476535                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           404398668525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            374.854469                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1026940006500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2640048250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17833922000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 608180919000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 130612540500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   31383905750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 288163778000                       # Time in different power states
system.mem_ctrls_1.actEnergy               2112304740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1122716595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2722332060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1040904540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42952272480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22149213900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1761688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    133807380870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     51074639520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     148727793630                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           407484984345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            377.715308                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1025586094000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2762134750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18228234000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 599179848500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 133007663250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   32201512750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 293435720250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2157630227                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2157630227                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2347433                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.248926                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293637012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.034017                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3724103500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.248926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          875                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186290333                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186290333                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    224233666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224233666                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69403346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69403346                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293637012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293637012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293637012                       # number of overall hits
system.cpu.dcache.overall_hits::total       293637012                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1696708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1696708                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       635365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       635365                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2332073                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2332073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2348457                       # number of overall misses
system.cpu.dcache.overall_misses::total       2348457                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  61434665000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  61434665000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  36092161000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36092161000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  97526826000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  97526826000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  97526826000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  97526826000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009072                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007879                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007934                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007934                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36208.154261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36208.154261                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56805.396898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56805.396898                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41819.799809                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41819.799809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41528.044158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41528.044158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       297552                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5183                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.409222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1056317                       # number of writebacks
system.cpu.dcache.writebacks::total           1056317                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1696708                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1696708                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       635365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       635365                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2332073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2332073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2348457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348457                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  59737957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59737957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  35456796000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35456796000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1402210491                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1402210491                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  95194753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  95194753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  96596963491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96596963491                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007879                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007879                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007934                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007934                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35208.154261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35208.154261                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55805.396898                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55805.396898                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85584.136414                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85584.136414                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40819.799809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40819.799809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 41132.098008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41132.098008                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               501                       # number of replacements
system.cpu.icache.tags.tagsinuse           473.257190                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396851                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1011                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          679917.755687                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   473.257190                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.924330                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924330                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749592459                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749592459                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396851                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396851                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396851                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396851                       # number of overall hits
system.cpu.icache.overall_hits::total       687396851                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1011                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1011                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1011                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1011                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1011                       # number of overall misses
system.cpu.icache.overall_misses::total          1011                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     96925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96925500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     96925500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96925500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     96925500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96925500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 95870.919881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95870.919881                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 95870.919881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95870.919881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 95870.919881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95870.919881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          501                       # number of writebacks
system.cpu.icache.writebacks::total               501                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1011                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1011                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1011                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1011                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1011                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1011                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     95914500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95914500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     95914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     95914500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95914500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 94870.919881                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94870.919881                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 94870.919881                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94870.919881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 94870.919881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94870.919881                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    770426                       # number of replacements
system.l2.tags.tagsinuse                 16328.086349                       # Cycle average of tags in use
system.l2.tags.total_refs                     3876444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    786810                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.926785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4864138000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      293.511824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.156302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16030.418222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.978419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996587                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16047                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5484211                       # Number of tag accesses
system.l2.tags.data_accesses                  5484211                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1056317                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1056317                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          501                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              501                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             322340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                322340                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1274017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1274017                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1596357                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1596370                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   13                       # number of overall hits
system.l2.overall_hits::cpu.data              1596357                       # number of overall hits
system.l2.overall_hits::total                 1596370                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           313025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              313025                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              998                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       439075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          439075                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 998                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              752100                       # number of demand (read+write) misses
system.l2.demand_misses::total                 753098                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                998                       # number of overall misses
system.l2.overall_misses::cpu.data             752100                       # number of overall misses
system.l2.overall_misses::total                753098                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  31119177500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31119177500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     94259500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94259500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  45193308500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45193308500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      94259500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   76312486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76406745500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     94259500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  76312486000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76406745500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1056317                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1056317                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          501                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          501                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         635365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            635365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1011                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1011                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1713092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1713092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1011                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2348457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2349468                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1011                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2348457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2349468                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.492670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492670                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.987141                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987141                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.256306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.256306                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.987141                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.320253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.320540                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.987141                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.320253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.320540                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99414.351889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99414.351889                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94448.396794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94448.396794                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 102928.448443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102928.448443                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94448.396794                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101465.876878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101456.577364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94448.396794                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101465.876878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101456.577364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               396366                       # number of writebacks
system.l2.writebacks::total                    396366                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        34147                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         34147                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       313025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         313025                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          998                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       439075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       439075                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         752100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            753098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        752100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           753098                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  27988927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27988927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     84279500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84279500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  40802558500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40802558500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     84279500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  68791486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68875765500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     84279500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  68791486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68875765500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.492670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.987141                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987141                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.256306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.256306                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.987141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.320253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.320540                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.987141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.320253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.320540                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89414.351889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89414.351889                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84448.396794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84448.396794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92928.448443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92928.448443                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84448.396794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91465.876878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91456.577364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84448.396794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91465.876878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91456.577364                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1489341                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       736243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             440073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       396366                       # Transaction distribution
system.membus.trans_dist::CleanEvict           339877                       # Transaction distribution
system.membus.trans_dist::ReadExReq            313025                       # Transaction distribution
system.membus.trans_dist::ReadExResp           313025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        440073                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2242439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2242439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2242439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73565696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73565696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73565696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            753098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  753098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              753098                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3082819000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4074629250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4697402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2347934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          68330                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        68330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1078815113500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1714103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1452683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          501                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1665176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           635365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          635365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1011                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1713092                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7044347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7046870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    217905536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              218002304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          770426                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25367424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3119894                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021902                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3051563     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  68331      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3119894                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3405519000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1516500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3522685500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
