<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p810" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_810{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_810{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_810{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_810{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_810{left:145px;bottom:761px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t6_810{left:408px;bottom:762px;letter-spacing:-0.25px;}
#t7_810{left:435px;bottom:761px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t8_810{left:145px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t9_810{left:145px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ta_810{left:145px;bottom:710px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_810{left:145px;bottom:695px;letter-spacing:-0.01px;}
#tc_810{left:235px;bottom:694px;}
#td_810{left:145px;bottom:666px;letter-spacing:-0.1px;word-spacing:-0.66px;}
#te_810{left:145px;bottom:649px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tf_810{left:145px;bottom:632px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#tg_810{left:145px;bottom:616px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_810{left:145px;bottom:588px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#ti_810{left:145px;bottom:571px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tj_810{left:145px;bottom:554px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tk_810{left:145px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_810{left:145px;bottom:510px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tm_810{left:145px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tn_810{left:145px;bottom:477px;letter-spacing:-0.12px;word-spacing:-0.98px;}
#to_810{left:145px;bottom:460px;letter-spacing:-0.12px;}
#tp_810{left:145px;bottom:432px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#tq_810{left:263px;bottom:432px;letter-spacing:-0.21px;word-spacing:-0.3px;}
#tr_810{left:347px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#ts_810{left:145px;bottom:415px;letter-spacing:-0.05px;word-spacing:-0.06px;}
#tt_810{left:169px;bottom:417px;letter-spacing:-0.01px;}
#tu_810{left:262px;bottom:415px;letter-spacing:-0.11px;}
#tv_810{left:145px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tw_810{left:145px;bottom:345px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_810{left:145px;bottom:328px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#ty_810{left:145px;bottom:312px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tz_810{left:145px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_810{left:145px;bottom:241px;letter-spacing:0.15px;word-spacing:-0.05px;}
#t11_810{left:145px;bottom:214px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t12_810{left:145px;bottom:197px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t13_810{left:414px;bottom:198px;letter-spacing:-0.22px;}
#t14_810{left:440px;bottom:197px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t15_810{left:145px;bottom:180px;letter-spacing:-0.11px;}
#t16_810{left:145px;bottom:153px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_810{left:148px;bottom:872px;letter-spacing:0.15px;}
#t18_810{left:167px;bottom:872px;letter-spacing:0.08px;}
#t19_810{left:167px;bottom:857px;letter-spacing:0.08px;}
#t1a_810{left:167px;bottom:842px;letter-spacing:0.08px;word-spacing:-0.19px;}
#t1b_810{left:167px;bottom:827px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1c_810{left:167px;bottom:811px;letter-spacing:0.07px;word-spacing:-0.41px;}
#t1d_810{left:167px;bottom:796px;letter-spacing:0.08px;word-spacing:0.02px;}

.s1_810{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_810{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_810{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_810{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_810{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_810{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_810{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_810{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_810{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts810" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg810Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg810" style="-webkit-user-select: none;"><object width="825" height="990" data="810/810.svg" type="image/svg+xml" id="pdf810" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_810" class="t s1_810">Caches and Write Buffers </span>
<span id="t2_810" class="t s2_810">B6-26 </span><span id="t3_810" class="t s1_810">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_810" class="t s2_810">ARM DDI 0100I </span>
<span id="t5_810" class="t s3_810">Each of the range operations is started using an </span><span id="t6_810" class="t v0_810 s4_810">MCRR </span><span id="t7_810" class="t s3_810">instruction. The data of the two registers is used to </span>
<span id="t8_810" class="t s3_810">specify the Block Start Address and the Block End address. All block operations are performed on the cache </span>
<span id="t9_810" class="t s3_810">(or SmartCache) lines that include the range of addresses between the Block Start Address and Block End </span>
<span id="ta_810" class="t s3_810">Address inclusive. If the Block Start Address is greater than the Block End Address the effect is </span>
<span id="tb_810" class="t s5_810">UNPREDICTABLE</span><span id="tc_810" class="t s3_810">. </span>
<span id="td_810" class="t s3_810">Only one block transfer at a time is supported. Attempting to start a second block transfer while a first block </span>
<span id="te_810" class="t s3_810">transfer is in progress causes the first block transfer to be abandoned and the second block transfer to be </span>
<span id="tf_810" class="t s3_810">started. The Block Transfer Status register indicates whether a block transfer is in progress. This can be used </span>
<span id="tg_810" class="t s3_810">to prevent waiting if it is not desired. It is expected that block transfers are stopped on a context switch. </span>
<span id="th_810" class="t s3_810">All block transfers are interruptible. When blocking transfers are interrupted, the R14 value that is captured </span>
<span id="ti_810" class="t s3_810">is the address of the instruction that launched the block operation + 4. This allows the standard return </span>
<span id="tj_810" class="t s3_810">mechanism for interrupts to restart the operation. </span>
<span id="tk_810" class="t s3_810">For performance reasons, it is expected that implementations allow following instructions to be executed </span>
<span id="tl_810" class="t s3_810">while a non-blocking Prefetch Range instruction is being executed. In such implementations, the R14 value </span>
<span id="tm_810" class="t s3_810">captured on an interrupt is determined by the execution state presented to the interrupt in following </span>
<span id="tn_810" class="t s3_810">instruction stream. However, implementations that treat a Prefetch Range instruction as a blocking operation </span>
<span id="to_810" class="t s3_810">must capture the R14 value as described in the previous paragraph. </span>
<span id="tp_810" class="t s3_810">If the FCSE PID (see </span><span id="tq_810" class="t s6_810">CP15 registers </span><span id="tr_810" class="t s3_810">on page B8-7) is changed while a prefetch range operation is running, </span>
<span id="ts_810" class="t s3_810">it is </span><span id="tt_810" class="t s5_810">UNPREDICTABLE </span><span id="tu_810" class="t s3_810">at which point this change is seen by the prefetch range. </span>
<span id="tv_810" class="t s7_810">Exception behavior </span>
<span id="tw_810" class="t s3_810">The blocking block transfers cause a data abort on a translation fault if a valid page table entry cannot be </span>
<span id="tx_810" class="t s3_810">fetched. The CP15 FAR indicates the address that caused the fault, and the CP15 FSR indicates the reason </span>
<span id="ty_810" class="t s3_810">for the fault. </span>
<span id="tz_810" class="t s3_810">Any fault on a prefetch range operation results in the operation failing without signaling an error. </span>
<span id="t10_810" class="t s7_810">Register encodings </span>
<span id="t11_810" class="t s3_810">Block operations are supported using CP15 register 7 instructions as shown in Table B6-9 on page B6-27. </span>
<span id="t12_810" class="t s3_810">These operations can only be performed using an </span><span id="t13_810" class="t v0_810 s4_810">MCRR </span><span id="t14_810" class="t s3_810">instruction. All other operations to these registers are </span>
<span id="t15_810" class="t s3_810">ignored. </span>
<span id="t16_810" class="t s3_810">The instruction format is as follows: </span>
<span id="t17_810" class="t s8_810">a. </span><span id="t18_810" class="t s8_810">The cache block transfer operations for cleaning and/or invalidating a range of addresses from the cache are </span>
<span id="t19_810" class="t s8_810">blocking operations. Following instructions must not be executed until this operation has completed. A </span>
<span id="t1a_810" class="t s8_810">non-blocking operation can permit following instructions to be executed before the operation is completed. In </span>
<span id="t1b_810" class="t s8_810">the event of an exception occurring a non-blocking operation does not signal an exception to the core. This </span>
<span id="t1c_810" class="t s8_810">allows implementations to retire following instructions while the non-blocking operation is executing, without </span>
<span id="t1d_810" class="t s8_810">the need to retain precise processor state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
