{
  "module_name": "mt8135-clk.h",
  "hash_id": "c2a572cf877401bf4e93bb6d4538182b128711ce7115f89dc01f7bf297ca5ec1",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt8135-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT8135_H\n#define _DT_BINDINGS_CLK_MT8135_H\n\n \n\n#define CLK_TOP_DSI0_LNTC_DSICLK\t1\n#define CLK_TOP_HDMITX_CLKDIG_CTS\t2\n#define CLK_TOP_CLKPH_MCK\t\t3\n#define CLK_TOP_CPUM_TCK_IN\t\t4\n#define CLK_TOP_MAINPLL_806M\t\t5\n#define CLK_TOP_MAINPLL_537P3M\t\t6\n#define CLK_TOP_MAINPLL_322P4M\t\t7\n#define CLK_TOP_MAINPLL_230P3M\t\t8\n#define CLK_TOP_UNIVPLL_624M\t\t9\n#define CLK_TOP_UNIVPLL_416M\t\t10\n#define CLK_TOP_UNIVPLL_249P6M\t\t11\n#define CLK_TOP_UNIVPLL_178P3M\t\t12\n#define CLK_TOP_UNIVPLL_48M\t\t13\n#define CLK_TOP_MMPLL_D2\t\t14\n#define CLK_TOP_MMPLL_D3\t\t15\n#define CLK_TOP_MMPLL_D5\t\t16\n#define CLK_TOP_MMPLL_D7\t\t17\n#define CLK_TOP_MMPLL_D4\t\t18\n#define CLK_TOP_MMPLL_D6\t\t19\n#define CLK_TOP_SYSPLL_D2\t\t20\n#define CLK_TOP_SYSPLL_D4\t\t21\n#define CLK_TOP_SYSPLL_D6\t\t22\n#define CLK_TOP_SYSPLL_D8\t\t23\n#define CLK_TOP_SYSPLL_D10\t\t24\n#define CLK_TOP_SYSPLL_D12\t\t25\n#define CLK_TOP_SYSPLL_D16\t\t26\n#define CLK_TOP_SYSPLL_D24\t\t27\n#define CLK_TOP_SYSPLL_D3\t\t28\n#define CLK_TOP_SYSPLL_D2P5\t\t29\n#define CLK_TOP_SYSPLL_D5\t\t30\n#define CLK_TOP_SYSPLL_D3P5\t\t31\n#define CLK_TOP_UNIVPLL1_D2\t\t32\n#define CLK_TOP_UNIVPLL1_D4\t\t33\n#define CLK_TOP_UNIVPLL1_D6\t\t34\n#define CLK_TOP_UNIVPLL1_D8\t\t35\n#define CLK_TOP_UNIVPLL1_D10\t\t36\n#define CLK_TOP_UNIVPLL2_D2\t\t37\n#define CLK_TOP_UNIVPLL2_D4\t\t38\n#define CLK_TOP_UNIVPLL2_D6\t\t39\n#define CLK_TOP_UNIVPLL2_D8\t\t40\n#define CLK_TOP_UNIVPLL_D3\t\t41\n#define CLK_TOP_UNIVPLL_D5\t\t42\n#define CLK_TOP_UNIVPLL_D7\t\t43\n#define CLK_TOP_UNIVPLL_D10\t\t44\n#define CLK_TOP_UNIVPLL_D26\t\t45\n#define CLK_TOP_APLL\t\t\t46\n#define CLK_TOP_APLL_D4\t\t\t47\n#define CLK_TOP_APLL_D8\t\t\t48\n#define CLK_TOP_APLL_D16\t\t49\n#define CLK_TOP_APLL_D24\t\t50\n#define CLK_TOP_LVDSPLL_D2\t\t51\n#define CLK_TOP_LVDSPLL_D4\t\t52\n#define CLK_TOP_LVDSPLL_D8\t\t53\n#define CLK_TOP_LVDSTX_CLKDIG_CT\t54\n#define CLK_TOP_VPLL_DPIX\t\t55\n#define CLK_TOP_TVHDMI_H\t\t56\n#define CLK_TOP_HDMITX_CLKDIG_D2\t57\n#define CLK_TOP_HDMITX_CLKDIG_D3\t58\n#define CLK_TOP_TVHDMI_D2\t\t59\n#define CLK_TOP_TVHDMI_D4\t\t60\n#define CLK_TOP_MEMPLL_MCK_D4\t\t61\n#define CLK_TOP_AXI_SEL\t\t\t62\n#define CLK_TOP_SMI_SEL\t\t\t63\n#define CLK_TOP_MFG_SEL\t\t\t64\n#define CLK_TOP_IRDA_SEL\t\t65\n#define CLK_TOP_CAM_SEL\t\t\t66\n#define CLK_TOP_AUD_INTBUS_SEL\t\t67\n#define CLK_TOP_JPG_SEL\t\t\t68\n#define CLK_TOP_DISP_SEL\t\t69\n#define CLK_TOP_MSDC30_1_SEL\t\t70\n#define CLK_TOP_MSDC30_2_SEL\t\t71\n#define CLK_TOP_MSDC30_3_SEL\t\t72\n#define CLK_TOP_MSDC30_4_SEL\t\t73\n#define CLK_TOP_USB20_SEL\t\t74\n#define CLK_TOP_VENC_SEL\t\t75\n#define CLK_TOP_SPI_SEL\t\t\t76\n#define CLK_TOP_UART_SEL\t\t77\n#define CLK_TOP_MEM_SEL\t\t\t78\n#define CLK_TOP_CAMTG_SEL\t\t79\n#define CLK_TOP_AUDIO_SEL\t\t80\n#define CLK_TOP_FIX_SEL\t\t\t81\n#define CLK_TOP_VDEC_SEL\t\t82\n#define CLK_TOP_DDRPHYCFG_SEL\t\t83\n#define CLK_TOP_DPILVDS_SEL\t\t84\n#define CLK_TOP_PMICSPI_SEL\t\t85\n#define CLK_TOP_MSDC30_0_SEL\t\t86\n#define CLK_TOP_SMI_MFG_AS_SEL\t\t87\n#define CLK_TOP_GCPU_SEL\t\t88\n#define CLK_TOP_DPI1_SEL\t\t89\n#define CLK_TOP_CCI_SEL\t\t\t90\n#define CLK_TOP_APLL_SEL\t\t91\n#define CLK_TOP_HDMIPLL_SEL\t\t92\n#define CLK_TOP_NR_CLK\t\t\t93\n\n \n\n#define CLK_APMIXED_ARMPLL1\t\t1\n#define CLK_APMIXED_ARMPLL2\t\t2\n#define CLK_APMIXED_MAINPLL\t\t3\n#define CLK_APMIXED_UNIVPLL\t\t4\n#define CLK_APMIXED_MMPLL\t\t5\n#define CLK_APMIXED_MSDCPLL\t\t6\n#define CLK_APMIXED_TVDPLL\t\t7\n#define CLK_APMIXED_LVDSPLL\t\t8\n#define CLK_APMIXED_AUDPLL\t\t9\n#define CLK_APMIXED_VDECPLL\t\t10\n#define CLK_APMIXED_NR_CLK\t\t11\n\n \n\n#define CLK_INFRA_PMIC_WRAP\t\t1\n#define CLK_INFRA_PMICSPI\t\t2\n#define CLK_INFRA_CCIF1_AP_CTRL\t\t3\n#define CLK_INFRA_CCIF0_AP_CTRL\t\t4\n#define CLK_INFRA_KP\t\t\t5\n#define CLK_INFRA_CPUM\t\t\t6\n#define CLK_INFRA_M4U\t\t\t7\n#define CLK_INFRA_MFGAXI\t\t8\n#define CLK_INFRA_DEVAPC\t\t9\n#define CLK_INFRA_AUDIO\t\t\t10\n#define CLK_INFRA_MFG_BUS\t\t11\n#define CLK_INFRA_SMI\t\t\t12\n#define CLK_INFRA_DBGCLK\t\t13\n#define CLK_INFRA_NR_CLK\t\t14\n\n \n\n#define CLK_PERI_I2C5\t\t\t1\n#define CLK_PERI_I2C4\t\t\t2\n#define CLK_PERI_I2C3\t\t\t3\n#define CLK_PERI_I2C2\t\t\t4\n#define CLK_PERI_I2C1\t\t\t5\n#define CLK_PERI_I2C0\t\t\t6\n#define CLK_PERI_UART3\t\t\t7\n#define CLK_PERI_UART2\t\t\t8\n#define CLK_PERI_UART1\t\t\t9\n#define CLK_PERI_UART0\t\t\t10\n#define CLK_PERI_IRDA\t\t\t11\n#define CLK_PERI_NLI\t\t\t12\n#define CLK_PERI_MD_HIF\t\t\t13\n#define CLK_PERI_AP_HIF\t\t\t14\n#define CLK_PERI_MSDC30_3\t\t15\n#define CLK_PERI_MSDC30_2\t\t16\n#define CLK_PERI_MSDC30_1\t\t17\n#define CLK_PERI_MSDC20_2\t\t18\n#define CLK_PERI_MSDC20_1\t\t19\n#define CLK_PERI_AP_DMA\t\t\t20\n#define CLK_PERI_USB1\t\t\t21\n#define CLK_PERI_USB0\t\t\t22\n#define CLK_PERI_PWM\t\t\t23\n#define CLK_PERI_PWM7\t\t\t24\n#define CLK_PERI_PWM6\t\t\t25\n#define CLK_PERI_PWM5\t\t\t26\n#define CLK_PERI_PWM4\t\t\t27\n#define CLK_PERI_PWM3\t\t\t28\n#define CLK_PERI_PWM2\t\t\t29\n#define CLK_PERI_PWM1\t\t\t30\n#define CLK_PERI_THERM\t\t\t31\n#define CLK_PERI_NFI\t\t\t32\n#define CLK_PERI_USBSLV\t\t\t33\n#define CLK_PERI_USB1_MCU\t\t34\n#define CLK_PERI_USB0_MCU\t\t35\n#define CLK_PERI_GCPU\t\t\t36\n#define CLK_PERI_FHCTL\t\t\t37\n#define CLK_PERI_SPI1\t\t\t38\n#define CLK_PERI_AUXADC\t\t\t39\n#define CLK_PERI_PERI_PWRAP\t\t40\n#define CLK_PERI_I2C6\t\t\t41\n#define CLK_PERI_UART0_SEL\t\t42\n#define CLK_PERI_UART1_SEL\t\t43\n#define CLK_PERI_UART2_SEL\t\t44\n#define CLK_PERI_UART3_SEL\t\t45\n#define CLK_PERI_NR_CLK\t\t\t46\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}