<stg><name>kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %iy = alloca i32 1

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ix_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ix_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten59"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 1, i4 %ix_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 1, i4 %iy

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 0, i64 %w_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc71:0 %indvar_flatten59_load = load i8 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="indvar_flatten59_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
for.inc71:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc71:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc71:3 %icmp_ln88 = icmp_eq  i8 %indvar_flatten59_load, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc71:4 %add_ln88 = add i8 %indvar_flatten59_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc71:5 %br_ln88 = br i1 %icmp_ln88, void %for.inc74, void %for.inc102.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc74:1 %iy_load = load i4 %iy

]]></Node>
<StgValue><ssdm name="iy_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc74:2 %ix_1_load = load i4 %ix_1

]]></Node>
<StgValue><ssdm name="ix_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc74:5 %icmp_ln90 = icmp_eq  i4 %iy_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc74:6 %select_ln86 = select i1 %icmp_ln90, i4 1, i4 %iy_load

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc74:8 %add_ln88_1 = add i4 %ix_1_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc74:9 %select_ln88 = select i1 %icmp_ln90, i4 %add_ln88_1, i4 %ix_1_load

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc74:11 %add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln86, i4 %select_ln88

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
for.inc74:12 %zext_ln92 = zext i8 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74:13 %vp_addr = getelementptr i64 %vp, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="vp_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
for.inc74:14 %dc = load i8 %vp_addr

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc74:15 %shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %select_ln86, i4 %select_ln88, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
for.inc74:16 %zext_ln92_1 = zext i11 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc74:17 %add_ln92 = add i64 %zext_ln92_1, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc74:19 %trunc_ln8 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln92, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc74:29 %add_ln90 = add i4 %select_ln86, i4 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc74:30 %store_ln90 = store i8 %add_ln88, i8 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc74:31 %store_ln90 = store i4 %select_ln88, i4 %ix_1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc74:32 %store_ln90 = store i4 %add_ln90, i4 %iy

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc74:0 %w_2_load_1 = load i64 %w_2

]]></Node>
<StgValue><ssdm name="w_2_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
for.inc74:14 %dc = load i8 %vp_addr

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
for.inc74:18 %data = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="61">
<![CDATA[
for.inc74:20 %sext_ln92 = sext i61 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc74:21 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln92

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc74:22 %gmem0_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_8_req"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="63" op_0_bw="64">
<![CDATA[
for.inc74:25 %trunc_ln508 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc74:26 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
for.inc74:27 %bitcast_ln526 = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln526"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc74:28 %w = dadd i64 %w_2_load_1, i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
for.inc74:23 %write_ln92 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr, i64 %data, i8 255

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc74:28 %w = dadd i64 %w_2_load_1, i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc74:24 %gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_8_resp"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc74:28 %w = dadd i64 %w_2_load_1, i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc102.preheader.exitStub:0 %w_2_load = load i64 %w_2

]]></Node>
<StgValue><ssdm name="w_2_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc102.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_3_out, i64 %w_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
for.inc102.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="60" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc74:24 %gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_8_resp"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc74:28 %w = dadd i64 %w_2_load_1, i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="62" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc74:24 %gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_8_resp"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc74:28 %w = dadd i64 %w_2_load_1, i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc74:33 %store_ln90 = store i64 %w, i64 %w_2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="65" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc74:24 %gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc74:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_4_VITIS_LOOP_90_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc74:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc74:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc74:10 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc74:24 %gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_8_resp"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
for.inc74:34 %br_ln90 = br void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="gmem0" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="97" name="vp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="v" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v"/></StgValue>
</port>
<port id="99" name="w_3_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_3_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="101" from="StgValue_100" to="w_2" fromId="100" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_100" to="iy" fromId="100" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_100" to="ix_1" fromId="100" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_100" to="indvar_flatten59" fromId="100" toId="14">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="105" toId="15">
</dataflow>
<dataflow id="107" from="gmem0" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="109" from="empty" to="specinterface_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="112" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="15">
</dataflow>
<dataflow id="119" from="empty_1" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="121" from="empty_2" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i64" to="v_read" fromId="133" toId="16">
</dataflow>
<dataflow id="135" from="v" to="v_read" fromId="98" toId="16">
</dataflow>
<dataflow id="137" from="StgValue_136" to="store_ln0" fromId="136" toId="17">
</dataflow>
<dataflow id="138" from="indvar_flatten59" to="store_ln0" fromId="14" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_139" to="store_ln0" fromId="139" toId="18">
</dataflow>
<dataflow id="141" from="ix_1" to="store_ln0" fromId="13" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_139" to="store_ln0" fromId="139" toId="19">
</dataflow>
<dataflow id="143" from="iy" to="store_ln0" fromId="12" toId="19">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln0" fromId="144" toId="20">
</dataflow>
<dataflow id="146" from="w_2" to="store_ln0" fromId="11" toId="20">
</dataflow>
<dataflow id="147" from="indvar_flatten59" to="indvar_flatten59_load" fromId="14" toId="22">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="148" toId="23">
</dataflow>
<dataflow id="150" from="gmem0" to="specbitsmap_ln0" fromId="96" toId="23">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="151" toId="24">
</dataflow>
<dataflow id="153" from="StgValue_130" to="specpipeline_ln0" fromId="130" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_110" to="specpipeline_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="155" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="24">
</dataflow>
<dataflow id="156" from="StgValue_110" to="specpipeline_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="158" from="p_str" to="specpipeline_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="159" from="indvar_flatten59_load" to="icmp_ln88" fromId="22" toId="25">
</dataflow>
<dataflow id="161" from="StgValue_160" to="icmp_ln88" fromId="160" toId="25">
</dataflow>
<dataflow id="162" from="indvar_flatten59_load" to="add_ln88" fromId="22" toId="26">
</dataflow>
<dataflow id="164" from="StgValue_163" to="add_ln88" fromId="163" toId="26">
</dataflow>
<dataflow id="165" from="icmp_ln88" to="br_ln88" fromId="25" toId="27">
</dataflow>
<dataflow id="166" from="iy" to="iy_load" fromId="12" toId="28">
</dataflow>
<dataflow id="167" from="ix_1" to="ix_1_load" fromId="13" toId="29">
</dataflow>
<dataflow id="168" from="iy_load" to="icmp_ln90" fromId="28" toId="30">
</dataflow>
<dataflow id="170" from="StgValue_169" to="icmp_ln90" fromId="169" toId="30">
</dataflow>
<dataflow id="171" from="icmp_ln90" to="select_ln86" fromId="30" toId="31">
</dataflow>
<dataflow id="172" from="StgValue_139" to="select_ln86" fromId="139" toId="31">
</dataflow>
<dataflow id="173" from="iy_load" to="select_ln86" fromId="28" toId="31">
</dataflow>
<dataflow id="174" from="ix_1_load" to="add_ln88_1" fromId="29" toId="32">
</dataflow>
<dataflow id="175" from="StgValue_139" to="add_ln88_1" fromId="139" toId="32">
</dataflow>
<dataflow id="176" from="icmp_ln90" to="select_ln88" fromId="30" toId="33">
</dataflow>
<dataflow id="177" from="add_ln88_1" to="select_ln88" fromId="32" toId="33">
</dataflow>
<dataflow id="178" from="ix_1_load" to="select_ln88" fromId="29" toId="33">
</dataflow>
<dataflow id="180" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="add_ln" fromId="179" toId="34">
</dataflow>
<dataflow id="181" from="select_ln86" to="add_ln" fromId="31" toId="34">
</dataflow>
<dataflow id="182" from="select_ln88" to="add_ln" fromId="33" toId="34">
</dataflow>
<dataflow id="183" from="add_ln" to="zext_ln92" fromId="34" toId="35">
</dataflow>
<dataflow id="184" from="vp" to="vp_addr" fromId="97" toId="36">
</dataflow>
<dataflow id="186" from="StgValue_185" to="vp_addr" fromId="185" toId="36">
</dataflow>
<dataflow id="187" from="zext_ln92" to="vp_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="188" from="vp_addr" to="dc" fromId="36" toId="37">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i11.i4.i4.i3" to="shl_ln2" fromId="189" toId="38">
</dataflow>
<dataflow id="191" from="select_ln86" to="shl_ln2" fromId="31" toId="38">
</dataflow>
<dataflow id="192" from="select_ln88" to="shl_ln2" fromId="33" toId="38">
</dataflow>
<dataflow id="194" from="StgValue_193" to="shl_ln2" fromId="193" toId="38">
</dataflow>
<dataflow id="195" from="shl_ln2" to="zext_ln92_1" fromId="38" toId="39">
</dataflow>
<dataflow id="196" from="zext_ln92_1" to="add_ln92" fromId="39" toId="40">
</dataflow>
<dataflow id="197" from="v_read" to="add_ln92" fromId="16" toId="40">
</dataflow>
<dataflow id="199" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln8" fromId="198" toId="41">
</dataflow>
<dataflow id="200" from="add_ln92" to="trunc_ln8" fromId="40" toId="41">
</dataflow>
<dataflow id="202" from="StgValue_201" to="trunc_ln8" fromId="201" toId="41">
</dataflow>
<dataflow id="204" from="StgValue_203" to="trunc_ln8" fromId="203" toId="41">
</dataflow>
<dataflow id="205" from="select_ln86" to="add_ln90" fromId="31" toId="42">
</dataflow>
<dataflow id="206" from="StgValue_139" to="add_ln90" fromId="139" toId="42">
</dataflow>
<dataflow id="207" from="add_ln88" to="store_ln90" fromId="26" toId="43">
</dataflow>
<dataflow id="208" from="indvar_flatten59" to="store_ln90" fromId="14" toId="43">
</dataflow>
<dataflow id="209" from="select_ln88" to="store_ln90" fromId="33" toId="44">
</dataflow>
<dataflow id="210" from="ix_1" to="store_ln90" fromId="13" toId="44">
</dataflow>
<dataflow id="211" from="add_ln90" to="store_ln90" fromId="42" toId="45">
</dataflow>
<dataflow id="212" from="iy" to="store_ln90" fromId="12" toId="45">
</dataflow>
<dataflow id="213" from="w_2" to="w_2_load_1" fromId="11" toId="46">
</dataflow>
<dataflow id="214" from="vp_addr" to="dc" fromId="36" toId="47">
</dataflow>
<dataflow id="215" from="dc" to="data" fromId="47" toId="48">
</dataflow>
<dataflow id="216" from="trunc_ln8" to="sext_ln92" fromId="41" toId="49">
</dataflow>
<dataflow id="217" from="gmem0" to="gmem0_addr" fromId="96" toId="50">
</dataflow>
<dataflow id="218" from="sext_ln92" to="gmem0_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="220" from="_ssdm_op_WriteReq.m_axi.i64P1A" to="gmem0_addr_8_req" fromId="219" toId="51">
</dataflow>
<dataflow id="221" from="gmem0_addr" to="gmem0_addr_8_req" fromId="50" toId="51">
</dataflow>
<dataflow id="222" from="StgValue_100" to="gmem0_addr_8_req" fromId="100" toId="51">
</dataflow>
<dataflow id="223" from="data" to="trunc_ln508" fromId="48" toId="52">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="t" fromId="224" toId="53">
</dataflow>
<dataflow id="227" from="StgValue_226" to="t" fromId="226" toId="53">
</dataflow>
<dataflow id="228" from="trunc_ln508" to="t" fromId="52" toId="53">
</dataflow>
<dataflow id="229" from="t" to="bitcast_ln526" fromId="53" toId="54">
</dataflow>
<dataflow id="230" from="w_2_load_1" to="w" fromId="46" toId="55">
</dataflow>
<dataflow id="231" from="bitcast_ln526" to="w" fromId="54" toId="55">
</dataflow>
<dataflow id="233" from="_ssdm_op_Write.m_axi.i64P1A" to="write_ln92" fromId="232" toId="56">
</dataflow>
<dataflow id="234" from="gmem0_addr" to="write_ln92" fromId="50" toId="56">
</dataflow>
<dataflow id="235" from="data" to="write_ln92" fromId="48" toId="56">
</dataflow>
<dataflow id="237" from="StgValue_236" to="write_ln92" fromId="236" toId="56">
</dataflow>
<dataflow id="238" from="w_2_load_1" to="w" fromId="46" toId="57">
</dataflow>
<dataflow id="239" from="bitcast_ln526" to="w" fromId="54" toId="57">
</dataflow>
<dataflow id="241" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_8_resp" fromId="240" toId="58">
</dataflow>
<dataflow id="242" from="gmem0_addr" to="gmem0_addr_8_resp" fromId="50" toId="58">
</dataflow>
<dataflow id="243" from="w_2_load_1" to="w" fromId="46" toId="59">
</dataflow>
<dataflow id="244" from="bitcast_ln526" to="w" fromId="54" toId="59">
</dataflow>
<dataflow id="245" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_8_resp" fromId="240" toId="60">
</dataflow>
<dataflow id="246" from="gmem0_addr" to="gmem0_addr_8_resp" fromId="50" toId="60">
</dataflow>
<dataflow id="247" from="w_2_load_1" to="w" fromId="46" toId="61">
</dataflow>
<dataflow id="248" from="bitcast_ln526" to="w" fromId="54" toId="61">
</dataflow>
<dataflow id="249" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_8_resp" fromId="240" toId="62">
</dataflow>
<dataflow id="250" from="gmem0_addr" to="gmem0_addr_8_resp" fromId="50" toId="62">
</dataflow>
<dataflow id="251" from="w_2_load_1" to="w" fromId="46" toId="63">
</dataflow>
<dataflow id="252" from="bitcast_ln526" to="w" fromId="54" toId="63">
</dataflow>
<dataflow id="253" from="w" to="store_ln90" fromId="63" toId="64">
</dataflow>
<dataflow id="254" from="w_2" to="store_ln90" fromId="11" toId="64">
</dataflow>
<dataflow id="255" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_8_resp" fromId="240" toId="65">
</dataflow>
<dataflow id="256" from="gmem0_addr" to="gmem0_addr_8_resp" fromId="50" toId="65">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="257" toId="66">
</dataflow>
<dataflow id="260" from="VITIS_LOOP_88_4_VITIS_LOOP_90_5_str" to="specloopname_ln0" fromId="259" toId="66">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="261" toId="67">
</dataflow>
<dataflow id="264" from="StgValue_263" to="speclooptripcount_ln0" fromId="263" toId="67">
</dataflow>
<dataflow id="265" from="StgValue_263" to="speclooptripcount_ln0" fromId="263" toId="67">
</dataflow>
<dataflow id="266" from="StgValue_263" to="speclooptripcount_ln0" fromId="263" toId="67">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="151" toId="68">
</dataflow>
<dataflow id="268" from="StgValue_130" to="specpipeline_ln0" fromId="130" toId="68">
</dataflow>
<dataflow id="269" from="StgValue_110" to="specpipeline_ln0" fromId="110" toId="68">
</dataflow>
<dataflow id="270" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="68">
</dataflow>
<dataflow id="271" from="StgValue_110" to="specpipeline_ln0" fromId="110" toId="68">
</dataflow>
<dataflow id="272" from="p_str" to="specpipeline_ln0" fromId="157" toId="68">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopName" to="specloopname_ln90" fromId="257" toId="69">
</dataflow>
<dataflow id="275" from="empty_13" to="specloopname_ln90" fromId="274" toId="69">
</dataflow>
<dataflow id="276" from="_ssdm_op_WriteResp.m_axi.i64P1A" to="gmem0_addr_8_resp" fromId="240" toId="70">
</dataflow>
<dataflow id="277" from="gmem0_addr" to="gmem0_addr_8_resp" fromId="50" toId="70">
</dataflow>
<dataflow id="278" from="w_2" to="w_2_load" fromId="11" toId="72">
</dataflow>
<dataflow id="280" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="279" toId="73">
</dataflow>
<dataflow id="281" from="w_3_out" to="write_ln0" fromId="99" toId="73">
</dataflow>
<dataflow id="282" from="w_2_load" to="write_ln0" fromId="72" toId="73">
</dataflow>
<dataflow id="283" from="icmp_ln88" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="284" from="icmp_ln88" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="285" from="icmp_ln88" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="286" from="icmp_ln88" to="StgValue_5" fromId="25" toId="5">
</dataflow>
</dataflows>


</stg>
