invalid trace: segment 0: step 1's mem port (op Write, offset ByteOffset(0), width W8) has tainted [Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0)] expected [Label(1), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)] ([Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0)])
invalid trace: cycle 0 sets tainted label of reg 0 to [Label(2), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)] (expected [Label(1), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)])
invalid trace: cycle 1 sets tainted label of reg 0 to [Label(2), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)] (expected [Label(1), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)])
invalid trace: cycle 2 sets tainted label of reg 0 to [Label(2), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)] (expected [Label(1), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)])
invalid trace: cycle 2 sets tainted label of reg 1 to [Label(1), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)] (expected [Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0)])
invalid trace: cycle 3 sets tainted label of reg 0 to [Label(2), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)] (expected [Label(1), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)])
invalid trace: cycle 3 sets tainted label of reg 1 to [Label(1), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3), Label(3)] (expected [Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0), Label(0)])
internal evaluator: 141 asserts passed, 7 failed; found 0 bugs; overall status: BAD
