{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/vgatherpf0dps:vgatherpf0qps:vgatherpf0dpd:vgatherpf0qpd",
    "result": {"pageContext":{"op":{"id":"vgatherpf0dps:vgatherpf0qps:vgatherpf0dpd:vgatherpf0qpd","variants":["VGATHERPF0DPS","VGATHERPF0QPS","VGATHERPF0DPD","VGATHERPF0QPD"],"variant_descriptions":{"VGATHERPF0DPS":"Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T0 hint.","VGATHERPF0QPS":"Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T0 hint.","VGATHERPF0DPD":"Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T0 hint.","VGATHERPF0QPD":"Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T0 hint."},"text":"<p>The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.</p><p>Lines prefetched are loaded into to a location in the cache hierarchy specified by a locality hint (T0):</p><p>[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.</p><p>[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.</p>","href":"https://www.felixcloutier.com/x86/VGATHERPF0DPS%3AVGATHERPF0QPS%3AVGATHERPF0DPD%3AVGATHERPF0QPD.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}