C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu_tb.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/shifter.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/alu.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module Dec
-- Compiling module flip

Top level modules:
	regfile

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab6_top
-- Compiling module input_iface
-- Compiling module vDFF
-- Compiling module sseg

Top level modules:
	lab6_top

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/alu_tb.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/alu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_tb

Top level modules:
	ALU_tb

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath
-- Compiling module mux
-- Compiling module vDFFE

Top level modules:
	datapath

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_autograder_check.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_autograder_check.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab6_check

Top level modules:
	lab6_check

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu
-- Compiling module state_machine
-- Compiling module instruction_decode
-- Compiling module vDFF_states

Top level modules:
	cpu

} {} {}}
