Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P3/quartus/unsaved.qsys --block-symbol-file --output-directory=/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P3/quartus/unsaved --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading quartus/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 15.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved.nios2_gen2_0.data_master: Master needs a minimum address width of 3 bits (has 1)
Warning: unsaved.video_vga_controller_0: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz.
Info: unsaved.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P3/quartus/unsaved.qsys --synthesis=VERILOG --output-directory=/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P3/quartus/unsaved/synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading quartus/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 15.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved.nios2_gen2_0.data_master: Master needs a minimum address width of 3 bits (has 1)
Warning: unsaved.video_vga_controller_0: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz.
Info: unsaved.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Error: Cannot find clock for video_vga_controller_0.clk. If video_vga_controller_0.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL.
Error: Generation stopped, 8 or more modules remaining
Info: unsaved: Done "unsaved" with 8 modules, 1 files
Error: ip-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
