
<EDKSYSTEM ARCH="virtex2p" EDKVERSION="9.1.02" PART="xc2vp30ff896-7" SRC="D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/system.xmp" TIMESTAMP="Tue Nov 29 18:58:57 2011&#xA;">

  <MODULES>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_0" INTERRUPT_CNTLR="opb_intc_0" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
      <PARAMETER NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
      <PARAMETER NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
      <PARAMETER NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
      <PARAMETER NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
      <PARAMETER NAME="C_DETERMINISTIC_MULT" VALUE="0"/>
      <PARAMETER NAME="C_MMU_ENABLE" VALUE="1"/>
      <PARAMETER NAME="C_DCR_RESYNC" VALUE="0"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="jtagppc_0_0" BUSSTD="XIL" NAME="JTAGPPC" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="1" BUSNAME="plb" BUSSTD="PLB" NAME="IPLB" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="1" BUSNAME="plb" BUSSTD="PLB" NAME="DPLB" ORIENTED="WEST"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLBCLK" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="C405RSTCHIPRESETREQ" SIGNAME="C405RSTCHIPRESETREQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="C405RSTCORERESETREQ" SIGNAME="C405RSTCORERESETREQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="C405RSTSYSRESETREQ" SIGNAME="C405RSTSYSRESETREQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETCHIP" SIGNAME="RSTC405RESETCHIP"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETCORE" SIGNAME="RSTC405RESETCORE"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETSYS" SIGNAME="RSTC405RESETSYS"/>
      <PORT DIR="I" INMHS="TRUE" NAME="EICC405EXTINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="EICC405EXTINPUTIRQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CPMC405CLOCK" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="C405CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSRCE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSREE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERIRQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405XXXMACHINECHECK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CORECLKINACTIVE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405JTAGCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERTICK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBCPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBTIMEREN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCPPCRST" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DCRCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBICUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405ICUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRITETHRU" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405DCUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRDBUSOUT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRREAD" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405ACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405DBUSIN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EICC405CRITINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGCAPTUREDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGEXTEST" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGPGMOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGSHIFTDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGTDO" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGTDOEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGUPDATEDR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBJTAGEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405BNDSCANTDO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405TCK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TDI" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TMS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TRSTNEG" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DBGMSRWE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGSTOPACK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBCOMPLETE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBFULL" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBIAR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405DEBUGHALT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405EXTBUSHOLDACK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCCYCLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCEVENEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCODDEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRACESTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTTYPE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRACEDISABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRIGGEREVENTIN" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="DCR" NAME="MDCR"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_DATA="TRUE" NAME="DSOCM"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_INSTRUCTION="TRUE" NAME="ISOCM"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_1" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
      <PARAMETER NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
      <PARAMETER NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
      <PARAMETER NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
      <PARAMETER NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
      <PARAMETER NAME="C_DETERMINISTIC_MULT" VALUE="0"/>
      <PARAMETER NAME="C_MMU_ENABLE" VALUE="1"/>
      <PARAMETER NAME="C_DCR_RESYNC" VALUE="0"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc_0_1" BUSSTD="XIL" NAME="JTAGPPC" ORIENTED="WEST"/>
      <PORT DIR="O" NAME="C405CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSRCE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSREE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERIRQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405XXXMACHINECHECK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CLOCK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CORECLKINACTIVE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405JTAGCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERTICK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBCPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBTIMEREN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCPPCRST" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCHIPRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCORERESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTSYSRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETCHIP" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETCORE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETSYS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBICUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405ICUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRITETHRU" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405DCUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRDBUSOUT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRREAD" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405ACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405DBUSIN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EICC405CRITINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="EICC405EXTINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGCAPTUREDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGEXTEST" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGPGMOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGSHIFTDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGTDO" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGTDOEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGUPDATEDR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBJTAGEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405BNDSCANTDO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405TCK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TDI" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TMS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TRSTNEG" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DBGMSRWE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGSTOPACK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBCOMPLETE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBFULL" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBIAR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405DEBUGHALT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405EXTBUSHOLDACK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCCYCLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCEVENEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCODDEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRACESTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTTYPE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRACEDISABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRIGGEREVENTIN" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="DCR" NAME="MDCR"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="PLB" NAME="DPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="PLB" NAME="IPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_DATA="TRUE" NAME="DSOCM"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_INSTRUCTION="TRUE" NAME="ISOCM"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" HWVERSION="2.00.a" INSTANCE="jtagppc_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="jtagppc_cntlr">
      <DESCRIPTION TYPE="SHORT">PowerPC JTAG Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">JTAGPPC wrapper allows the PowerPC to connect to the JTAG chain of the FPGA.</DESCRIPTION>
      <PARAMETER NAME="C_DEVICE" VALUE="X2VP4"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc_0_0" BUSSTD="XIL" NAME="JTAGPPC0" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="jtagppc_0_1" BUSSTD="XIL" NAME="JTAGPPC1" ORIENTED="WEST"/>
      <PORT DIR="I" NAME="TRSTNEG" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="HALTNEG0" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DBGC405DEBUGHALT0" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="HALTNEG1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DBGC405DEBUGHALT1" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="C405JTGTDO0" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDOEN0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TCK0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TDI0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TMS0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TRSTNEG0" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDO1" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDOEN1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TCK1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TDI1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TMS1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TRSTNEG1" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v1_00_a/doc/proc_sys_reset.pdf" GROUP="L" HWVERSION="1.00.a" INSTANCE="reset_block" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
      <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
      <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Ext_Reset_In" SIGNAME="sys_rst_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Chip_Reset_Req" SIGNAME="C405RSTCHIPRESETREQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Core_Reset_Req" SIGNAME="C405RSTCORERESETREQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="System_Reset_Req" SIGNAME="C405RSTSYSRESETREQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Rstc405resetchip" SIGNAME="RSTC405RESETCHIP"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Rstc405resetcore" SIGNAME="RSTC405RESETCORE"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Rstc405resetsys" SIGNAME="RSTC405RESETSYS"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Bus_Struct_Reset" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Dcm_locked" SIGNAME="dcm_1_lock"/>
      <PORT DIR="I" NAME="Aux_Reset_In" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Peripheral_Reset" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE BUSINDEX="0" BUSSTD="PLB" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/doc/plb_v34.pdf" HWVERSION="1.02.a" INSTANCE="plb" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="plb_v34">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 3.4</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_PLB_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_INTFCE" VALUE="0"/>
      <PARAMETER NAME="C_BASEADDR" VALUE="0b1111111111"/>
      <PARAMETER NAME="C_HIGHADDR" VALUE="0b0000000000"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_OPBCLK_PLB2OPB_REARB" VALUE="100"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="PLB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_dcrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_priority" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MAddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MWrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MWrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MSSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SaddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SMErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SMBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Srearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Sssize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Swait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB2OPB_rearb" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ArbAddrVldReg" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Bus_Error_Det" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="DCR" NAME="SDCR"/>
    </MODULE>
    <MODULE BUSINDEX="1" BUSSTD="OPB" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" HWVERSION="1.10.c" INSTANCE="opb" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="opb_v20">
      <DESCRIPTION TYPE="SHORT">On-chip Peripheral Bus (OPB) 2.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">OPB_V20 On-Chip Peripheral Bus V2.0 with OPB Arbiter (OPB_V20)</DESCRIPTION>
      <PARAMETER NAME="C_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_USE_LUT_OR" VALUE="1"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_DYNAM_PRIORITY" VALUE="0"/>
      <PARAMETER NAME="C_PARK" VALUE="0"/>
      <PARAMETER NAME="C_PROC_INTRFCE" VALUE="0"/>
      <PARAMETER NAME="C_REG_GRANTS" VALUE="1"/>
      <PARAMETER NAME="C_DEV_BLK_ID" VALUE="0"/>
      <PARAMETER NAME="C_DEV_MIR_ENABLE" VALUE="0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Debug_SYS_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="WDT_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_MRequest" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_MGrant" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/plb2opb_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/doc/plb2opb_bridge.pdf" HWVERSION="1.01.a" INSTANCE="plb2opb" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="BUS_BRIDGE" MODTYPE="plb2opb_bridge">
      <DESCRIPTION TYPE="SHORT">PLB to OPB Bridge</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Processor Local Bus (PLB) to On-chip Peripheral Bus(OPB) Bridge</DESCRIPTION>
      <PARAMETER NAME="C_NO_PLB_BURST" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_INTFCE" VALUE="0"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <PARAMETER NAME="C_NUM_ADDR_RNG" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG0_BASEADDR" VALUE="0x40000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG0_HIGHADDR" VALUE="0x7fffffff"/>
      <PARAMETER NAME="C_RNG1_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_RNG1_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_RNG2_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_RNG2_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_RNG3_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_DCR_BASEADDR" VALUE="0b1111111111"/>
      <PARAMETER NAME="C_DCR_HIGHADDR" VALUE="0b0000000000"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <PARAMETER NAME="C_BGI_TRANSABORT_CNT" VALUE="31"/>
      <PARAMETER NAME="C_CLK_ASYNC" VALUE="1"/>
      <PARAMETER NAME="C_HIGH_SPEED" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_BGI_TRANSABORT" VALUE="1"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" NAME="SPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="opb" BUSSTD="OPB" NAME="MOPB"/>
      <PORT DIR="I" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Bus_Error_Det" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="BGI_Trans_Abort" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="BGO_dcrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB2OPB_rearb" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_request" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_select" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_MnGrant" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="DCR" NAME="SDCR"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_02_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" GROUP="F" HWVERSION="1.00.b" INSTANCE="RS232_Uart_1" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_uartlite">
      <DESCRIPTION TYPE="SHORT">OPB UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x40600000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4060ffff"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK_FREQ" VALUE="100000000"/>
      <PARAMETER NAME="C_BAUDRATE" VALUE="9600"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_USE_PARITY" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_ODD_PARITY" VALUE="0"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RX" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TX" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/sysace_v1_01_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/doc/opb_sysace.pdf" GROUP="G" HWVERSION="1.00.c" INSTANCE="SysACE_CompactFlash" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_sysace">
      <DESCRIPTION TYPE="SHORT">OPB System ACE Interface Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Interface between the OPB and the Microprocessor Interface (MPU) of the System ACE Compact Flash solution peripheral</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x41800000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4180ffff"/>
      <PARAMETER NAME="C_MEM_WIDTH" VALUE="16"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SysACE_CLK" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CLK"/>
      <PORT DIR="O" INMHS="TRUE" NAME="SysACE_MPA" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPA"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="SysACE_MPD" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPD"/>
      <PORT DIR="O" INMHS="TRUE" NAME="SysACE_CEN" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CEN"/>
      <PORT DIR="O" INMHS="TRUE" NAME="SysACE_OEN" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_OEN"/>
      <PORT DIR="O" INMHS="TRUE" NAME="SysACE_WEN" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_WEN"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SysACE_MPIRQ" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPIRQ"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="SysACE_MPD_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="SysACE_MPD_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="SysACE_MPD_T" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="SysACE_IRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" GROUP="D" HWVERSION="3.01.b" INSTANCE="LEDs_4Bit" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_gpio">
      <DESCRIPTION TYPE="SHORT">OPB General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x40020000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4002ffff"/>
      <PARAMETER NAME="C_USER_ID_CODE" VALUE="3"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_GPIO_WIDTH" VALUE="4"/>
      <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
      <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_IS_BIDIR" VALUE="0"/>
      <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
      <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
      <PARAMETER NAME="C_IS_BIDIR_2" VALUE="1"/>
      <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="GPIO_IO" SIGNAME="fpga_0_LEDs_4Bit_GPIO_IO"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IP2INTC_Irpt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="GPIO2_IO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_T" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_T" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" GROUP="C" HWVERSION="3.01.b" INSTANCE="DIPSWs_4Bit" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_gpio">
      <DESCRIPTION TYPE="SHORT">OPB General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x40040000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4004ffff"/>
      <PARAMETER NAME="C_USER_ID_CODE" VALUE="3"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_GPIO_WIDTH" VALUE="4"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_ALL_INPUTS" VALUE="1"/>
      <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
      <PARAMETER NAME="C_IS_BIDIR" VALUE="1"/>
      <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
      <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
      <PARAMETER NAME="C_IS_BIDIR_2" VALUE="1"/>
      <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="GPIO_IO" SIGNAME="fpga_0_DIPSWs_4Bit_GPIO_IO"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IP2INTC_Irpt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="GPIO2_IO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_T" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_T" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" GROUP="E" HWVERSION="3.01.b" INSTANCE="PushButtons_5Bit" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_gpio">
      <DESCRIPTION TYPE="SHORT">OPB General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x40000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4000ffff"/>
      <PARAMETER NAME="C_USER_ID_CODE" VALUE="3"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_GPIO_WIDTH" VALUE="5"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_ALL_INPUTS" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
      <PARAMETER NAME="C_IS_BIDIR" VALUE="1"/>
      <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
      <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
      <PARAMETER NAME="C_IS_BIDIR_2" VALUE="1"/>
      <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="IP2INTC_Irpt" SIGIS="INTERRUPT" SIGNAME="PushButtons_5Bit_IP2INTC_Irpt"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="GPIO_IO" SIGNAME="fpga_0_PushButtons_5Bit_GPIO_IO"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="GPIO_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="GPIO2_IO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_T" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_T" SIGNAME="__NOC__"/>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="0"/>
      </INTCCNTLRTRGS>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/doc/plb_ddr.pdf" GROUP="B" HWVERSION="2.00.a" INSTANCE="DDR_256MB_32MX64_rank1_row13_col10_cl2_5" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="plb_ddr">
      <DESCRIPTION TYPE="SHORT">PLB DDR SDRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Processor Local Bus Double Data Rate Synchronous DRAM (PLB DDR SDRAM) controller</DESCRIPTION>
      <PARAMETER NAME="C_EXTRA_TSU" VALUE="0"/>
      <PARAMETER NAME="C_INCLUDE_BURST_CACHELN_SUPPORT" VALUE="0"/>
      <PARAMETER NAME="C_REG_DIMM" VALUE="0"/>
      <PARAMETER NAME="C_NUM_BANKS_MEM" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_CLK_PAIRS" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <PARAMETER NAME="C_INCLUDE_ECC_SUPPORT" VALUE="0"/>
      <PARAMETER NAME="C_ENABLE_ECC_REG" VALUE="1"/>
      <PARAMETER NAME="C_ECC_DEFAULT_ON" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_ECC_INTR" VALUE="0"/>
      <PARAMETER NAME="C_INCLUDE_ECC_TEST" VALUE="0"/>
      <PARAMETER NAME="C_ECC_SEC_THRESHOLD" VALUE="1"/>
      <PARAMETER NAME="C_ECC_DEC_THRESHOLD" VALUE="1"/>
      <PARAMETER NAME="C_ECC_PEC_THRESHOLD" VALUE="1"/>
      <PARAMETER NAME="C_NUM_ECC_BITS" VALUE="7"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TMRD" VALUE="20000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TWR" VALUE="20000"/>
      <PARAMETER NAME="C_DDR_TWTR" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRAS" VALUE="60000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRC" VALUE="90000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRFC" VALUE="100000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRCD" VALUE="30000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRRD" VALUE="20000"/>
      <PARAMETER NAME="C_DDR_TREFI" VALUE="7800000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRP" VALUE="30000"/>
      <PARAMETER NAME="C_DDR_CAS_LAT" VALUE="2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_DDR_AWIDTH" VALUE="13"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_COL_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DDR_BANK_AWIDTH" VALUE="2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM0_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM0_HIGHADDR" VALUE="0x0fffffff"/>
      <PARAMETER NAME="C_MEM1_BASEADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_MEM1_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_MEM2_BASEADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_MEM2_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_MEM3_BASEADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_MEM3_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_ECC_BASEADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_ECC_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_PLB_CLK_PERIOD_PS" VALUE="10000"/>
      <PARAMETER NAME="C_SIM_INIT_TIME_PS" VALUE="200000000"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb" BUSSTD="PLB" NAME="SPLB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Addr" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_BankAddr" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CASn" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CKE" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CSn" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_RASn" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_WEn" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_DM" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="DDR_DQS" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="DDR_DQ" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Clk" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk &amp; ddr_clk_feedback_out_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Clkn" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn &amp; 0b0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Clk90_in" SIGNAME="clk_90_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Clk90_in_n" SIGNAME="clk_90_n_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLB_Clk_n" SIGNAME="sys_clk_n_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DDR_Clk90_in" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DDR_Clk90_in_n" SIGNAME="ddr_clk_90_n_s"/>
      <PORT DIR="I" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IP2INTC_Irpt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQ_o" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_DQ_i" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQ_t" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_DQS_i" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQS_o" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQS_t" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DM_ECC" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="DDR_DQ_ECC" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQ_ECC_o" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_DQ_ECC_i" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQ_ECC_t" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="DDR_DQS_ECC" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_DQS_ECC_i" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQS_ECC_o" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQS_ECC_t" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_Init_done" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/doc/plb_bram_if_cntlr.pdf" HWVERSION="1.00.b" INSTANCE="plb_bram_if_cntlr_1" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="plb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">PLB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLB bus</DESCRIPTION>
      <PARAMETER NAME="c_num_masters" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_baseaddr" VALUE="0xfffe0000"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_highaddr" VALUE="0xffffffff"/>
      <PARAMETER NAME="c_include_burst_cacheln_support" VALUE="0"/>
      <PARAMETER NAME="c_plb_dwidth" VALUE="64"/>
      <PARAMETER NAME="c_plb_awidth" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_plb_clk_period_ps" VALUE="10000"/>
      <PARAMETER NAME="c_plb_mid_width" VALUE="3"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" NAME="SPLB"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="plb_bram_if_cntlr_1_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <PORT DIR="I" NAME="plb_clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_abus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_be" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_buslock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_lockerr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_masterid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_msize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pavalid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rnw" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_addrack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_mbusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_merr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_ssize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rdprim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_savalid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrprim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrburst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrdbus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrbterm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrcomp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrdack" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rdburst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdbterm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdcomp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rddack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rddbus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdwdaddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pendreq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pendpri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_reqpri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_clk" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_en" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_wen" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_addr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="bram_din" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_dout" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" HWVERSION="1.00.a" INSTANCE="plb_bram_if_cntlr_1_bram" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <PARAMETER NAME="C_MEMSIZE" VALUE="2048"/>
      <PARAMETER NAME="C_PORT_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PORT_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_WE" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="plb_bram_if_cntlr_1_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <PORT DIR="I" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Rst_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_B" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="PORTB"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/doc/opb_intc.pdf" HWVERSION="1.00.c" INSTANCE="opb_intc_0" INTCINDEX="0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="INTERRUPT_CNTLR" MODTYPE="opb_intc" PROCESSOR="ppc405_0">
      <DESCRIPTION TYPE="SHORT">OPB Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the Onchip Peripheral Bus (OPB)</DESCRIPTION>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER NAME="C_Y" VALUE="0"/>
      <PARAMETER NAME="C_X" VALUE="0"/>
      <PARAMETER NAME="C_U_SET" VALUE="intc"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x41200000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4120ffff"/>
      <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="2"/>
      <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
      <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
      <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
      <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
      <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Irq" SIGIS="INTERRUPT" SIGNAME="EICC405EXTINPUTIRQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Intr" SIGIS="INTERRUPT" SIGNAME="PushButtons_5Bit_IP2INTC_Irpt&amp;lab3_slave_interrupt_request"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_xferAck" SIGNAME="__DEF__"/>
      <INTERRUPTSRCS>
        <INTRSRC INSTANCE="PushButtons_5Bit" PRIORITY="0" SIGNAME="PushButtons_5Bit_IP2INTC_Irpt"/>
        <INTRSRC INSTANCE="lab3_slave_0" PRIORITY="1" SIGNAME="lab3_slave_interrupt_request"/>
      </INTERRUPTSRCS>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" HWVERSION="1.00.a" INSTANCE="sysclk_inv" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="util_vector_logic">
      <DESCRIPTION TYPE="SHORT">Utility Vector Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Simple logic functions, and, or, xor, not.'</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_OPERATION" VALUE="not"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_SIZE" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Op1" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Res" SIGNAME="sys_clk_n_s"/>
      <PORT DIR="I" NAME="Op2" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" HWVERSION="1.00.a" INSTANCE="clk90_inv" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="util_vector_logic">
      <DESCRIPTION TYPE="SHORT">Utility Vector Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Simple logic functions, and, or, xor, not.'</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_OPERATION" VALUE="not"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_SIZE" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Op1" SIGNAME="clk_90_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Res" SIGNAME="clk_90_n_s"/>
      <PORT DIR="I" NAME="Op2" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" HWVERSION="1.00.a" INSTANCE="ddr_clk90_inv" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="util_vector_logic">
      <DESCRIPTION TYPE="SHORT">Utility Vector Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Simple logic functions, and, or, xor, not.'</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_OPERATION" VALUE="not"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_SIZE" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Op1" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Res" SIGNAME="ddr_clk_90_n_s"/>
      <PORT DIR="I" NAME="Op2" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/doc/dcm_module.pdf" GROUP="I" HWVERSION="1.00.c" INSTANCE="dcm_0" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK_FEEDBACK" VALUE="1X"/>
      <PARAMETER NAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE"/>
      <PARAMETER NAME="C_DSS_MODE" VALUE="NONE"/>
      <PARAMETER NAME="C_STARTUP_WAIT" VALUE="FALSE"/>
      <PARAMETER NAME="C_PHASE_SHIFT" VALUE="0"/>
      <PARAMETER NAME="C_CLKFX_MULTIPLY" VALUE="4"/>
      <PARAMETER NAME="C_CLKFX_DIVIDE" VALUE="1"/>
      <PARAMETER NAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
      <PARAMETER NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
      <PARAMETER NAME="C_CLKIN_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFB_BUF" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK0_BUF" VALUE="TRUE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK90_BUF" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLK180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK270_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKDV_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK90" SIGIS="CLK" SIGNAME="clk_90_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKFB" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RST" SIGNAME="net_gnd"/>
      <PORT DIR="O" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_0_lock"/>
      <PORT DIR="I" NAME="PSEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSINCDEC" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSCLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DSSEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK270" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKDV" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="STATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="PSDONE" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/doc/dcm_module.pdf" GROUP="J" HWVERSION="1.00.c" INSTANCE="dcm_1" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK_FEEDBACK" VALUE="1X"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLKOUT_PHASE_SHIFT" VALUE="FIXED"/>
      <PARAMETER NAME="C_DSS_MODE" VALUE="NONE"/>
      <PARAMETER NAME="C_STARTUP_WAIT" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_PHASE_SHIFT" VALUE="60"/>
      <PARAMETER NAME="C_CLKFX_MULTIPLY" VALUE="4"/>
      <PARAMETER NAME="C_CLKFX_DIVIDE" VALUE="1"/>
      <PARAMETER NAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
      <PARAMETER NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
      <PARAMETER NAME="C_CLKIN_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFB_BUF" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK0_BUF" VALUE="TRUE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK90_BUF" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLK180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK270_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKDV_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX180_BUF" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="ddr_feedback_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK90" SIGIS="CLK" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="dcm_1_FB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKFB" SIGNAME="dcm_1_FB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RST" SIGNAME="dcm_0_lock"/>
      <PORT DIR="O" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_1_lock"/>
      <PORT DIR="I" NAME="PSEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSINCDEC" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSCLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DSSEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK270" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKDV" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="STATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="PSDONE" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/drivers/tft_ref_v1_00_a/doc/html/api/index.html" GROUP="H" HWVERSION="1.00.d" INSTANCE="VGA_FrameBuffer" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="plb_tft_cntlr_ref">
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_BASEADDR" VALUE="0b1000000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_HIGHADDR" VALUE="0b1000000001"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DEFAULT_TFT_BASE_ADDR" VALUE="0b00000000000"/>
      <PARAMETER NAME="C_DPS_INIT" VALUE="0b1"/>
      <PARAMETER NAME="C_ON_INIT" VALUE="0b1"/>
      <PARAMETER NAME="C_PIXCLK_IS_BUSCLK_DIVBY4" VALUE="0b1"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" NAME="MPLB"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="dcr_v29_0" BUSSTD="DCR" NAME="SDCR"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_dcrClk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TFT_LCD_CLK" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_CLK"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TFT_LCD_HSYNC" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_HSYNC"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TFT_LCD_VSYNC" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_VSYNC"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TFT_LCD_B" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_B"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TFT_LCD_G" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_G"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TFT_LCD_R" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_R"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TFT_LCD_BLNK" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_BLNK"/>
      <PORT DIR="I" NAME="SYS_plbClk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="SYS_plbReset" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_request" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_size" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_priority" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_abort" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_msize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_compress" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mn_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnRdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnRdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnAddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnRdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnWrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnRearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnBusy" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnRdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MnWrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Mnssize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Ack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_DBusOut" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_DBusIn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="SYS_tftClk" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="TFT_LCD_DE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="TFT_LCD_DPS" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE BUSSTD="DCR" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/dcr_v29_v1_00_a/doc/dcr_v29.pdf" HWVERSION="1.00.a" INSTANCE="dcr_v29_0" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="dcr_v29">
      <DESCRIPTION TYPE="SHORT">Device Control Register (DCR) Bus 2.9</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">32-Bit Xilinx implementation of IBM 32-Bit Device Control Register Bus (DCR) Architecture Specification</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_NUM_SLAVES" VALUE="1"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_USE_LUT_OR" VALUE="1"/>
      <PORT DIR="I" NAME="M_dcrABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dcrRead" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dcrWrite" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Ack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dcrAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2dcr_bridge_v1_00_a/doc/opb2dcr_bridge.pdf" HWVERSION="1.00.a" INSTANCE="opb2dcr_bridge_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="BUS_BRIDGE" MODTYPE="opb2dcr_bridge">
      <DESCRIPTION TYPE="SHORT">OPB to DCR Bridge</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Translates transactions received on its OPB slave interface into DCR master operations</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x41218000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x41218fff"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="0" BUSNAME="dcr_v29_0" BUSSTD="DCR" NAME="MDCR"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dcrClk" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="OPB_dcrRst" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_ErrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_Retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_ToutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_XferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_opbAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_opbDBusIn" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dcrRead" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dcrWrite" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dcrABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dcrDBusOut" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/drivers/ac97_v2_00_a/doc/html/api/index.html" DOC_IP="D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/pcores/opb_ac97_v2_00_a/doc/opb_ac97.pdf" GROUP="A" HWVERSION="2.00.a" INSTANCE="Audio_Codec" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_ac97">
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x7f400000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x7f40ffff"/>
      <PARAMETER NAME="C_PLAYBACK" VALUE="1"/>
      <PARAMETER NAME="C_RECORD" VALUE="1"/>
      <PARAMETER NAME="C_INTR_LEVEL" VALUE="1"/>
      <PARAMETER NAME="C_USE_BRAM" VALUE="1"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="Audio_Codec_Interrupt"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Bit_Clk" SIGIS="CLK" SIGNAME="fpga_0_Audio_Codec_Bit_Clk"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SData_In" SIGNAME="fpga_0_Audio_Codec_SData_In"/>
      <PORT DIR="O" INMHS="TRUE" NAME="SData_Out" SIGNAME="fpga_0_Audio_Codec_SData_Out"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Sync" SIGNAME="fpga_0_Audio_Codec_Sync"/>
      <PORT DIR="O" INMHS="TRUE" NAME="AC97Reset_n" SIGNAME="fpga_0_Audio_Codec_AC97Reset_n"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" GROUP="K" INSTANCE="lab3_slave_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="lab3_slave">
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x7f000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x7f00ffff"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="interruptRequest" SIGIS="INTERRUPT" SIGNAME="lab3_slave_interrupt_request"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_40_s" SIGNAME="exp_io_40"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_41_s" SIGNAME="exp_io_41"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_42_s" SIGNAME="exp_io_42"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_43_s" SIGNAME="exp_io_43"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_44_s" SIGNAME="exp_io_44"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_45_s" SIGNAME="exp_io_45"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_48_s" SIGNAME="exp_io_48"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_50_s" SIGNAME="exp_io_50"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_52_s" SIGNAME="exp_io_52"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_53_s" SIGNAME="exp_io_53"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_54_s" SIGNAME="exp_io_54"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_55_s" SIGNAME="exp_io_55"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_56_s" SIGNAME="exp_io_56"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_57_s" SIGNAME="exp_io_57"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_58_s" SIGNAME="exp_io_58"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_59_s" SIGNAME="exp_io_59"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_60_s" SIGNAME="exp_io_60"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_61_s" SIGNAME="exp_io_61"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_62_s" SIGNAME="exp_io_62"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_63_s" SIGNAME="exp_io_63"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_64_s" SIGNAME="exp_io_64"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_65_s" SIGNAME="exp_io_65"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_66_s" SIGNAME="exp_io_66"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_67_s" SIGNAME="exp_io_67"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_68_s" SIGNAME="exp_io_68"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_69_s" SIGNAME="exp_io_69"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_70_s" SIGNAME="exp_io_70"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_71_s" SIGNAME="exp_io_71"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_72_s" SIGNAME="exp_io_72"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_73_s" SIGNAME="exp_io_73"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_74_s" SIGNAME="exp_io_74"/>
      <PORT DIR="O" INMHS="TRUE" NAME="exp_io_75_s" SIGNAME="exp_io_75"/>
      <PORT DIR="I" INMHS="TRUE" NAME="exp_io_76_s" SIGNAME="exp_io_76"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="1"/>
      </INTCCNTLRTRGS>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" INSTANCE="audio_dma_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="audio_dma">
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x7d400000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x7d40ffff"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <BUSINTERFACE BIFRANK="MASTER_SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="opb" BUSSTD="OPB" NAME="MSOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="AC97Int" SIGNAME="Audio_Codec_Interrupt"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_MGrant" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_select" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Xilinx91i/EDK/sw/XilinxProcessorIPLib/drivers/opb2plb_v1_00_a/doc/html/api/index.html" DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/doc/opb2plb_bridge.pdf" HWVERSION="1.00.c" INSTANCE="opb2plb_bridge_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="BUS_BRIDGE" MODTYPE="opb2plb_bridge">
      <DESCRIPTION TYPE="SHORT">OPB to PLB Bridge</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Translates OPB transactions into PLB transactions.</DESCRIPTION>
      <PARAMETER NAME="C_SAME_CLKS" VALUE="0"/>
      <PARAMETER NAME="C_RD_PREFETCH_CNT" VALUE="8"/>
      <PARAMETER NAME="C_WR_CACHELINE_SIZE" VALUE="8"/>
      <PARAMETER NAME="C_OPB_REG_INTFC" VALUE="0"/>
      <PARAMETER NAME="C_ABORT_DLY_CNT" VALUE="10"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_ADDR_RNG" VALUE="2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG0_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG0_HIGHADDR" VALUE="0x3fffffff"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG1_BASEADDR" VALUE="0xfffe0000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG1_HIGHADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_RNG2_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_RNG2_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_RNG3_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_RNG0_PREFETCH" VALUE="0"/>
      <PARAMETER NAME="C_RNG1_PREFETCH" VALUE="0"/>
      <PARAMETER NAME="C_RNG2_PREFETCH" VALUE="0"/>
      <PARAMETER NAME="C_RNG3_PREFETCH" VALUE="0"/>
      <PARAMETER NAME="C_RNG0_BURST" VALUE="0"/>
      <PARAMETER NAME="C_RNG1_BURST" VALUE="0"/>
      <PARAMETER NAME="C_RNG2_BURST" VALUE="0"/>
      <PARAMETER NAME="C_RNG3_BURST" VALUE="0"/>
      <PARAMETER NAME="C_RNG0_LINE" VALUE="0"/>
      <PARAMETER NAME="C_RNG1_LINE" VALUE="0"/>
      <PARAMETER NAME="C_RNG2_LINE" VALUE="0"/>
      <PARAMETER NAME="C_RNG3_LINE" VALUE="0"/>
      <PARAMETER NAME="C_OPB_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_OPB_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_PLB_PRIORITY" VALUE="0"/>
      <PARAMETER NAME="C_DCR_BASEADDR" VALUE="0b1111111111"/>
      <PARAMETER NAME="C_DCR_HIGHADDR" VALUE="0b0000000000"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <PARAMETER NAME="C_SWR_COUNT" VALUE="2"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="opb" BUSSTD="OPB" NAME="SOPB"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" NAME="MPLB"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BGI_Trans_Abort" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Bus_Error_Det" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_request" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_size" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_priority" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_abort" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_mSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_compress" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_AddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_WrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Busy" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Err" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_WrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_sSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_dcr_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_ack" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="DCR" NAME="SDCR"/>
    </MODULE>
    <MODULE DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/doc/chipscope_icon.pdf" HWVERSION="1.01.a" INSTANCE="chipscope_icon_0" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="chipscope_icon">
      <DESCRIPTION TYPE="SHORT">Chipscope Integrated Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The Chipscope ICON core provides a communication path between the FPGA Boundary Scan port and the other Chipscope Cores OPB IBA, PLB IBA, VIO, and the ILA.'</DESCRIPTION>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER NAME="C_NUM_CONTROL_PORTS" VALUE="1"/>
      <PARAMETER NAME="C_SYSTEM_CONTAINS_MDM" VALUE="0"/>
      <PARAMETER NAME="C_DISABLE_JTAG_CLOCK_BUFG_INSERTION" VALUE="0"/>
      <PARAMETER NAME="C_FORCE_BSCAN_USER_PORT" VALUE="1"/>
      <PORT DIR="O" INMHS="TRUE" NAME="control0" SIGNAME="CS_OPB_CONT0"/>
      <PORT DIR="O" NAME="control1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control2" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control3" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control4" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control5" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control6" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control7" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control8" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control9" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control10" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control11" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control12" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control13" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control14" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="control15" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="tdi_in" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="reset_in" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="shift_in" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="update_in" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="sel_in" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="drck_in" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="tdo_out" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_IP="C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/doc/chipscope_opb_iba.pdf" HWVERSION="1.01.a" INSTANCE="chipscope_opb_iba_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="chipscope_opb_iba">
      <DESCRIPTION TYPE="SHORT">Chipscope OPB Integrated Bus Analyzer (IBA)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Chipscope OPB Bus Analyzer</DESCRIPTION>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER NAME="C_DEVICE" VALUE="xc4vfx12"/>
      <PARAMETER NAME="C_PACKAGE" VALUE="ff1016"/>
      <PARAMETER NAME="C_SPEEDGRADE" VALUE="-11"/>
      <PARAMETER NAME="C_NUM_DATA_SAMPLES" VALUE="512"/>
      <PARAMETER NAME="C_ENABLE_TRIGGER_OUT" VALUE="1"/>
      <PARAMETER NAME="C_DISABLE_SRL16S" VALUE="0"/>
      <PARAMETER NAME="C_RISING_CLOCK_EDGE" VALUE="1"/>
      <PARAMETER NAME="C_ENABLE_TRIGGER_SEQUENCER" VALUE="1"/>
      <PARAMETER NAME="C_MAX_SEQUENCER_LEVELS" VALUE="16"/>
      <PARAMETER NAME="C_ENABLE_STORAGE_QUALIFICATION" VALUE="1"/>
      <PARAMETER NAME="C_CONTROL_UNITS" VALUE="1"/>
      <PARAMETER NAME="C_CONTROL_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_CONTROL_UNIT_MATCH_TYPE" VALUE="basic with edges"/>
      <PARAMETER NAME="C_ADDR_UNITS" VALUE="1"/>
      <PARAMETER NAME="C_ADDR_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_ADDR_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
      <PARAMETER NAME="C_DATA_UNITS" VALUE="1"/>
      <PARAMETER NAME="C_DATA_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_DATA_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_WRDATA_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_WRDATA_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_WRDATA_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_RDDATA_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_RDDATA_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_RDDATA_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_PV_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_PV_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_PV_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_GENERIC_TRIGGER_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_TRIGGER_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_TRIGGER_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
      <PARAMETER NAME="C_GENERIC_TRIGGER_IN_WIDTH" VALUE="8"/>
      <PARAMETER NAME="C_MASTER0_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER0_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER0_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_MASTER1_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER1_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER1_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_MASTER2_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER2_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER2_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_MASTER3_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER3_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER3_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_MASTER4_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER4_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER4_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_MASTER5_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER5_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER5_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_MASTER6_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER6_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER6_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_MASTER7_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_MASTER7_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_MASTER7_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE0_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE0_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE0_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE1_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE1_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE1_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE2_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE2_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE2_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE3_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE3_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE3_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE4_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE4_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE4_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE5_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE5_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE5_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE6_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE6_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE6_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_SLAVE7_UNITS" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE7_UNIT_COUNTER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="C_SLAVE7_UNIT_MATCH_TYPE" VALUE="basic"/>
      <PARAMETER NAME="C_DISABLE_RPM" VALUE="0"/>
      <BUSINTERFACE BIFRANK="MONITOR" BIF_X="0" BIF_Y="0" BUSNAME="opb" BUSSTD="OPB" NAME="MON_OPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="chipscope_icon_control" SIGNAME="CS_OPB_CONT0"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="SYS_Rst" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Debug_SYS_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="WDT_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_MRequest" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_MGrant" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="iba_trig_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="iba_trig_out" SIGNAME="__NOC__"/>
    </MODULE>
  </MODULES>

  <EXTERNALPORTS>
    <PORT DIR="I" GROUP="F" INDEX="21" NAME="fpga_0_RS232_Uart_1_RX_pin" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
    <PORT DIR="O" GROUP="F" INDEX="22" NAME="fpga_0_RS232_Uart_1_TX_pin" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
    <PORT DIR="I" GROUP="G" INDEX="23" NAME="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CLK"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="G" INDEX="27" LSB="0" MSB="6" NAME="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPA"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="G" INDEX="25" LSB="0" MSB="15" NAME="fpga_0_SysACE_CompactFlash_SysACE_MPD_pin" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPD"/>
    <PORT DIR="O" GROUP="G" INDEX="26" NAME="fpga_0_SysACE_CompactFlash_SysACE_CEN_pin" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CEN"/>
    <PORT DIR="O" GROUP="G" INDEX="28" NAME="fpga_0_SysACE_CompactFlash_SysACE_OEN_pin" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_OEN"/>
    <PORT DIR="O" GROUP="G" INDEX="29" NAME="fpga_0_SysACE_CompactFlash_SysACE_WEN_pin" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_WEN"/>
    <PORT DIR="I" GROUP="G" INDEX="24" NAME="fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPIRQ"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="D" INDEX="19" LSB="0" MSB="3" NAME="fpga_0_LEDs_4Bit_GPIO_IO_pin" SIGNAME="fpga_0_LEDs_4Bit_GPIO_IO"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="C" INDEX="18" LSB="0" MSB="3" NAME="fpga_0_DIPSWs_4Bit_GPIO_IO_pin" SIGNAME="fpga_0_DIPSWs_4Bit_GPIO_IO"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="E" INDEX="20" LSB="0" MSB="4" NAME="fpga_0_PushButtons_5Bit_GPIO_IO_pin" SIGNAME="fpga_0_PushButtons_5Bit_GPIO_IO"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="GLB" INDEX="0" LSB="0" MSB="2" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="GLB" INDEX="1" LSB="0" MSB="2" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="B" INDEX="10" LSB="0" MSB="12" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="B" INDEX="11" LSB="0" MSB="1" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr"/>
    <PORT DIR="O" GROUP="B" INDEX="12" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn"/>
    <PORT DIR="O" GROUP="B" INDEX="16" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn"/>
    <PORT DIR="O" GROUP="B" INDEX="17" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="B" INDEX="15" LSB="0" MSB="7" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="B" INDEX="8" LSB="0" MSB="7" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="B" INDEX="9" LSB="0" MSB="63" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ"/>
    <PORT DIR="O" GROUP="B" INDEX="13" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE"/>
    <PORT DIR="O" GROUP="B" INDEX="14" NAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn_pin" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn"/>
    <PORT DIR="O" GROUP="H" INDEX="34" NAME="fpga_0_VGA_FrameBuffer_TFT_LCD_HSYNC_pin" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_HSYNC"/>
    <PORT DIR="O" GROUP="H" INDEX="36" NAME="fpga_0_VGA_FrameBuffer_TFT_LCD_VSYNC_pin" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_VSYNC"/>
    <PORT DIR="O" GROUP="H" INDEX="32" NAME="fpga_0_VGA_FrameBuffer_TFT_LCD_CLK_pin" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_CLK"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="H" INDEX="35" LSB="0" MSB="5" NAME="fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_R"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="H" INDEX="33" LSB="0" MSB="5" NAME="fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_G"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="H" INDEX="31" LSB="0" MSB="5" NAME="fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_B"/>
    <PORT DIR="O" GROUP="H" INDEX="30" NAME="fpga_0_VGA_FrameBuffer_TFT_LCD_BLNK_pin" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_BLNK"/>
    <PORT DIR="I" GROUP="A" INDEX="3" NAME="fpga_0_Audio_Codec_Bit_Clk_pin" SIGNAME="fpga_0_Audio_Codec_Bit_Clk"/>
    <PORT DIR="O" GROUP="A" INDEX="5" NAME="fpga_0_Audio_Codec_AC97Reset_n_pin" SIGNAME="fpga_0_Audio_Codec_AC97Reset_n"/>
    <PORT DIR="I" GROUP="A" INDEX="4" NAME="fpga_0_Audio_Codec_SData_In_pin" SIGNAME="fpga_0_Audio_Codec_SData_In"/>
    <PORT DIR="O" GROUP="A" INDEX="6" NAME="fpga_0_Audio_Codec_SData_Out_pin" SIGNAME="fpga_0_Audio_Codec_SData_Out"/>
    <PORT DIR="O" GROUP="A" INDEX="7" NAME="fpga_0_Audio_Codec_Sync_pin" SIGNAME="fpga_0_Audio_Codec_Sync"/>
    <PORT DIR="O" GROUP="I" INDEX="44" NAME="fpga_0_net_gnd_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="I" INDEX="38" NAME="fpga_0_net_gnd_1_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="I" INDEX="39" NAME="fpga_0_net_gnd_2_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="I" INDEX="40" NAME="fpga_0_net_gnd_3_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="I" INDEX="41" NAME="fpga_0_net_gnd_4_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="I" INDEX="42" NAME="fpga_0_net_gnd_5_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="I" INDEX="43" NAME="fpga_0_net_gnd_6_pin" SIGNAME="net_gnd"/>
    <PORT DIR="I" GROUP="J" INDEX="45" NAME="fpga_0_DDR_CLK_FB" SIGIS="CLK" SIGNAME="ddr_feedback_s"/>
    <PORT DIR="O" GROUP="GLB" INDEX="2" NAME="fpga_0_DDR_CLK_FB_OUT" SIGNAME="ddr_clk_feedback_out_s"/>
    <PORT DIR="I" GROUP="I" INDEX="37" NAME="sys_clk_pin" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
    <PORT DIR="I" GROUP="L" INDEX="79" NAME="sys_rst_pin" SIGIS="RST" SIGNAME="sys_rst_s"/>
    <PORT DIR="I" GROUP="K" INDEX="46" NAME="exp_io_40_pin" SIGNAME="exp_io_40"/>
    <PORT DIR="O" GROUP="K" INDEX="59" NAME="exp_io_41_pin" SIGNAME="exp_io_41"/>
    <PORT DIR="I" GROUP="K" INDEX="47" NAME="exp_io_42_pin" SIGNAME="exp_io_42"/>
    <PORT DIR="O" GROUP="K" INDEX="60" NAME="exp_io_43_pin" SIGNAME="exp_io_43"/>
    <PORT DIR="I" GROUP="K" INDEX="48" NAME="exp_io_44_pin" SIGNAME="exp_io_44"/>
    <PORT DIR="I" GROUP="K" INDEX="49" NAME="exp_io_45_pin" SIGNAME="exp_io_45"/>
    <PORT DIR="O" GROUP="K" INDEX="61" NAME="exp_io_48_pin" SIGNAME="exp_io_48"/>
    <PORT DIR="O" GROUP="K" INDEX="62" NAME="exp_io_50_pin" SIGNAME="exp_io_50"/>
    <PORT DIR="O" GROUP="K" INDEX="63" NAME="exp_io_52_pin" SIGNAME="exp_io_52"/>
    <PORT DIR="O" GROUP="K" INDEX="64" NAME="exp_io_53_pin" SIGNAME="exp_io_53"/>
    <PORT DIR="O" GROUP="K" INDEX="65" NAME="exp_io_54_pin" SIGNAME="exp_io_54"/>
    <PORT DIR="O" GROUP="K" INDEX="66" NAME="exp_io_55_pin" SIGNAME="exp_io_55"/>
    <PORT DIR="O" GROUP="K" INDEX="67" NAME="exp_io_56_pin" SIGNAME="exp_io_56"/>
    <PORT DIR="O" GROUP="K" INDEX="68" NAME="exp_io_57_pin" SIGNAME="exp_io_57"/>
    <PORT DIR="O" GROUP="K" INDEX="69" NAME="exp_io_58_pin" SIGNAME="exp_io_58"/>
    <PORT DIR="O" GROUP="K" INDEX="70" NAME="exp_io_59_pin" SIGNAME="exp_io_59"/>
    <PORT DIR="O" GROUP="K" INDEX="71" NAME="exp_io_60_pin" SIGNAME="exp_io_60"/>
    <PORT DIR="I" GROUP="K" INDEX="50" NAME="exp_io_61_pin" SIGNAME="exp_io_61"/>
    <PORT DIR="O" GROUP="K" INDEX="72" NAME="exp_io_62_pin" SIGNAME="exp_io_62"/>
    <PORT DIR="I" GROUP="K" INDEX="51" NAME="exp_io_63_pin" SIGNAME="exp_io_63"/>
    <PORT DIR="I" GROUP="K" INDEX="52" NAME="exp_io_64_pin" SIGNAME="exp_io_64"/>
    <PORT DIR="O" GROUP="K" INDEX="73" NAME="exp_io_65_pin" SIGNAME="exp_io_65"/>
    <PORT DIR="I" GROUP="K" INDEX="53" NAME="exp_io_66_pin" SIGNAME="exp_io_66"/>
    <PORT DIR="O" GROUP="K" INDEX="74" NAME="exp_io_67_pin" SIGNAME="exp_io_67"/>
    <PORT DIR="I" GROUP="K" INDEX="54" NAME="exp_io_68_pin" SIGNAME="exp_io_68"/>
    <PORT DIR="O" GROUP="K" INDEX="75" NAME="exp_io_69_pin" SIGNAME="exp_io_69"/>
    <PORT DIR="I" GROUP="K" INDEX="55" NAME="exp_io_70_pin" SIGNAME="exp_io_70"/>
    <PORT DIR="O" GROUP="K" INDEX="76" NAME="exp_io_71_pin" SIGNAME="exp_io_71"/>
    <PORT DIR="I" GROUP="K" INDEX="56" NAME="exp_io_72_pin" SIGNAME="exp_io_72"/>
    <PORT DIR="O" GROUP="K" INDEX="77" NAME="exp_io_73_pin" SIGNAME="exp_io_73"/>
    <PORT DIR="I" GROUP="K" INDEX="57" NAME="exp_io_74_pin" SIGNAME="exp_io_74"/>
    <PORT DIR="O" GROUP="K" INDEX="78" NAME="exp_io_75_pin" SIGNAME="exp_io_75"/>
    <PORT DIR="I" GROUP="K" INDEX="58" NAME="exp_io_76_pin" SIGNAME="exp_io_76"/>
  </EXTERNALPORTS>

  <BLKDSHAPES STACK_HORIZ_WIDTH="7">
    <PROCSHAPES>
      <MODULE BIFS_H="2" BIFS_W="2" INSTANCE="ppc405_0" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="2"/>
      <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="ppc405_1" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="4"/>
    </PROCSHAPES>
    <IPBUCKET MODS_H="3" MODS_W="3">
      <MODULE INSTANCE="reset_block" IS_PLACED="TRUE" MODTYPE="proc_sys_reset"/>
      <MODULE INSTANCE="sysclk_inv" IS_PLACED="TRUE" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="clk90_inv" IS_PLACED="TRUE" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="ddr_clk90_inv" IS_PLACED="TRUE" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="dcm_0" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
      <MODULE INSTANCE="dcm_1" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
      <MODULE INSTANCE="chipscope_icon_0" IS_PLACED="TRUE" MODTYPE="chipscope_icon"/>
    </IPBUCKET>
    <SBSSHAPES>
      <MODULE INSTANCE="plb"/>
      <MODULE INSTANCE="opb"/>
    </SBSSHAPES>
    <SBSBUCKETS>
      <SBSBUCKET BUSINDEX="0" BUSNAME="plb" BUSSTD="PLB" IS_BLWSBS="TRUE" MODS_H="1" MODS_W="1" SHAPE_VERTI_INDEX="1" STACK_HORIZ_INDEX="2">
        <MODULE INSTANCE="DDR_256MB_32MX64_rank1_row13_col10_cl2_5" MODTYPE="plb_ddr"/>
      </SBSBUCKET>
      <SBSBUCKET BUSINDEX="1" BUSNAME="opb" BUSSTD="OPB" IS_BLWSBS="TRUE" MODS_H="3" MODS_W="3" SHAPE_VERTI_INDEX="2" STACK_HORIZ_INDEX="2">
        <MODULE INSTANCE="RS232_Uart_1" MODTYPE="opb_uartlite"/>
        <MODULE INSTANCE="SysACE_CompactFlash" MODTYPE="opb_sysace"/>
        <MODULE INSTANCE="LEDs_4Bit" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="DIPSWs_4Bit" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="PushButtons_5Bit" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="opb_intc_0" MODTYPE="opb_intc"/>
        <MODULE INSTANCE="Audio_Codec" MODTYPE="opb_ac97"/>
        <MODULE INSTANCE="lab3_slave_0" MODTYPE="lab3_slave"/>
      </SBSBUCKET>
    </SBSBUCKETS>
    <BRIDGESHAPES>
      <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb2opb" MASTER="plb" MODCLASS="BUS_BRIDGE" MODS_H="1" MODS_W="1" SLAVE="opb">
        <BUSCONNS BUSLANES_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE"/>
        </BUSCONNS>
        <BUSCONNS BUSLANES_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="MASTER" BUSINDEX="1" BUSLANE_X="0" BUSNAME="opb" BUSSTD="OPB" IS_SBSCONN="TRUE"/>
        </BUSCONNS>
      </MODULE>
      <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="opb2plb_bridge_0" MASTER="opb" MODCLASS="BUS_BRIDGE" MODS_H="1" MODS_W="1" SLAVE="plb">
        <BUSCONNS BUSLANES_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSINDEX="1" BUSLANE_X="0" BUSNAME="opb" BUSSTD="OPB" IS_SBSCONN="TRUE"/>
        </BUSCONNS>
        <BUSCONNS BUSLANES_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="MASTER" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE"/>
        </BUSCONNS>
      </MODULE>
    </BRIDGESHAPES>
    <P2PSHAPES>
      <MODULE INSTANCE="dcr_v29_0"/>
    </P2PSHAPES>
    <CMPLXSHAPES>
      <CMPLXSHAPE IS_BLWSBS="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="1" SHAPE_ID="0" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="5">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_bram_if_cntlr_1" MODCLASS="MEMORY_CNTLR" ORIENTED="CENTER"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_bram_if_cntlr_1_bram" MODCLASS="MEMORY"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" IS_MULTISTK="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="1" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="3">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="2" SHAPE_VERTI_INDEX="1" STACK_HORIZ_INDEX="6">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="VGA_FrameBuffer" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="3" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="6">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="opb2dcr_bridge_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="4" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="audio_dma_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="5" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="1">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="chipscope_opb_iba_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
    </CMPLXSHAPES>
    <BCLANESPACES>
      <BCLANESPACE BUSLANES_W="2" EAST="0"/>
      <BCLANESPACE BUSLANES_W="4" EAST="1" WEST="0">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="opb" BUSSTD="OPB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MSOPB" INSTANCE="audio_dma_0"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="opb" BUSSTD="OPB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="1">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MON_OPB" INSTANCE="chipscope_opb_iba_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="5" EAST="2" WEST="1">
        <BUSCONNLANE BUSLANE_X="3" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="1" BUSINTERFACE="DPLB" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="opb" BUSSTD="OPB" IS_BKTCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIFRANK="SLAVE" BUSINTERFACE="SOPB"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="plb" BUSSTD="PLB" IS_BKTCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIFRANK="SLAVE" BUSINTERFACE="SPLB"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="4" EAST="3" WEST="2">
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="jtagppc_0_0" BUSSTD="XIL" IS_MULTISTK="TRUE">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="JTAGPPC0" BUSSTD="XIL" INSTANCE="jtagppc_0"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="1" BUSINTERFACE="IPLB" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="4" WEST="3">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="jtagppc_0_1" BUSSTD="XIL" IS_MULTISTK="TRUE">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_1" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="JTAGPPC1" BUSSTD="XIL" INSTANCE="jtagppc_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="5" WEST="4">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="5">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SPLB" INSTANCE="plb_bram_if_cntlr_1"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="6" WEST="5">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="dcr_v29_0" BUSSTD="DCR" IS_BLWSBS="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="6">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SDCR" INSTANCE="VGA_FrameBuffer"/>
          <BUSCONN BIF_Y="0" BUSINTERFACE="MDCR" INSTANCE="opb2dcr_bridge_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="4" WEST="6">
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="6">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MPLB" INSTANCE="VGA_FrameBuffer"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="opb" BUSSTD="OPB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="6">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SOPB" INSTANCE="opb2dcr_bridge_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
    </BCLANESPACES>
  </BLKDSHAPES>

</EDKSYSTEM>