# Experiment 16: All-pass loop

### The top-level design

The Verilog code for the top level simply connects the various parts of the project as shown in the block diagram. To summarise, it feeds values in from the ADC into the processor, and then feeds the output of the processor into the DAC and PWM outputs.

###Â The processor

This is where the fun happens. In this particular experiment, all the processor does is pass the input data through to the output, while adjusting its offset.

```verilog
module processor (sysclk, data_in, data_out);

	input				sysclk;		// system clock
	input [9:0]		data_in;		// 10-bit input data
	output [9:0] 	data_out;	// 10-bit output data

	wire				sysclk;
	wire [9:0]		data_in;
	reg [9:0] 		data_out;
	wire [9:0]		x,y;

	parameter 		ADC_OFFSET = 10'h181;
	parameter 		DAC_OFFSET = 10'h200;

  // decode input
	assign x = data_in[9:0] - ADC_OFFSET;
	
  // processing done here
	assign y = x;
	
	//  encode output
	always @(posedge sysclk)
		data_out <=  y + DAC_OFFSET;
		
endmodule
```

#### ADC_OFFSET
The ADC offset is 0x181 because the chip treats zero volts as having a value of 0x181. Therefore, it is subtracted from the input value to turn it into a signed, 2's complement value between -512 and 511.

#### DAC_OFFSET
The DAC offset, on the other hand, is 0x200 because we cannot handle values that are below 0 V in our output. Therefore, we choose 1.65 V as the reference voltage, which happens to be at the midpoint on the 10-bit scale of the DAC (0x200).

## 4x multiplier

As an extension to the all-pass audio loop, we then built a digital sound amplifier that outputted sound four times louder than the input. We achieved this by simply multiplying the signed value by 4, and feeding it to the output.

```verilog
module processor (sysclk, data_in, data_out);

	input				sysclk;		// system clock
	input [9:0]		data_in;		// 10-bit input data
	output [9:0] 	data_out;	// 10-bit output data

	wire				sysclk;
	wire [9:0]		data_in;
	reg [9:0] 		data_out;
	wire [9:0]		x,y;

	parameter 		ADC_OFFSET = 10'h181;
	parameter 		DAC_OFFSET = 10'h200;

	// decode input
	assign x = data_in[9:0] - ADC_OFFSET;

	// multiply by 4
	assign y = x << 2;

	// encode output
	always @(posedge sysclk)
		data_out <=  y + DAC_OFFSET;

endmodule
```
