#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 23 02:38:47 2021
# Process ID: 19117
# Current directory: /home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1
# Command line: vivado -log design_1_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl
# Log file: /home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.vds
# Journal file: /home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_smartconnect_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.461 ; gain = 0.000 ; free physical = 55436 ; free virtual = 57155
Command: synth_design -top design_1_smartconnect_0_0 -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1537.602 ; gain = 95.000 ; free physical = 54156 ; free virtual = 55875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1600]
WARNING: [Synth 8-3848] Net M00_ARESETN in module/entity clk_map_imp_1NMB928 does not have driver. [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1613]
WARNING: [Synth 8-3848] Net M01_ARESETN in module/entity clk_map_imp_1NMB928 does not have driver. [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1615]
WARNING: [Synth 8-3848] Net M02_ARESETN in module/entity clk_map_imp_1NMB928 does not have driver. [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1617]
WARNING: [Synth 8-3848] Net S00_ARESETN in module/entity clk_map_imp_1NMB928 does not have driver. [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1619]
WARNING: [Synth 8-3848] Net swbd_aresetn in module/entity clk_map_imp_1NMB928 does not have driver. [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1622]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (1#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1600]
WARNING: [Synth 8-350] instance 'clk_map' of module 'clk_map_imp_1NMB928' requires 11 connections, but only 7 given [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:759]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1922]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (23#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (24#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1922]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2219]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (34#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00awn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00awn_0' (35#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00bn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00bn_0' (36#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (37#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00wn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00wn_0' (38#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (39#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2219]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (41#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_FWTRCR' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2507]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01e_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01e_0' (42#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_FWTRCR' (43#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2507]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1R2BU3L' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2804]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01arn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01arn_0' (44#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01awn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01awn_0' (45#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01bn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01bn_0' (46#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01rn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01rn_0' (47#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01wn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01wn_0' (48#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1R2BU3L' (49#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2804]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01s2a_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01s2a_0' (50#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_19C6Z' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3092]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02e_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02e_0' (51#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_19C6Z' (52#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3092]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_185W3JU' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3389]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02arn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m02arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02arn_0' (53#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m02arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02awn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m02awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02awn_0' (54#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m02awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02bn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_m02bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02bn_0' (55#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_m02bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02rn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m02rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02rn_0' (56#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m02rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02wn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02wn_0' (57#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_185W3JU' (58#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3389]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02s2a_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m02s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02s2a_0' (59#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m02s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (61#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3677]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_s00mmu_0.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (66#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_s00mmu_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00sic_0.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (73#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00sic_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (76#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (77#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3677]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4332]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (78#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (79#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (80#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (81#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (82#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (83#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4332]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1MKJLH2' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4620]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arinsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arinsw_0' (86#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_aroutsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_aroutsw_0' (87#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awinsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awinsw_0' (88#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awoutsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awoutsw_0' (89#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_binsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_binsw_0' (90#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_boutsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_boutsw_0' (91#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_6FNK9A' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1634]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arni_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arni_0' (97#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awni_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awni_0' (98#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_bni_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_bni_0' (100#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rni_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rni_0' (102#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_wni_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_wni_0' (104#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_6FNK9A' (105#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1634]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rinsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rinsw_0' (106#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_routsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_routsw_0' (107#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_winsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_winsw_0' (108#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_woutsw_0' [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_woutsw_0' (109#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1MKJLH2' (110#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4620]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (111#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (112#1) [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized16 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized16 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized16 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized5 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized5 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized6 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized6 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized6 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized15 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized15 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized15 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized7 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized7 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized3 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized2 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port slow_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port fast_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized14 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized14 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized14 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized1 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized1 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[20]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[19]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[18]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[17]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[16]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_downsizer has unconnected port fifo_req_reqsend[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_fi_regulator has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_req[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port m_axis_arb_tready
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aresetn
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[150]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[149]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[148]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[147]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[146]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[145]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[144]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[143]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[142]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[141]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[140]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized12 has unconnected port s_sc_payld[139]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1799.922 ; gain = 357.320 ; free physical = 52675 ; free virtual = 54394
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.922 ; gain = 357.320 ; free physical = 52485 ; free virtual = 54204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.922 ; gain = 357.320 ; free physical = 52485 ; free virtual = 54204
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3405.633 ; gain = 0.000 ; free physical = 45867 ; free virtual = 47587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3476.633 ; gain = 0.000 ; free physical = 45847 ; free virtual = 47566
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3476.633 ; gain = 71.000 ; free physical = 45866 ; free virtual = 47585
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 46442 ; free virtual = 48161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 46442 ; free virtual = 48161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc, line 225).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 46441 ; free virtual = 48160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_null_bt_supress'
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_null_bt_supress__parameterized0'
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_null_bt_supress__parameterized1'
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_accum_continue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_beat_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.w_burst_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
         SM_SUPRESS_BEAT |                              001 |                              100
        SM_GEN_NULL_BEAT |                              010 |                              101
            SM_PASS_BEAT |                              011 |                              001
     SM_WAIT_FOR_AWREADY |                              100 |                              010
      SM_WAIT_FOR_WREADY |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_null_bt_supress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
         SM_SUPRESS_BEAT |                              001 |                              100
        SM_GEN_NULL_BEAT |                              010 |                              101
            SM_PASS_BEAT |                              011 |                              001
     SM_WAIT_FOR_AWREADY |                              100 |                              010
      SM_WAIT_FOR_WREADY |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_null_bt_supress__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
         SM_SUPRESS_BEAT |                              001 |                              100
        SM_GEN_NULL_BEAT |                              010 |                              101
            SM_PASS_BEAT |                              011 |                              001
     SM_WAIT_FOR_AWREADY |                              100 |                              010
      SM_WAIT_FOR_WREADY |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_null_bt_supress__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:51 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 46289 ; free virtual = 48009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_si_converter_v1_0_7_top__GB0     |           1|     19867|
|2     |sc_si_converter_v1_0_7_top__GB1     |           1|     20274|
|3     |s00_entry_pipeline_imp_1C3JDRS__GC0 |           1|     12436|
|4     |bd_48ac__GC0                        |           1|     38308|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 7     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 46    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 9     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	             2178 Bit    Registers := 10    
	             1086 Bit    Registers := 2     
	             1070 Bit    Registers := 2     
	             1066 Bit    Registers := 2     
	             1060 Bit    Registers := 3     
	             1027 Bit    Registers := 3     
	             1024 Bit    Registers := 6     
	              512 Bit    Registers := 2     
	              224 Bit    Registers := 1     
	              185 Bit    Registers := 3     
	              168 Bit    Registers := 1     
	              147 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 9     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 49    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 343   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 6     
	   2 Input   1024 Bit        Muxes := 3     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    169 Bit        Muxes := 8     
	   2 Input    164 Bit        Muxes := 4     
	   2 Input    151 Bit        Muxes := 1     
	   4 Input    151 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 11    
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 14    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 123   
	   7 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 27    
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 36    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 23    
	  11 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 50    
	   5 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 9     
	  23 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 93    
	   4 Input      2 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 76    
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 341   
	   4 Input      1 Bit        Muxes := 19    
	  10 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 23    
	   7 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              147 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_7_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              147 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 73    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 84    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_util_v1_0_4_axi_reg_stall__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_singleorder__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_singleorder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_null_bt_supress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sc_exit_v1_0_8_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1027 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1060 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_null_bt_supress__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sc_exit_v1_0_8_axic_register_slice__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	             1086 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	             1027 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	             1086 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	             1060 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_null_bt_supress__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s_ar_channel__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sc_exit_v1_0_8_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	             1070 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             1027 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	             1070 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	             1060 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_splitter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_8_exit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    169 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              185 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	              185 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              168 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_slice3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              185 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    151 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    151 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    164 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    164 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    164 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    164 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "gen_wsplitter.aw_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_rsplitter.ar_split" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_wsplitter.w_burst_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[2]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[3]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[4]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[5]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[6]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[7]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[8]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[9]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[11]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[12]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[13]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[14]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/gen_rsplitter.araddr_incr_d_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[2]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[3]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[4]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[5]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[6]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[7]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[8]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[9]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[11]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[12]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[13]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[14]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/gen_wsplitter.awaddr_incr_d_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.ar_target_mi_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.s_ardest_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.ar_target_mi_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.s_ardest_d_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[698] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[699] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[700] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[701] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[702] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[703] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[704] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[705] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[706] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[707] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[708] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[709] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[710] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[711] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[712] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[713] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[714] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[715] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[716] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[717] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[718] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[719] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[720] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[721] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[722] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[723] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[724] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[725] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[726] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[727] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[728] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[729] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[730] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[731] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[732] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[733] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[734] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[735] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[736] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[737] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[738] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[739] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[740] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[741] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[742] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[743] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[744] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[745] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[746] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[747] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[748] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[749] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[750] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[751] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[752] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[753] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[754] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[755] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[756] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[757] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[758] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[759] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[760] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[761] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[762] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[763] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[764] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[765] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[766] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[767] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[768] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[769] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[770] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[771] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[772] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[773] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[774] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[775] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[776] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[777] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[778] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[779] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[780] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[781] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[782] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[783] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[784] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[785] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[786] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[787] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[788] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[789] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[790] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[791] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[792] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[793] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[794] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /i_0/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[795] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[3]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.aw_target_mi_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.s_awdest_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.aw_target_mi_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.s_awdest_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[3]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_0/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][0]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][1]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][2]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][3]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][3]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][4]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][4]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][5]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][5]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][6]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][6]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][7]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][8]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][8]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][9]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][9]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][10]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][10]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][11]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][11]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][12]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][12]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][13]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][13]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][14]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][14]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/i_1/converter.wrap_narrow_inst/w_accum_reg[user][15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]' (FDR) to 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[1]' (FDR) to 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1030]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1031]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1032]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1033]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1034]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1035]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1036]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1037]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1038]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1040]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1041]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[159]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1042]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[160]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1043]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[161]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[162]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1030]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1032]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1034]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1040]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[159]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1042]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[160]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1043]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[161]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1044]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[162]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[136]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[137]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[138]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[139]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[140]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[141]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[142]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:49 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 51169 ; free virtual = 52888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_si_converter_v1_0_7_top__GB0     |           1|      1762|
|2     |sc_si_converter_v1_0_7_top__GB1     |           1|      4778|
|3     |s00_entry_pipeline_imp_1C3JDRS__GC0 |           1|       959|
|4     |bd_48ac__GC0                        |           1|      5714|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:04:04 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52310 ; free virtual = 54029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:04:07 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52252 ; free virtual = 53971
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_si_converter_v1_0_7_top__GB0     |           1|      1760|
|2     |sc_si_converter_v1_0_7_top__GB1     |           1|      4778|
|3     |s00_entry_pipeline_imp_1C3JDRS__GC0 |           1|       959|
|4     |bd_48ac__GC0                        |           1|      5487|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:04:13 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52242 ; free virtual = 53961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:04:14 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52240 ; free virtual = 53959
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:04:14 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52240 ; free virtual = 53959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:01 ; elapsed = 00:04:15 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52237 ; free virtual = 53956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:01 ; elapsed = 00:04:15 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52237 ; free virtual = 53956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:02 ; elapsed = 00:04:16 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52236 ; free virtual = 53955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:04:16 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52236 ; free virtual = 53955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[15] | 1058   | 1058       | 1058   | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[15] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     6|
|2     |LUT1    |   156|
|3     |LUT2    |   490|
|4     |LUT3    |   757|
|5     |LUT4    |   498|
|6     |LUT5    |   681|
|7     |LUT6    |   799|
|8     |SRL16E  |   192|
|9     |SRLC32E |   277|
|10    |FDRE    |  3056|
|11    |FDSE    |    57|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                                                |Module                                                 |Cells |
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                                                     |                                                       |  6969|
|2     |  inst                                                                                  |bd_48ac                                                |  6969|
|3     |    m00_exit_pipeline                                                                   |m00_exit_pipeline_imp_CVVFJV                           |   554|
|4     |      m00_exit                                                                          |bd_48ac_m00e_0                                         |   554|
|5     |        inst                                                                            |sc_exit_v1_0_8_top                                     |   554|
|6     |          exit_inst                                                                     |sc_exit_v1_0_8_exit                                    |    14|
|7     |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter                                |   537|
|8     |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s                                     |   534|
|9     |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel                          |    75|
|10    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm_415                      |    14|
|11    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_416                  |    61|
|12    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_417                        |    59|
|13    |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel_407                       |    66|
|14    |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo_413                     |    49|
|15    |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0_414     |    15|
|16    |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice                      |   126|
|17    |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice                     |    36|
|18    |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_410                 |    41|
|19    |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1_411 |     6|
|20    |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2_412 |    43|
|21    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel                          |   202|
|22    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm_409                      |    16|
|23    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator                      |    61|
|24    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd                            |    61|
|25    |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress                         |   125|
|26    |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel_408                       |    64|
|27    |    m00_nodes                                                                           |m00_nodes_imp_Z1B1P3                                   |    36|
|28    |      m00_ar_node                                                                       |bd_48ac_m00arn_0                                       |     6|
|29    |        inst                                                                            |sc_node_v1_0_10_top                                    |     6|
|30    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_406                         |     2|
|31    |      m00_aw_node                                                                       |bd_48ac_m00awn_0                                       |     6|
|32    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0                    |     6|
|33    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_405         |     2|
|34    |      m00_b_node                                                                        |bd_48ac_m00bn_0                                        |     9|
|35    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1                    |     9|
|36    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_404         |     5|
|37    |      m00_r_node                                                                        |bd_48ac_m00rn_0                                        |     9|
|38    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2                    |     9|
|39    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_403         |     5|
|40    |      m00_w_node                                                                        |bd_48ac_m00wn_0                                        |     6|
|41    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3                    |     6|
|42    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_402         |     2|
|43    |    m01_exit_pipeline                                                                   |m01_exit_pipeline_imp_FWTRCR                           |   622|
|44    |      m01_exit                                                                          |bd_48ac_m01e_0                                         |   622|
|45    |        inst                                                                            |sc_exit_v1_0_8_top__parameterized0                     |   622|
|46    |          exit_inst                                                                     |sc_exit_v1_0_8_exit__parameterized0                    |    12|
|47    |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter__parameterized0                |   607|
|48    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s__parameterized0                     |   604|
|49    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel__parameterized0          |    77|
|50    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm_399                      |    15|
|51    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator__parameterized0_400  |    62|
|52    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd__parameterized0_401        |    60|
|53    |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel_391                       |    65|
|54    |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo_397                     |    51|
|55    |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0_398     |    12|
|56    |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice__parameterized1      |   161|
|57    |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice__parameterized6     |    56|
|58    |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice__parameterized6_394 |    57|
|59    |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1_395 |     5|
|60    |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2_396 |    43|
|61    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel__parameterized0          |   238|
|62    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm_393                      |    16|
|63    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator__parameterized0      |    61|
|64    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd__parameterized0            |    61|
|65    |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress__parameterized0         |   161|
|66    |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel_392                       |    62|
|67    |    m01_nodes                                                                           |m01_nodes_imp_1R2BU3L                                  |    36|
|68    |      m01_ar_node                                                                       |bd_48ac_m01arn_0                                       |     6|
|69    |        inst                                                                            |sc_node_v1_0_10_top__2                                 |     6|
|70    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_390                         |     2|
|71    |      m01_aw_node                                                                       |bd_48ac_m01awn_0                                       |     6|
|72    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__2                 |     6|
|73    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_389         |     2|
|74    |      m01_b_node                                                                        |bd_48ac_m01bn_0                                        |     9|
|75    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__2                 |     9|
|76    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_388         |     5|
|77    |      m01_r_node                                                                        |bd_48ac_m01rn_0                                        |     9|
|78    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__2                 |     9|
|79    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_387         |     5|
|80    |      m01_w_node                                                                        |bd_48ac_m01wn_0                                        |     6|
|81    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__2                 |     6|
|82    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_386         |     2|
|83    |    m02_exit_pipeline                                                                   |m02_exit_pipeline_imp_19C6Z                            |   565|
|84    |      m02_exit                                                                          |bd_48ac_m02e_0                                         |   565|
|85    |        inst                                                                            |sc_exit_v1_0_8_top__parameterized1                     |   565|
|86    |          exit_inst                                                                     |sc_exit_v1_0_8_exit__parameterized1                    |    14|
|87    |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter__parameterized1                |   548|
|88    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s__parameterized1                     |   545|
|89    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel__parameterized1          |    74|
|90    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm                          |    14|
|91    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator__parameterized1_384  |    60|
|92    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd__parameterized1_385        |    58|
|93    |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel                           |    66|
|94    |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo                         |    49|
|95    |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0         |    15|
|96    |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice__parameterized3      |   134|
|97    |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice__parameterized8     |    40|
|98    |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice__parameterized8_383 |    45|
|99    |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1     |     6|
|100   |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2     |    43|
|101   |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel__parameterized1          |   206|
|102   |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm                          |    15|
|103   |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator__parameterized1      |    61|
|104   |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd__parameterized1            |    61|
|105   |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress__parameterized1         |   130|
|106   |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel                           |    64|
|107   |    m02_nodes                                                                           |m02_nodes_imp_185W3JU                                  |    36|
|108   |      m02_ar_node                                                                       |bd_48ac_m02arn_0                                       |     6|
|109   |        inst                                                                            |sc_node_v1_0_10_top__1                                 |     6|
|110   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler                             |     2|
|111   |      m02_aw_node                                                                       |bd_48ac_m02awn_0                                       |     6|
|112   |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__1                 |     6|
|113   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0             |     2|
|114   |      m02_b_node                                                                        |bd_48ac_m02bn_0                                        |     9|
|115   |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__1                 |     9|
|116   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1             |     5|
|117   |      m02_r_node                                                                        |bd_48ac_m02rn_0                                        |     9|
|118   |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__1                 |     9|
|119   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2             |     5|
|120   |      m02_w_node                                                                        |bd_48ac_m02wn_0                                        |     6|
|121   |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__1                 |     6|
|122   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3             |     2|
|123   |    s00_entry_pipeline                                                                  |s00_entry_pipeline_imp_1C3JDRS                         |  4197|
|124   |      s00_mmu                                                                           |bd_48ac_s00mmu_0                                       |   673|
|125   |        inst                                                                            |sc_mmu_v1_0_7_top                                      |   673|
|126   |          ar_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0           |   176|
|127   |          aw_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0_382       |   163|
|128   |          \gen_endpoint.decerr_slave_inst                                               |sc_mmu_v1_0_7_decerr_slave                             |   130|
|129   |          \gen_wroute_reg.wroute_split                                                  |sc_util_v1_0_4_axi_splitter                            |    24|
|130   |      s00_si_converter                                                                  |bd_48ac_s00sic_0                                       |  3478|
|131   |        inst                                                                            |sc_si_converter_v1_0_7_top                             |  3478|
|132   |          \converter.wrap_narrow_inst                                                   |sc_si_converter_v1_0_7_wrap_narrow                     |  2694|
|133   |            ar_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1_36        |   252|
|134   |            aw_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1_37        |   268|
|135   |            \gen_thread_loop[0].r_cmd_fifo                                              |sc_util_v1_0_4_axic_reg_srl_fifo                       |   130|
|136   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_359                             |     2|
|137   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_360                             |     2|
|138   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_361                             |     2|
|139   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_362                             |     2|
|140   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_363                             |     2|
|141   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_364                             |     2|
|142   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_365                             |     2|
|143   |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_366                             |     2|
|144   |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_367                             |     3|
|145   |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_368                             |     3|
|146   |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_369                             |     4|
|147   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_370                             |     2|
|148   |              \gen_srls[20].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_371                             |     3|
|149   |              \gen_srls[21].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_372                             |     3|
|150   |              \gen_srls[22].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_373                             |     4|
|151   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_374                             |     2|
|152   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_375                             |     2|
|153   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_376                             |     3|
|154   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_377                             |     2|
|155   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_378                             |     2|
|156   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_379                             |     2|
|157   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_380                             |     2|
|158   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_381                             |     2|
|159   |            \gen_thread_loop[0].r_payld_fifo                                            |sc_si_converter_v1_0_7_offset_fifo                     |   599|
|160   |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_216   |   128|
|161   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_347                             |     4|
|162   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_348                             |     3|
|163   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_349                             |     4|
|164   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_350                             |    15|
|165   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_351                             |     4|
|166   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_352                             |     6|
|167   |                \gen_srls[4].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_353                             |     2|
|168   |                \gen_srls[5].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_354                             |     7|
|169   |                \gen_srls[6].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_355                             |     4|
|170   |                \gen_srls[7].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_356                             |     3|
|171   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_357                             |     3|
|172   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_358                             |     3|
|173   |              \gen_srls[100].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_217             |     1|
|174   |              \gen_srls[101].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_218             |     1|
|175   |              \gen_srls[102].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_219             |     1|
|176   |              \gen_srls[103].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_220             |     1|
|177   |              \gen_srls[104].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_221             |     1|
|178   |              \gen_srls[105].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_222             |     1|
|179   |              \gen_srls[106].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_223             |     1|
|180   |              \gen_srls[107].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_224             |     1|
|181   |              \gen_srls[108].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_225             |     1|
|182   |              \gen_srls[109].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_226             |     1|
|183   |              \gen_srls[110].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_227             |     1|
|184   |              \gen_srls[111].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_228             |     1|
|185   |              \gen_srls[112].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_229             |     1|
|186   |              \gen_srls[113].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_230             |     1|
|187   |              \gen_srls[114].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_231             |     1|
|188   |              \gen_srls[115].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_232             |     1|
|189   |              \gen_srls[116].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_233             |     1|
|190   |              \gen_srls[117].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_234             |     1|
|191   |              \gen_srls[118].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_235             |     1|
|192   |              \gen_srls[119].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_236             |     1|
|193   |              \gen_srls[120].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_237             |     1|
|194   |              \gen_srls[121].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_238             |     1|
|195   |              \gen_srls[122].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_239             |     1|
|196   |              \gen_srls[123].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_240             |     1|
|197   |              \gen_srls[124].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_241             |     1|
|198   |              \gen_srls[125].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_242             |     1|
|199   |              \gen_srls[126].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_243             |     1|
|200   |              \gen_srls[127].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_244             |     1|
|201   |              \gen_srls[128].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_245             |     1|
|202   |              \gen_srls[129].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_246             |     1|
|203   |              \gen_srls[130].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_247             |     1|
|204   |              \gen_srls[131].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_248             |     1|
|205   |              \gen_srls[132].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_249             |     1|
|206   |              \gen_srls[133].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_250             |     1|
|207   |              \gen_srls[134].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_251             |     1|
|208   |              \gen_srls[135].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_252             |     1|
|209   |              \gen_srls[136].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_253             |     1|
|210   |              \gen_srls[137].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_254             |     1|
|211   |              \gen_srls[138].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_255             |     1|
|212   |              \gen_srls[139].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_256             |     1|
|213   |              \gen_srls[140].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_257             |     1|
|214   |              \gen_srls[141].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_258             |     1|
|215   |              \gen_srls[142].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_259             |     1|
|216   |              \gen_srls[143].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_260             |     1|
|217   |              \gen_srls[145].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_261             |     1|
|218   |              \gen_srls[146].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_262             |     7|
|219   |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_263             |     2|
|220   |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_264             |     1|
|221   |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_265             |     1|
|222   |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_266             |     1|
|223   |              \gen_srls[20].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_267             |     1|
|224   |              \gen_srls[21].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_268             |     1|
|225   |              \gen_srls[22].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_269             |     1|
|226   |              \gen_srls[23].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_270             |     1|
|227   |              \gen_srls[24].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_271             |     1|
|228   |              \gen_srls[25].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_272             |     1|
|229   |              \gen_srls[26].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_273             |     1|
|230   |              \gen_srls[27].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_274             |     1|
|231   |              \gen_srls[28].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_275             |     1|
|232   |              \gen_srls[29].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_276             |     1|
|233   |              \gen_srls[30].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_277             |     1|
|234   |              \gen_srls[31].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_278             |     1|
|235   |              \gen_srls[32].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_279             |     1|
|236   |              \gen_srls[33].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_280             |     1|
|237   |              \gen_srls[34].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_281             |     1|
|238   |              \gen_srls[35].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_282             |     1|
|239   |              \gen_srls[36].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_283             |     1|
|240   |              \gen_srls[37].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_284             |     1|
|241   |              \gen_srls[38].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_285             |     1|
|242   |              \gen_srls[39].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_286             |     1|
|243   |              \gen_srls[40].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_287             |     1|
|244   |              \gen_srls[41].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_288             |     1|
|245   |              \gen_srls[42].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_289             |     1|
|246   |              \gen_srls[43].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_290             |     1|
|247   |              \gen_srls[44].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_291             |     1|
|248   |              \gen_srls[45].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_292             |     1|
|249   |              \gen_srls[46].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_293             |     1|
|250   |              \gen_srls[47].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_294             |     1|
|251   |              \gen_srls[48].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_295             |     1|
|252   |              \gen_srls[49].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_296             |     1|
|253   |              \gen_srls[50].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_297             |     1|
|254   |              \gen_srls[51].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_298             |     1|
|255   |              \gen_srls[52].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_299             |     1|
|256   |              \gen_srls[53].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_300             |     1|
|257   |              \gen_srls[54].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_301             |     1|
|258   |              \gen_srls[55].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_302             |     1|
|259   |              \gen_srls[56].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_303             |     1|
|260   |              \gen_srls[57].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_304             |     1|
|261   |              \gen_srls[58].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_305             |     1|
|262   |              \gen_srls[59].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_306             |     1|
|263   |              \gen_srls[60].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_307             |     1|
|264   |              \gen_srls[61].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_308             |     1|
|265   |              \gen_srls[62].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_309             |     1|
|266   |              \gen_srls[63].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_310             |     1|
|267   |              \gen_srls[64].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_311             |     1|
|268   |              \gen_srls[65].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_312             |     1|
|269   |              \gen_srls[66].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_313             |     1|
|270   |              \gen_srls[67].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_314             |     1|
|271   |              \gen_srls[68].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_315             |     1|
|272   |              \gen_srls[69].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_316             |     1|
|273   |              \gen_srls[70].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_317             |     1|
|274   |              \gen_srls[71].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_318             |     1|
|275   |              \gen_srls[72].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_319             |     1|
|276   |              \gen_srls[73].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_320             |     1|
|277   |              \gen_srls[74].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_321             |     1|
|278   |              \gen_srls[75].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_322             |     1|
|279   |              \gen_srls[76].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_323             |     1|
|280   |              \gen_srls[77].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_324             |     1|
|281   |              \gen_srls[78].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_325             |     1|
|282   |              \gen_srls[79].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_326             |     1|
|283   |              \gen_srls[80].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_327             |     1|
|284   |              \gen_srls[81].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_328             |     1|
|285   |              \gen_srls[82].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_329             |     1|
|286   |              \gen_srls[83].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_330             |     1|
|287   |              \gen_srls[84].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_331             |     1|
|288   |              \gen_srls[85].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_332             |     1|
|289   |              \gen_srls[86].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_333             |     1|
|290   |              \gen_srls[87].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_334             |     1|
|291   |              \gen_srls[88].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_335             |     1|
|292   |              \gen_srls[89].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_336             |     1|
|293   |              \gen_srls[90].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_337             |     1|
|294   |              \gen_srls[91].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_338             |     1|
|295   |              \gen_srls[92].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_339             |     1|
|296   |              \gen_srls[93].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_340             |     1|
|297   |              \gen_srls[94].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_341             |     1|
|298   |              \gen_srls[95].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_342             |     1|
|299   |              \gen_srls[96].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_343             |     1|
|300   |              \gen_srls[97].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_344             |     1|
|301   |              \gen_srls[98].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_345             |     1|
|302   |              \gen_srls[99].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_346             |     1|
|303   |            w_cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1       |   244|
|304   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_196                             |     3|
|305   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_197                             |     2|
|306   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_198                             |     2|
|307   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_199                             |     6|
|308   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_200                             |     3|
|309   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_201                             |     5|
|310   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_202                             |     3|
|311   |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_203                             |     3|
|312   |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_204                             |     3|
|313   |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_205                             |     3|
|314   |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_206                             |     4|
|315   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_207                             |     2|
|316   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_208                             |     2|
|317   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_209                             |     2|
|318   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_210                             |     2|
|319   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_211                             |     2|
|320   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_212                             |     2|
|321   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_213                             |     2|
|322   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_214                             |     2|
|323   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_215                             |     2|
|324   |            w_payld_fifo                                                                |sc_si_converter_v1_0_7_offset_fifo__parameterized0     |   524|
|325   |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0       |   134|
|326   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_184                             |     2|
|327   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_185                             |     8|
|328   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_186                             |    23|
|329   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_187                             |     2|
|330   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_188                             |     2|
|331   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_189                             |     2|
|332   |                \gen_srls[4].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_190                             |     3|
|333   |                \gen_srls[5].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_191                             |     3|
|334   |                \gen_srls[6].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_192                             |     3|
|335   |                \gen_srls[7].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_193                             |     7|
|336   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_194                             |     3|
|337   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_195                             |     4|
|338   |              \gen_srls[100].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0                 |     1|
|339   |              \gen_srls[101].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_38              |     1|
|340   |              \gen_srls[102].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_39              |     1|
|341   |              \gen_srls[103].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_40              |     1|
|342   |              \gen_srls[104].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_41              |     1|
|343   |              \gen_srls[105].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_42              |     1|
|344   |              \gen_srls[106].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_43              |     1|
|345   |              \gen_srls[107].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_44              |     1|
|346   |              \gen_srls[108].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_45              |     1|
|347   |              \gen_srls[109].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_46              |     1|
|348   |              \gen_srls[110].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_47              |     1|
|349   |              \gen_srls[111].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_48              |     1|
|350   |              \gen_srls[112].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_49              |     1|
|351   |              \gen_srls[113].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_50              |     1|
|352   |              \gen_srls[114].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_51              |     1|
|353   |              \gen_srls[115].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_52              |     1|
|354   |              \gen_srls[116].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_53              |     1|
|355   |              \gen_srls[117].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_54              |     1|
|356   |              \gen_srls[118].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_55              |     1|
|357   |              \gen_srls[119].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_56              |     1|
|358   |              \gen_srls[120].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_57              |     1|
|359   |              \gen_srls[121].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_58              |     1|
|360   |              \gen_srls[122].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_59              |     1|
|361   |              \gen_srls[123].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_60              |     1|
|362   |              \gen_srls[124].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_61              |     1|
|363   |              \gen_srls[125].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_62              |     1|
|364   |              \gen_srls[126].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_63              |     1|
|365   |              \gen_srls[127].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_64              |     1|
|366   |              \gen_srls[128].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_65              |     1|
|367   |              \gen_srls[129].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_66              |     1|
|368   |              \gen_srls[130].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_67              |     1|
|369   |              \gen_srls[131].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_68              |     1|
|370   |              \gen_srls[132].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_69              |     1|
|371   |              \gen_srls[133].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_70              |     1|
|372   |              \gen_srls[134].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_71              |     1|
|373   |              \gen_srls[135].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_72              |     1|
|374   |              \gen_srls[136].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_73              |     1|
|375   |              \gen_srls[137].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_74              |     1|
|376   |              \gen_srls[138].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_75              |     1|
|377   |              \gen_srls[139].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_76              |     1|
|378   |              \gen_srls[140].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_77              |     1|
|379   |              \gen_srls[141].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_78              |     1|
|380   |              \gen_srls[142].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_79              |     1|
|381   |              \gen_srls[143].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_80              |     1|
|382   |              \gen_srls[144].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_81              |     1|
|383   |              \gen_srls[145].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_82              |     1|
|384   |              \gen_srls[146].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_83              |     1|
|385   |              \gen_srls[147].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_84              |     1|
|386   |              \gen_srls[148].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_85              |     1|
|387   |              \gen_srls[149].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_86              |     1|
|388   |              \gen_srls[150].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_87              |     1|
|389   |              \gen_srls[151].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_88              |     1|
|390   |              \gen_srls[152].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_89              |     1|
|391   |              \gen_srls[153].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_90              |     1|
|392   |              \gen_srls[154].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_91              |     1|
|393   |              \gen_srls[155].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_92              |     1|
|394   |              \gen_srls[156].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_93              |     1|
|395   |              \gen_srls[157].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_94              |     1|
|396   |              \gen_srls[158].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_95              |     1|
|397   |              \gen_srls[159].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_96              |     1|
|398   |              \gen_srls[160].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_97              |     1|
|399   |              \gen_srls[161].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_98              |     1|
|400   |              \gen_srls[162].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_99              |     1|
|401   |              \gen_srls[163].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_100             |     1|
|402   |              \gen_srls[164].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_101             |     1|
|403   |              \gen_srls[165].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_102             |     1|
|404   |              \gen_srls[166].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_103             |     1|
|405   |              \gen_srls[167].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_104             |     1|
|406   |              \gen_srls[168].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_105             |     1|
|407   |              \gen_srls[169].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_106             |     1|
|408   |              \gen_srls[170].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_107             |     1|
|409   |              \gen_srls[171].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_108             |     1|
|410   |              \gen_srls[172].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_109             |     1|
|411   |              \gen_srls[173].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_110             |     1|
|412   |              \gen_srls[174].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_111             |     1|
|413   |              \gen_srls[175].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_112             |     1|
|414   |              \gen_srls[176].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_113             |     1|
|415   |              \gen_srls[177].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_114             |     1|
|416   |              \gen_srls[178].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_115             |     1|
|417   |              \gen_srls[179].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_116             |     1|
|418   |              \gen_srls[180].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_117             |     1|
|419   |              \gen_srls[181].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_118             |     1|
|420   |              \gen_srls[182].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_119             |     1|
|421   |              \gen_srls[183].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_120             |     1|
|422   |              \gen_srls[184].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_121             |     1|
|423   |              \gen_srls[185].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_122             |     1|
|424   |              \gen_srls[186].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_123             |     1|
|425   |              \gen_srls[187].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_124             |     1|
|426   |              \gen_srls[188].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_125             |     1|
|427   |              \gen_srls[189].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_126             |     1|
|428   |              \gen_srls[190].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_127             |     1|
|429   |              \gen_srls[191].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_128             |     1|
|430   |              \gen_srls[192].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_129             |     1|
|431   |              \gen_srls[193].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_130             |     1|
|432   |              \gen_srls[194].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_131             |     1|
|433   |              \gen_srls[195].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_132             |     1|
|434   |              \gen_srls[196].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_133             |     1|
|435   |              \gen_srls[197].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_134             |     1|
|436   |              \gen_srls[198].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_135             |     1|
|437   |              \gen_srls[199].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_136             |     1|
|438   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_137             |     2|
|439   |              \gen_srls[200].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_138             |     1|
|440   |              \gen_srls[201].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_139             |     1|
|441   |              \gen_srls[202].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_140             |     1|
|442   |              \gen_srls[203].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_141             |     1|
|443   |              \gen_srls[204].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_142             |     1|
|444   |              \gen_srls[205].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_143             |     1|
|445   |              \gen_srls[206].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_144             |     1|
|446   |              \gen_srls[207].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_145             |     1|
|447   |              \gen_srls[208].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_146             |     1|
|448   |              \gen_srls[209].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_147             |     1|
|449   |              \gen_srls[210].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_148             |     1|
|450   |              \gen_srls[211].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_149             |     1|
|451   |              \gen_srls[212].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_150             |     1|
|452   |              \gen_srls[213].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_151             |     1|
|453   |              \gen_srls[214].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_152             |     1|
|454   |              \gen_srls[215].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_153             |     1|
|455   |              \gen_srls[216].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_154             |     1|
|456   |              \gen_srls[217].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_155             |     1|
|457   |              \gen_srls[218].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_156             |     1|
|458   |              \gen_srls[219].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_157             |     1|
|459   |              \gen_srls[220].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_158             |     1|
|460   |              \gen_srls[221].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_159             |     1|
|461   |              \gen_srls[222].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_160             |     1|
|462   |              \gen_srls[223].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_161             |     7|
|463   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_162             |     1|
|464   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_163             |     1|
|465   |              \gen_srls[80].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_164             |     1|
|466   |              \gen_srls[81].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_165             |     1|
|467   |              \gen_srls[82].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_166             |     1|
|468   |              \gen_srls[83].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_167             |     1|
|469   |              \gen_srls[84].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_168             |     1|
|470   |              \gen_srls[85].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_169             |     1|
|471   |              \gen_srls[86].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_170             |     1|
|472   |              \gen_srls[87].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_171             |     1|
|473   |              \gen_srls[88].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_172             |     1|
|474   |              \gen_srls[89].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_173             |     1|
|475   |              \gen_srls[90].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_174             |     1|
|476   |              \gen_srls[91].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_175             |     1|
|477   |              \gen_srls[92].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_176             |     1|
|478   |              \gen_srls[93].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_177             |     1|
|479   |              \gen_srls[94].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_178             |     1|
|480   |              \gen_srls[95].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_179             |     1|
|481   |              \gen_srls[96].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_180             |     1|
|482   |              \gen_srls[97].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_181             |     1|
|483   |              \gen_srls[98].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_182             |     1|
|484   |              \gen_srls[99].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_183             |     1|
|485   |          splitter_inst                                                                 |sc_si_converter_v1_0_7_splitter                        |   784|
|486   |            ar_cmd_reg                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized1           |   204|
|487   |            aw_cmd_reg                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized1_21        |   199|
|488   |            \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2       |    32|
|489   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_35                              |     3|
|490   |            \gen_wsplitter.w_split_fifo                                                 |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3       |    75|
|491   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_26                              |     4|
|492   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_27                              |     2|
|493   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_28                              |     2|
|494   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_29                              |     2|
|495   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_30                              |     2|
|496   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_31                              |     2|
|497   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_32                              |     2|
|498   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_33                              |     2|
|499   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_34                              |     3|
|500   |            \gen_wsplitter.wsplit_first_offset_fifo                                     |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4       |    32|
|501   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_24                              |     2|
|502   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_25                              |     3|
|503   |            \gen_wsplitter.wsplit_last_offset_fifo                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_22    |    37|
|504   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl                                 |     5|
|505   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_23                              |     4|
|506   |      s00_transaction_regulator                                                         |bd_48ac_s00tr_0                                        |    46|
|507   |        inst                                                                            |sc_transaction_regulator_v1_0_8_top                    |    46|
|508   |          \gen_endpoint.gen_r_singleorder.r_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder            |    24|
|509   |          \gen_endpoint.gen_w_singleorder.w_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder_20         |    22|
|510   |    s00_nodes                                                                           |s00_nodes_imp_1FAO4F6                                  |    30|
|511   |      s00_ar_node                                                                       |bd_48ac_sarn_0                                         |     6|
|512   |        inst                                                                            |sc_node_v1_0_10_top__parameterized4                    |     6|
|513   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized4             |     2|
|514   |      s00_aw_node                                                                       |bd_48ac_sawn_0                                         |     6|
|515   |        inst                                                                            |sc_node_v1_0_10_top__parameterized5                    |     6|
|516   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized5             |     2|
|517   |      s00_b_node                                                                        |bd_48ac_sbn_0                                          |     6|
|518   |        inst                                                                            |sc_node_v1_0_10_top__parameterized6                    |     6|
|519   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized6             |     2|
|520   |      s00_r_node                                                                        |bd_48ac_srn_0                                          |     6|
|521   |        inst                                                                            |sc_node_v1_0_10_top__parameterized7                    |     6|
|522   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized7             |     2|
|523   |      s00_w_node                                                                        |bd_48ac_swn_0                                          |     6|
|524   |        inst                                                                            |sc_node_v1_0_10_top__parameterized8                    |     6|
|525   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized8             |     2|
|526   |    switchboards                                                                        |switchboards_imp_1MKJLH2                               |   893|
|527   |      b_la_out_swbd                                                                     |bd_48ac_boutsw_0                                       |     2|
|528   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized2              |     2|
|529   |          \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized1                     |     2|
|530   |      i_nodes                                                                           |i_nodes_imp_6FNK9A                                     |   854|
|531   |        i_ar_node                                                                       |bd_48ac_arni_0                                         |    73|
|532   |          inst                                                                          |sc_node_v1_0_10_top__parameterized9                    |    73|
|533   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized9             |    66|
|534   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_16                        |     4|
|535   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo_17                                |    60|
|536   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo_18                            |    60|
|537   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_19              |     9|
|538   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized4             |     3|
|539   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized8_15             |     3|
|540   |        i_aw_node                                                                       |bd_48ac_awni_0                                         |    73|
|541   |          inst                                                                          |sc_node_v1_0_10_top__parameterized10                   |    73|
|542   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized10            |    66|
|543   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_11                        |     4|
|544   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo_12                                |    60|
|545   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo_13                            |    60|
|546   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_14              |     9|
|547   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized5             |     3|
|548   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized8_10             |     3|
|549   |        i_b_node                                                                        |bd_48ac_bni_0                                          |    54|
|550   |          inst                                                                          |sc_node_v1_0_10_top__parameterized11                   |    54|
|551   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized11            |    16|
|552   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_8                         |     3|
|553   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized0                   |    11|
|554   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized0               |    11|
|555   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_9               |     6|
|556   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized6             |    34|
|557   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr_4                           |    13|
|558   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_5               |     7|
|559   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_6               |     6|
|560   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_7               |     7|
|561   |        i_r_node                                                                        |bd_48ac_rni_0                                          |   389|
|562   |          inst                                                                          |sc_node_v1_0_10_top__parameterized12                   |   389|
|563   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized12            |   351|
|564   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_2                         |     3|
|565   |              \gen_normal_area.gen_upsizer.inst_upsizer                                 |sc_node_v1_0_10_upsizer                                |   206|
|566   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized1                   |   140|
|567   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized1               |   140|
|568   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_3               |     6|
|569   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized7             |    34|
|570   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr                             |    13|
|571   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1                 |     7|
|572   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_0               |     6|
|573   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_1               |     7|
|574   |        i_w_node                                                                        |bd_48ac_wni_0                                          |   265|
|575   |          inst                                                                          |sc_node_v1_0_10_top__parameterized13                   |   265|
|576   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized13            |   258|
|577   |              \gen_normal_area.gen_downsizer.inst_downsizer                             |sc_node_v1_0_10_downsizer                              |     9|
|578   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator                           |     4|
|579   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo                                   |   243|
|580   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo                               |   243|
|581   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0                 |     8|
|582   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized8             |     3|
|583   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized8                |     3|
|584   |      r_la_out_swbd                                                                     |bd_48ac_routsw_0                                       |    37|
|585   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized4              |    37|
|586   |          \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized3                     |    37|
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:04:16 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52235 ; free virtual = 53955
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1612 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:12 ; elapsed = 00:03:07 . Memory (MB): peak = 3476.633 ; gain = 357.320 ; free physical = 52273 ; free virtual = 53992
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:04:16 . Memory (MB): peak = 3476.633 ; gain = 2034.031 ; free physical = 52273 ; free virtual = 53992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3476.633 ; gain = 0.000 ; free physical = 52193 ; free virtual = 53912
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
434 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:07 ; elapsed = 00:04:20 . Memory (MB): peak = 3476.633 ; gain = 2093.172 ; free physical = 52260 ; free virtual = 53979
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3476.633 ; gain = 0.000 ; free physical = 52260 ; free virtual = 53979
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_0_0, cache-ID = 9f7683ff4b67b59d
INFO: [Coretcl 2-1174] Renamed 585 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3500.645 ; gain = 0.000 ; free physical = 52213 ; free virtual = 53932
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_smartconnect_0_0_utilization_synth.rpt -pb design_1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 02:43:41 2021...
