{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474085544941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474085544942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 12:12:24 2016 " "Processing started: Sat Sep 17 12:12:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474085544942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474085544942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_pip -c ov5640_pip " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_pip -c ov5640_pip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474085544942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474085545286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos/cmos2_reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos/cmos2_reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos2_reg_config " "Found entity 1: cmos2_reg_config" {  } { { "rtl/cmos/cmos2_reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos2_reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos/cmos1_reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos/cmos1_reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos1_reg_config " "Found entity 1: cmos1_reg_config" {  } { { "rtl/cmos/cmos1_reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos1_reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl/cmos/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "rtl/cmos/CMOS_Capture.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/CMOS_Capture.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_pip.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_pip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_pip " "Found entity 1: ov5640_pip" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "rtl/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545355 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1474085545358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "rtl/Reset_Delay.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mirror_col_2x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mirror_col_2x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col_2X " "Found entity 1: Mirror_Col_2X" {  } { { "rtl/Mirror_Col_2X.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Mirror_Col_2X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "rtl/Line_Buffer.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "rtl/I2C_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "clock_pll.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack cmos2_reg_config.v(25) " "Verilog HDL Implicit Net warning at cmos2_reg_config.v(25): created implicit net for \"ack\"" {  } { { "rtl/cmos/cmos2_reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos2_reg_config.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1474085545376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end cmos2_reg_config.v(28) " "Verilog HDL Implicit Net warning at cmos2_reg_config.v(28): created implicit net for \"tr_end\"" {  } { { "rtl/cmos/cmos2_reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos2_reg_config.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1474085545376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack cmos1_reg_config.v(25) " "Verilog HDL Implicit Net warning at cmos1_reg_config.v(25): created implicit net for \"ack\"" {  } { { "rtl/cmos/cmos1_reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos1_reg_config.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1474085545376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end cmos1_reg_config.v(28) " "Verilog HDL Implicit Net warning at cmos1_reg_config.v(28): created implicit net for \"tr_end\"" {  } { { "rtl/cmos/cmos1_reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos1_reg_config.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1474085545376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK ov5640_pip.v(241) " "Verilog HDL Implicit Net warning at ov5640_pip.v(241): created implicit net for \"VGA_BLANK\"" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1474085545376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_2X.v(56) " "Verilog HDL Instantiation warning at Mirror_Col_2X.v(56): instance has no name" {  } { { "rtl/Mirror_Col_2X.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Mirror_Col_2X.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1474085545385 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_2X.v(63) " "Verilog HDL Instantiation warning at Mirror_Col_2X.v(63): instance has no name" {  } { { "rtl/Mirror_Col_2X.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Mirror_Col_2X.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1474085545385 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_2X.v(70) " "Verilog HDL Instantiation warning at Mirror_Col_2X.v(70): instance has no name" {  } { { "rtl/Mirror_Col_2X.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Mirror_Col_2X.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1474085545385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_pip " "Elaborating entity \"ov5640_pip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1474085545474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "rtl/ov5640_pip.v" "u2" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(24) " "Verilog HDL assignment warning at Reset_Delay.v(24): truncated value with size 32 to match size of target (22)" {  } { { "rtl/Reset_Delay.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Reset_Delay.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545491 "|ov5640_pip|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:u_clock_pll " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:u_clock_pll\"" {  } { { "rtl/ov5640_pip.v" "u_clock_pll" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:u_clock_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:u_clock_pll\|altpll:altpll_component\"" {  } { { "clock_pll.v" "altpll_component" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/clock_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:u_clock_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:u_clock_pll\|altpll:altpll_component\"" {  } { { "clock_pll.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/clock_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1474085545563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:u_clock_pll\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:u_clock_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545564 ""}  } { { "clock_pll.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/clock_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1474085545564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/clock_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll clock_pll:u_clock_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"clock_pll:u_clock_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos1_reg_config cmos1_reg_config:cmos1_reg_config_inst " "Elaborating entity \"cmos1_reg_config\" for hierarchy \"cmos1_reg_config:cmos1_reg_config_inst\"" {  } { { "rtl/ov5640_pip.v" "cmos1_reg_config_inst" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com cmos1_reg_config:cmos1_reg_config_inst\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"cmos1_reg_config:cmos1_reg_config_inst\|i2c_com:u1\"" {  } { { "rtl/cmos/cmos1_reg_config.v" "u1" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/cmos1_reg_config.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "rtl/cmos/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545637 "|ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)" {  } { { "rtl/cmos/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545637 "|ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(43) " "Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)" {  } { { "rtl/cmos/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/i2c_com.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545637 "|ov5640_pip|cmos1_reg_config:cmos1_reg_config_inst|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos2_reg_config cmos2_reg_config:cmos2_reg_config_inst " "Elaborating entity \"cmos2_reg_config\" for hierarchy \"cmos2_reg_config:cmos2_reg_config_inst\"" {  } { { "rtl/ov5640_pip.v" "cmos2_reg_config_inst" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u1_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u1_CMOS_Capture\"" {  } { { "rtl/ov5640_pip.v" "u1_CMOS_Capture" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "rtl/ov5640_pip.v" "u1" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.v(52) " "Verilog HDL assignment warning at VGA_Controller.v(52): truncated value with size 32 to match size of target (5)" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545647 "|ov5640_pip|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_Controller.v(55) " "Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (6)" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545647 "|ov5640_pip|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (5)" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545647 "|ov5640_pip|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(77) " "Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (10)" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545647 "|ov5640_pip|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (10)" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545647 "|ov5640_pip|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(97) " "Verilog HDL assignment warning at VGA_Controller.v(97): truncated value with size 32 to match size of target (10)" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545647 "|ov5640_pip|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(123) " "Verilog HDL assignment warning at VGA_Controller.v(123): truncated value with size 32 to match size of target (10)" {  } { { "rtl/VGA_Controller.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/VGA_Controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545647 "|ov5640_pip|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "rtl/ov5640_pip.v" "u6" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(374) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(374): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(419) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(419): truncated value with size 32 to match size of target (23)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(420) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(421) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(422) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(422): truncated value with size 32 to match size of target (23)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(423) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(423): truncated value with size 32 to match size of target (23)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(412) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(412) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(412) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474085545655 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(412) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(412): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545656 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545657 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545658 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545659 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(412) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(412)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474085545660 "|ov5640_pip|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1474085545682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545683 ""}  } { { "rtl/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1474085545683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_altpll " "Found entity 1: Sdram_PLL_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL_altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated " "Elaborating entity \"Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545747 "|ov5640_pip|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545748 "|ov5640_pip|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545748 "|ov5640_pip|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545748 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474085545750 "|ov5640_pip|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474085545750 "|ov5640_pip|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474085545750 "|ov5640_pip|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474085545751 "|ov5640_pip|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1474085545831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474085545831 ""}  } { { "rtl/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1474085545831 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_7bo1.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 161 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1474085545883 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_7bo1.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 164 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1474085545884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7bo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7bo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7bo1 " "Found entity 1: dcfifo_7bo1" {  } { { "db/dcfifo_7bo1.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7bo1 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated " "Elaborating entity \"dcfifo_7bo1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_7bo1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085545949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085545949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_7bo1.tdf" "rdptr_g1p" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085545950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_7bo1.tdf" "wrptr_g1p" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6i51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6i51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6i51 " "Found entity 1: altsyncram_6i51" {  } { { "db/altsyncram_6i51.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/altsyncram_6i51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6i51 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|altsyncram_6i51:fifo_ram " "Elaborating entity \"altsyncram_6i51\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|altsyncram_6i51:fifo_ram\"" {  } { { "db/dcfifo_7bo1.tdf" "fifo_ram" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_7bo1.tdf" "rs_brp" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_7bo1.tdf" "rs_dgwp" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe13" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_7bo1.tdf" "ws_dgrp" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_te9:dffpipe16 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_te9:dffpipe16\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe16" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474085546163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474085546163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_7bo1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_7bo1.tdf" "rdempty_eq_comp" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/dcfifo_7bo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474085546164 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1474085548368 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/cmos/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/i2c_com.v" 20 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_677.tdf" 46 2 0 } } { "rtl/cmos/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/i2c_com.v" 19 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/db/a_graycounter_2lc.tdf" 46 2 0 } } { "rtl/cmos/CMOS_Capture.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/cmos/CMOS_Capture.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1474085548447 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1474085548448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "rtl/ov5640_pip.v" "" { Text "E:/Project/AN5642/verilog/AX301/ov5640_pip/rtl/ov5640_pip.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474085549041 "|ov5640_pip|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1474085549041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1474085549257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1474085557980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1474085558324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1474085558324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2334 " "Implemented 2334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1474085558523 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1474085558523 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1474085558523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2182 " "Implemented 2182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1474085558523 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1474085558523 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1474085558523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1474085558523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474085558571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 12:12:38 2016 " "Processing ended: Sat Sep 17 12:12:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474085558571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474085558571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474085558571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474085558571 ""}
