{"Source Block": ["oh/common/hdl/clock_divider.v@50:60@HdlStmAssign", "\t  default : divcfg_dec[7:0] = 8'b0000000;   // others\n\tendcase\n   \n   //Divide by two special case\n   assign div2_sel = divcfg[3:0]==4'b0001;\n   assign div1_sel = divcfg[3:0]==4'b0000;\n    \n   always @ (posedge clkin or posedge reset)\n     if(reset)\n       counter[7:0] <= 8'b000001;\n     else      \n"], "Clone Blocks": [["oh/common/hdl/clock_divider.v@49:59", "          4'b0111 : divcfg_dec[7:0] = 8'b01000000;  // Divide by 128\n\t  default : divcfg_dec[7:0] = 8'b0000000;   // others\n\tendcase\n   \n   //Divide by two special case\n   assign div2_sel = divcfg[3:0]==4'b0001;\n   assign div1_sel = divcfg[3:0]==4'b0000;\n    \n   always @ (posedge clkin or posedge reset)\n     if(reset)\n       counter[7:0] <= 8'b000001;\n"]], "Diff Content": {"Delete": [], "Add": [[55, "   always @ (posedge clkin or posedge reset)\n"], [55, "     if(reset)              \n"], [55, "       divcfg_change <=1'b0;\n"], [55, "     else\n"], [55, "       begin\n"], [55, "\t  divcfg_change <= (divcfg_reg[3:0]^divcfg[3:0]);\t  \n"], [55, "\t  divcfg_reg[3:0] <=divcfg[3:0];\t  \n"], [55, "       end\n"]]}}