<?xml version="1.0"?>
<dblpperson name="Alexandre Levisse" pid="233/9845" n="24">
<person key="homepages/233/9845" mdate="2019-01-22">
<author pid="233/9845">Alexandre Levisse</author>
</person>
<r><article key="journals/access/LevisseBRAMNMVA20" mdate="2020-07-15">
<author orcid="0000-0002-8984-9793" pid="233/9845">Alexandre Levisse</author>
<author pid="00/10856">Marc Bocquet</author>
<author pid="254/9496">Marco Rios</author>
<author pid="199/7318">Mouhamad Alayan</author>
<author pid="89/10395">Mathieu Moreau</author>
<author pid="200/0294">Etienne Nowak</author>
<author pid="121/3737">Gabriel Molas</author>
<author pid="121/3716">Elisa Vianello</author>
<author pid="a/DavidAtienza">David Atienza</author>
<author pid="08/4890">Jean Michel Portal</author>
<title>Write Termination Circuits for RRAM: A Holistic Approach From Technology to Application Considerations.</title>
<pages>109297-109308</pages>
<year>2020</year>
<volume>8</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2020.3000867</ee>
<url>db/journals/access/access8.html#LevisseBRAMNMVA20</url>
</article>
</r>
<r><article key="journals/tc/SimonQRLZA20" mdate="2020-08-26">
<author orcid="0000-0001-7357-7204" pid="218/1220">William Andrew Simon</author>
<author orcid="0000-0002-2516-3899" pid="218/1206">Yasir Mahmood Qureshi</author>
<author pid="254/9496">Marco Rios</author>
<author orcid="0000-0002-8984-9793" pid="233/9845">Alexandre Levisse</author>
<author orcid="0000-0002-6971-1965" pid="07/9991">Marina Zapater</author>
<author orcid="0000-0001-9536-4947" pid="a/DavidAtienza">David Atienza</author>
<title>BLADE: An in-Cache Computing Architecture for Edge Devices.</title>
<pages>1349-1363</pages>
<year>2020</year>
<volume>69</volume>
<journal>IEEE Trans. Computers</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TC.2020.2972528</ee>
<url>db/journals/tc/tc69.html#SimonQRLZA20</url>
</article>
</r>
<r><article key="journals/tvlsi/DuchQWLBCA20" mdate="2020-10-26">
<author pid="179/2910">Loris Duch</author>
<author orcid="0000-0002-5760-090X" pid="75/6190">Miguel Pe&#243;n Quir&#243;s</author>
<author pid="123/8204">Pieter Weckx</author>
<author orcid="0000-0002-8984-9793" pid="233/9845">Alexandre Levisse</author>
<author pid="123/9117">Rub&#233;n Braojos</author>
<author pid="61/3302">Francky Catthoor</author>
<author orcid="0000-0001-9536-4947" pid="a/DavidAtienza">David Atienza</author>
<title>Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors.</title>
<pages>2122-2133</pages>
<year>2020</year>
<volume>28</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TVLSI.2020.3003471</ee>
<url>db/journals/tvlsi/tvlsi28.html#DuchQWLBCA20</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/TuliRLA20" mdate="2020-03-30">
<author pid="230/7974">Shikhar Tuli</author>
<author pid="254/9496">Marco Rios</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>RRAM-VAC: A Variability-Aware Controller for RRAM-based Memory Architectures.</title>
<pages>181-186</pages>
<year>2020</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASP-DAC47756.2020.9045220</ee>
<crossref>conf/aspdac/2020</crossref>
<url>db/conf/aspdac/aspdac2020.html#TuliRLA20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/NajibiLZAA20" mdate="2021-03-10">
<author pid="136/5831">Halima Najibi</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="74/5309">Mohamed M. Sabry Aly</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology.</title>
<pages>513-518</pages>
<year>2020</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3386263.3406923</ee>
<crossref>conf/glvlsi/2020</crossref>
<url>db/conf/glvlsi/glvlsi2020.html#NajibiLZAA20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icassp/LevisseRQA20" mdate="2020-07-23">
<author pid="233/9845">Alexandre Levisse</author>
<author pid="254/9496">Marco Rios</author>
<author pid="75/6190">Miguel Pe&#243;n Quir&#243;s</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>Exploration Methodology for BTI-Induced Failures on RRAM-Based Edge AI Systems.</title>
<pages>1549-1552</pages>
<year>2020</year>
<booktitle>ICASSP</booktitle>
<ee>https://doi.org/10.1109/ICASSP40776.2020.9054524</ee>
<crossref>conf/icassp/2020</crossref>
<url>db/conf/icassp/icassp2020.html#LevisseRQA20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/NajibiHLZVA20" mdate="2020-08-12">
<author pid="136/5831">Halima Najibi</author>
<author pid="272/2586">Jorge Hunter</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="119/0685">Miroslav Vasic</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>Enabling Optimal Power Generation of Flow Cell Arrays in 3D MPSoCs with On-Chip Switched Capacitor Converters.</title>
<pages>18-23</pages>
<year>2020</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI49217.2020.00014</ee>
<crossref>conf/isvlsi/2020</crossref>
<url>db/conf/isvlsi/isvlsi2020.html#NajibiHLZVA20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/SimonLZA20" mdate="2021-02-17">
<author pid="218/1220">William Andrew Simon</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>A Hybrid Cache HW/SW Stack for Optimizing Neural Network Runtime, Power and Endurance.</title>
<pages>94-99</pages>
<year>2020</year>
<booktitle>VLSI-SOC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SOC46417.2020.9344087</ee>
<crossref>conf/vlsi/2020</crossref>
<url>db/conf/vlsi/vlsisoc2020.html#SimonLZA20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-04107" mdate="2020-11-12">
<author pid="23/10801">Sergi Abadal</author>
<author pid="255/5365">Robert Guirado</author>
<author pid="243/3227">Hamidreza Taghvaee</author>
<author pid="55/4824">Akshay Jain</author>
<author pid="278/3254">Elana Pereira de Santana</author>
<author pid="139/9132">Peter Haring Bol&#237;var</author>
<author pid="216/2076">Mohamed Saeed Elsayed</author>
<author pid="36/10324">Renato Negra</author>
<author pid="14/6612">Zhenxing Wang</author>
<author pid="278/2503">Kun-Ta Wang</author>
<author pid="70/4926">Max C. Lemme</author>
<author pid="228/0432">Joshua Klein</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="a/DavidAtienza">David Atienza</author>
<author pid="43/2815">Davide Rossi</author>
<author pid="50/8932-1">Francesco Conti 0001</author>
<author pid="228/3330">Martino Dazzi</author>
<author pid="174/2075">Geethan Karunaratne</author>
<author pid="130/4143">Irem Boybat</author>
<author pid="15/6452">Abu Sebastian</author>
<title>Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors.</title>
<year>2020</year>
<volume>abs/2011.04107</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.04107</ee>
<url>db/journals/corr/corr2011.html#abs-2011-04107</url>
</article>
</r>
<r><article key="journals/tcas/AlayanMLBMNMVP19" mdate="2020-06-15">
<author orcid="0000-0001-5906-1973" pid="199/7318">Mouhamad Alayan</author>
<author pid="180/4643">Eloi Muhr</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="00/10856">Marc Bocquet</author>
<author orcid="0000-0002-2332-4273" pid="89/10395">Mathieu Moreau</author>
<author pid="200/0294">Etienne Nowak</author>
<author orcid="0000-0002-7345-4164" pid="121/3737">Gabriel Molas</author>
<author pid="121/3716">Elisa Vianello</author>
<author orcid="0000-0002-6722-053X" pid="08/4890">Jean Michel Portal</author>
<title>Switching Event Detection and Self-Termination Programming Circuit for Energy Efficient ReRAM Memory Arrays.</title>
<pages>748-752</pages>
<year>2019</year>
<volume>66-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCSII.2019.2908967</ee>
<url>db/journals/tcas/tcasII66.html#AlayanMLBMNMVP19</url>
</article>
</r>
<r><inproceedings key="conf/dac/SimonGLZA19" mdate="2019-08-29">
<author pid="218/1220">William Andrew Simon</author>
<author pid="241/4268">Juan Galicia</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture.</title>
<pages>83</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317741</ee>
<ee>http://ieeexplore.ieee.org/document/8806789</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#SimonGLZA19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/SimonQLZA19" mdate="2019-05-16">
<author pid="218/1220">William Andrew Simon</author>
<author pid="218/1206">Yasir Mahmood Qureshi</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>BLADE: A BitLine Accelerator for Devices on the Edge.</title>
<pages>207-212</pages>
<year>2019</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3299874.3317979</ee>
<crossref>conf/glvlsi/2019</crossref>
<url>db/conf/glvlsi/glvlsi2019.html#SimonQLZA19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/NajibiLZ19" mdate="2019-09-09">
<author pid="136/5831">Halima Najibi</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="07/9991">Marina Zapater</author>
<title>A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays.</title>
<pages>1-6</pages>
<year>2019</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/ISLPED.2019.8824895</ee>
<crossref>conf/islped/2019</crossref>
<url>db/conf/islped/islped2019.html#NajibiLZ19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nvmts/LevisseRSGA19" mdate="2020-03-09">
<author pid="233/9845">Alexandre Levisse</author>
<author pid="254/9496">Marco Rios</author>
<author pid="218/1220">William Andrew Simon</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>Functionality Enhanced Memories for Edge-AI Embedded Systems.</title>
<pages>1-4</pages>
<year>2019</year>
<booktitle>NVMTS</booktitle>
<ee>https://doi.org/10.1109/NVMTS47818.2019.8986214</ee>
<crossref>conf/nvmts/2019</crossref>
<url>db/conf/nvmts/nvmts2019.html#LevisseRSGA19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/samos/MathewCW0GVLW19" mdate="2019-08-09">
<author pid="169/7969">Deepak M. Mathew</author>
<author pid="171/2191">Andr&#233; Lucas Chinazzo</author>
<author pid="51/10052">Christian Weis</author>
<author pid="76/1646-1">Matthias Jung 0001</author>
<author pid="85/5413">Bastien Giraud</author>
<author pid="13/6934">Pascal Vivet</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="48/6980">Norbert Wehn</author>
<title>RRAMSpec: A Design Space Exploration Framework for High Density Resistive RAM.</title>
<pages>34-47</pages>
<year>2019</year>
<booktitle>SAMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-030-27562-4_3</ee>
<crossref>conf/samos/2019</crossref>
<url>db/conf/samos/samos2019.html#MathewCW0GVLW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/RiosSLZA19" mdate="2019-12-13">
<author pid="254/9496">Marco Rios</author>
<author pid="218/1220">William Andrew Simon</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="a/DavidAtienza">David Atienza</author>
<title>An Associativity-Agnostic in-Cache Computing Architecture Optimized for Multiplication.</title>
<pages>34-39</pages>
<year>2019</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2019.8920317</ee>
<crossref>conf/vlsi/2019</crossref>
<url>db/conf/vlsi/vlsisoc2019.html#RiosSLZA19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dcis/LevisseGNMP18" mdate="2020-06-15">
<author pid="233/9845">Alexandre Levisse</author>
<author pid="85/5413">Bastien Giraud</author>
<author pid="64/9428">Jean-Philippe No&#235;l</author>
<author orcid="0000-0002-2332-4273" pid="89/10395">Mathieu Moreau</author>
<author pid="08/4890">Jean Michel Portal</author>
<title>RRAM Crossbar Arrays for Storage Class Memory Applications: Throughput and Density Considerations.</title>
<pages>1-6</pages>
<year>2018</year>
<booktitle>DCIS</booktitle>
<ee>https://doi.org/10.1109/DCIS.2018.8681470</ee>
<crossref>conf/dcis/2018</crossref>
<url>db/conf/dcis/dcis2018.html#LevisseGNMP18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/irps/SassineNTRLCHNV18" mdate="2019-01-22">
<author pid="169/0865">Gilbert Sassine</author>
<author pid="207/1029">Cecile Nail</author>
<author pid="233/9295">Luc Tillie</author>
<author pid="233/9680">Diego Alfaro Robayo</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="121/3779">Carlo Cagli</author>
<author pid="178/4339">Khalil El Hajjam</author>
<author pid="119/8359">Jean-Francois Nodin</author>
<author pid="121/3716">Elisa Vianello</author>
<author pid="72/8556">Mathieu Bernard</author>
<author pid="121/3737">Gabriel Molas</author>
<author pid="200/0294">Etienne Nowak</author>
<title>Sub-pJ consumption and short latency time in RRAM arrays for high endurance applications.</title>
<pages>2-1</pages>
<year>2018</year>
<booktitle>IRPS</booktitle>
<ee>https://doi.org/10.1109/IRPS.2018.8353675</ee>
<crossref>conf/irps/2018</crossref>
<url>db/conf/irps/irps2018.html#SassineNTRLCHNV18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/NatarajLGNMPG17" mdate="2019-05-09">
<author pid="12/6842">M. Nataraj</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="85/5413">Bastien Giraud</author>
<author pid="64/9428">Jean-Philippe No&#235;l</author>
<author pid="40/9546">Pascal Andreas Meinerzhagen</author>
<author pid="08/4890">Jean Michel Portal</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Design methodology for area and energy efficient OxRAM-based non-volatile flip-flop.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050759</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#NatarajLGNMPG17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/LevisseGNMP17" mdate="2019-05-09">
<author pid="233/9845">Alexandre Levisse</author>
<author pid="85/5413">Bastien Giraud</author>
<author pid="64/9428">Jean-Philippe No&#235;l</author>
<author pid="89/10395">Mathieu Moreau</author>
<author pid="08/4890">Jean Michel Portal</author>
<title>High density emerging resistive memories: What are the limits?</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2017.7948104</ee>
<crossref>conf/lascas/2017</crossref>
<url>db/conf/lascas/lascas2017.html#LevisseGNMP17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/LevisseRGNMP17" mdate="2019-10-19">
<author pid="233/9845">Alexandre Levisse</author>
<author pid="130/4271">Pablo Royer</author>
<author pid="85/5413">Bastien Giraud</author>
<author pid="64/9428">Jean-Philippe No&#235;l</author>
<author orcid="0000-0002-2332-4273" pid="89/10395">Mathieu Moreau</author>
<author pid="08/4890">Jean Michel Portal</author>
<title>Architecture, design and technology guidelines for crosspoint memories.</title>
<pages>55-60</pages>
<year>2017</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1109/NANOARCH.2017.8053733</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/NANOARCH.2017.8053733</ee>
<crossref>conf/nanoarch/2017</crossref>
<url>db/conf/nanoarch/nanoarch2017.html#LevisseRGNMP17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/LevisseGNMP16" mdate="2019-10-19">
<author pid="233/9845">Alexandre Levisse</author>
<author pid="85/5413">Bastien Giraud</author>
<author pid="64/9428">Jean-Philippe Noel</author>
<author orcid="0000-0002-2332-4273" pid="89/10395">Mathieu Moreau</author>
<author pid="08/4890">Jean Michel Portal</author>
<title>Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures.</title>
<pages>7-12</pages>
<year>2016</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/2950067.2950073</ee>
<crossref>conf/nanoarch/2016</crossref>
<url>db/conf/nanoarch/nanoarch2016.html#LevisseGNMP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nvmts/LevisseGNMP15" mdate="2020-06-15">
<author pid="233/9845">Alexandre Levisse</author>
<author pid="85/5413">Bastien Giraud</author>
<author pid="64/9428">Jean-Philippe No&#235;l</author>
<author orcid="0000-0002-2332-4273" pid="89/10395">Mathieu Moreau</author>
<author pid="08/4890">Jean Michel Portal</author>
<title>SneakPath compensation circuit for programming and read operations in RRAM-based CrossPoint architectures.</title>
<pages>1-4</pages>
<year>2015</year>
<booktitle>NVMTS</booktitle>
<ee>https://doi.org/10.1109/NVMTS.2015.7457426</ee>
<crossref>conf/nvmts/2015</crossref>
<url>db/conf/nvmts/nvmts2015.html#LevisseGNMP15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/KritRCMLL14" mdate="2019-05-09">
<author pid="153/0346">S. Ben Krit</author>
<author pid="81/10534">Wenceslas Rahajandraibe</author>
<author pid="96/11469">K. Castellani-Couli&#233;</author>
<author pid="58/11319">Gilles Micolau</author>
<author pid="233/9845">Alexandre Levisse</author>
<author pid="153/0375">A. Lyoussi</author>
<title>Development of a digital tool for the simulation of a readout system dedicated for neutrons discrimination.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>LATW</booktitle>
<ee>https://doi.org/10.1109/LATW.2014.6841929</ee>
<crossref>conf/latw/2014</crossref>
<url>db/conf/latw/latw2014.html#KritRCMLL14</url>
</inproceedings>
</r>
<coauthors n="67" nc="1">
<co c="0"><na f="a/Abadal:Sergi" pid="23/10801">Sergi Abadal</na></co>
<co c="0"><na f="a/Alayan:Mouhamad" pid="199/7318">Mouhamad Alayan</na></co>
<co c="0"><na f="a/Atienza:David" pid="a/DavidAtienza">David Atienza</na></co>
<co c="0"><na f="b/Bernard:Mathieu" pid="72/8556">Mathieu Bernard</na></co>
<co c="0"><na f="b/Bocquet:Marc" pid="00/10856">Marc Bocquet</na></co>
<co c="0"><na f="b/Bol=iacute=var:Peter_Haring" pid="139/9132">Peter Haring Bol&#237;var</na></co>
<co c="0"><na f="b/Boybat:Irem" pid="130/4143">Irem Boybat</na></co>
<co c="0"><na f="b/Braojos:Rub=eacute=n" pid="123/9117">Rub&#233;n Braojos</na></co>
<co c="0"><na f="c/Cagli:Carlo" pid="121/3779">Carlo Cagli</na></co>
<co c="0"><na f="c/Catthoor:Francky" pid="61/3302">Francky Catthoor</na></co>
<co c="0"><na f="c/Chinazzo:Andr=eacute=_Lucas" pid="171/2191">Andr&#233; Lucas Chinazzo</na></co>
<co c="0"><na f="c/Conti_0001:Francesco" pid="50/8932-1">Francesco Conti 0001</na></co>
<co c="0" n="2"><na f="c/Couli=eacute==Castellani:Karine" pid="96/11469">Karine Couli&#233;-Castellani</na><na>K. Castellani-Couli&#233;</na></co>
<co c="0"><na f="d/Dazzi:Martino" pid="228/3330">Martino Dazzi</na></co>
<co c="0"><na f="d/Duch:Loris" pid="179/2910">Loris Duch</na></co>
<co c="0"><na f="e/Elsayed:Mohamed_Saeed" pid="216/2076">Mohamed Saeed Elsayed</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="0"><na f="g/Galicia:Juan" pid="241/4268">Juan Galicia</na></co>
<co c="0"><na f="g/Giraud:Bastien" pid="85/5413">Bastien Giraud</na></co>
<co c="0"><na f="g/Guirado:Robert" pid="255/5365">Robert Guirado</na></co>
<co c="0"><na f="h/Hajjam:Khalil_El" pid="178/4339">Khalil El Hajjam</na></co>
<co c="0"><na f="h/Hunter:Jorge" pid="272/2586">Jorge Hunter</na></co>
<co c="0"><na f="j/Jain:Akshay" pid="55/4824">Akshay Jain</na></co>
<co c="0"><na f="j/Jung_0001:Matthias" pid="76/1646-1">Matthias Jung 0001</na></co>
<co c="0"><na f="k/Karunaratne:Geethan" pid="174/2075">Geethan Karunaratne</na></co>
<co c="0"><na f="k/Klein:Joshua" pid="228/0432">Joshua Klein</na></co>
<co c="0"><na f="k/Krit:S=_Ben" pid="153/0346">S. Ben Krit</na></co>
<co c="0"><na f="l/Lemme:Max_C=" pid="70/4926">Max C. Lemme</na></co>
<co c="0"><na f="l/Lyoussi:A=" pid="153/0375">A. Lyoussi</na></co>
<co c="0"><na f="m/Mathew:Deepak_M=" pid="169/7969">Deepak M. Mathew</na></co>
<co c="0"><na f="m/Meinerzhagen:Pascal_Andreas" pid="40/9546">Pascal Andreas Meinerzhagen</na></co>
<co c="0"><na f="m/Micolau:Gilles" pid="58/11319">Gilles Micolau</na></co>
<co c="0"><na f="m/Molas:Gabriel" pid="121/3737">Gabriel Molas</na></co>
<co c="0"><na f="m/Moreau:Mathieu" pid="89/10395">Mathieu Moreau</na></co>
<co c="0"><na f="m/Muhr:Eloi" pid="180/4643">Eloi Muhr</na></co>
<co c="0"><na f="n/Nail:Cecile" pid="207/1029">Cecile Nail</na></co>
<co c="0"><na f="n/Najibi:Halima" pid="136/5831">Halima Najibi</na></co>
<co c="0"><na f="n/Nataraj:M=" pid="12/6842">M. Nataraj</na></co>
<co c="0"><na f="n/Negra:Renato" pid="36/10324">Renato Negra</na></co>
<co c="0" n="2"><na f="n/Nodin:Jean=Fran=ccedil=ois" pid="119/8359">Jean-Fran&#231;ois Nodin</na><na>Jean-Francois Nodin</na></co>
<co c="0" n="2"><na f="n/No=euml=l:Jean=Philippe" pid="64/9428">Jean-Philippe No&#235;l</na><na>Jean-Philippe Noel</na></co>
<co c="0"><na f="n/Nowak:Etienne" pid="200/0294">Etienne Nowak</na></co>
<co c="0"><na f="p/Portal:Jean_Michel" pid="08/4890">Jean Michel Portal</na></co>
<co c="0"><na f="q/Quir=oacute=s:Miguel_Pe=oacute=n" pid="75/6190">Miguel Pe&#243;n Quir&#243;s</na></co>
<co c="0"><na f="q/Qureshi:Yasir_Mahmood" pid="218/1206">Yasir Mahmood Qureshi</na></co>
<co c="0"><na f="r/Rahajandraibe:Wenceslas" pid="81/10534">Wenceslas Rahajandraibe</na></co>
<co c="0"><na f="r/Rios:Marco" pid="254/9496">Marco Rios</na></co>
<co c="0"><na f="r/Robayo:Diego_Alfaro" pid="233/9680">Diego Alfaro Robayo</na></co>
<co c="0"><na f="r/Rossi:Davide" pid="43/2815">Davide Rossi</na></co>
<co c="0"><na f="r/Royer:Pablo" pid="130/4271">Pablo Royer</na></co>
<co c="0" n="2"><na f="s/Sabry:Mohamed_M=" pid="74/5309">Mohamed M. Sabry</na><na>Mohamed M. Sabry Aly</na></co>
<co c="0"><na f="s/Santana:Elana_Pereira_de" pid="278/3254">Elana Pereira de Santana</na></co>
<co c="0"><na f="s/Sassine:Gilbert" pid="169/0865">Gilbert Sassine</na></co>
<co c="0"><na f="s/Sebastian:Abu" pid="15/6452">Abu Sebastian</na></co>
<co c="0"><na f="s/Simon:William_Andrew" pid="218/1220">William Andrew Simon</na></co>
<co c="0"><na f="t/Taghvaee:Hamidreza" pid="243/3227">Hamidreza Taghvaee</na></co>
<co c="0"><na f="t/Tillie:Luc" pid="233/9295">Luc Tillie</na></co>
<co c="0"><na f="t/Tuli:Shikhar" pid="230/7974">Shikhar Tuli</na></co>
<co c="0"><na f="v/Vasic:Miroslav" pid="119/0685">Miroslav Vasic</na></co>
<co c="0"><na f="v/Vianello:Elisa" pid="121/3716">Elisa Vianello</na></co>
<co c="0"><na f="v/Vivet:Pascal" pid="13/6934">Pascal Vivet</na></co>
<co c="0"><na f="w/Wang:Kun=Ta" pid="278/2503">Kun-Ta Wang</na></co>
<co c="0"><na f="w/Wang:Zhenxing" pid="14/6612">Zhenxing Wang</na></co>
<co c="0"><na f="w/Weckx:Pieter" pid="123/8204">Pieter Weckx</na></co>
<co c="0"><na f="w/Wehn:Norbert" pid="48/6980">Norbert Wehn</na></co>
<co c="0"><na f="w/Weis:Christian" pid="51/10052">Christian Weis</na></co>
<co c="0"><na f="z/Zapater:Marina" pid="07/9991">Marina Zapater</na></co>
</coauthors>
</dblpperson>

