out[3] = module Counter(val, clr, ld, en){
	init = 0
	reg1[3] = register(init)
	
	int_3 = mux(en, reg1, (reg1 + 1))
	int_2 = mux(ld, int_3, val)
	int_1 = mux(clr, int_2, 0)
	
	reg1 = int_1 
	
	out =  reg1
}
