// Seed: 1172564711
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  localparam id_3 = -1 ==? (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  bufif1 primCall (id_3, id_1, id_5);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : 1] id_5;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wire id_3,
    output wand id_4,
    input wire id_5,
    input wire id_6,
    output tri id_7,
    input tri0 id_8
    , id_18,
    input supply1 id_9
    , id_19,
    output wor id_10,
    input tri id_11,
    input tri id_12,
    input tri1 id_13,
    input wire id_14,
    output supply0 id_15,
    output tri id_16
);
  assign id_15 = id_18;
  genvar id_20;
endmodule
module module_3 #(
    parameter id_4 = 32'd11
) (
    input  supply1 id_0,
    input  supply0 id_1,
    output supply1 id_2
);
  wire _id_4;
  ;
  assign id_4 = $signed(id_4);
  ;
  logic id_5;
  ;
  assign id_2 = id_0;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_13 = 0;
  assign id_5[id_4] = -1;
endmodule
