// Seed: 1676454253
module module_0 ();
  logic id_1;
  ;
  assign module_3.id_21 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1,
    output uwire   id_2
);
  assign id_0 = 1'd0 - id_1;
  module_0 modCall_1 ();
  wire id_4, id_5[1 : -1 'b0];
endmodule
module module_2 (
    input wand void id_0,
    input tri0 id_1,
    input supply1 id_2
);
  logic [7:0][1] id_4;
  logic id_5;
  module_0 modCall_1 ();
  logic id_6;
  logic [7:0][1] id_7;
  ;
endmodule
module module_3 (
    input supply0 id_0,
    output tri id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri id_6,
    output tri id_7#(
        .id_23(1),
        .id_24(1),
        .id_25((1'd0)),
        .id_26(1 && (-1) - 1 | 1),
        .id_27(1),
        .id_28(-1)
    ),
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    output wand id_11,
    input wand id_12,
    input uwire id_13,
    output wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    output uwire id_17,
    input wand id_18,
    output supply1 id_19,
    input wire id_20,
    output wand id_21
);
  assign id_23 = id_3;
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_15,
      id_16,
      id_18,
      id_20,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_3,
      id_4,
      id_5,
      id_6,
      id_9
  );
  module_0 modCall_1 ();
endmodule
