Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Sep 14 09:00:09 2021
| Host         : usera-computer running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file out/post_route_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.655   -17366.494                  11750                35564       -2.163      -58.853                     28                35564        1.000        0.000                       0                 14228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -5.655   -17129.404                  11344                33116        0.052        0.000                      0                33116        2.750        0.000                       0                 13104  
  pll_dac_clk_1x        0.510        0.000                      0                   45        0.222        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.740       -1.436                      5                  412        0.059        0.000                      0                  412        1.500        0.000                       0                   217  
clk_fpga_3             -2.266     -235.651                    401                 1839        0.079        0.000                      0                 1839        1.000        0.000                       0                   851  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.940        0.000                      0                   28       -2.163      -58.853                     28                   28  
pll_adc_clk     pll_dac_clk_1x        1.879        0.000                      0                   28        0.377        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.141        0.000                      0                   94        0.137        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk              1.457        0.000                      0                   64        0.706        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :        11344  Failing Endpoints,  Worst Slack       -5.655ns,  Total Violation   -17129.405ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.655ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/y1b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/overflow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.592ns  (logic 9.851ns (72.478%)  route 3.741ns (27.522%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=13112, routed)       1.669     5.902    i_dsp/genblk4[4].iir/clk_i
    SLICE_X10Y92         FDRE                                         r  i_dsp/genblk4[4].iir/y1b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.518     6.420 r  i_dsp/genblk4[4].iir/y1b_reg[10]/Q
                         net (fo=1, routed)           0.556     6.976    i_dsp/genblk4[4].iir/p_by1_module/factor1_i[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.012 r  i_dsp/genblk4[4].iir/p_by1_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.014    i_dsp/genblk4[4].iir/p_by1_module/product0__1_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.532 r  i_dsp/genblk4[4].iir/p_by1_module/product0__2/P[0]
                         net (fo=2, routed)           0.977    13.509    i_dsp/genblk4[4].iir/p_by1_module/product0__2_n_105
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.124    13.633 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    13.633    i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_24_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.166 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.166    i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_17_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.283 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.283    i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_12_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.400 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.400    i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_7_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.517 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.517    i_dsp/genblk4[4].iir/p_by1_module/product_o[1]_INST_0_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[9]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.634    i_dsp/genblk4[4].iir/p_by1_module/product_o[9]_INST_0_i_6_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[13]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.751    i_dsp/genblk4[4].iir/p_by1_module/product_o[13]_INST_0_i_6_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[17]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.868    i_dsp/genblk4[4].iir/p_by1_module/product_o[17]_INST_0_i_6_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.985 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.985    i_dsp/genblk4[4].iir/p_by1_module/product_o[21]_INST_0_i_6_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.102 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[25]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.102    i_dsp/genblk4[4].iir/p_by1_module/product_o[25]_INST_0_i_6_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.219 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[29]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.219    i_dsp/genblk4[4].iir/p_by1_module/product_o[29]_INST_0_i_6_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.336 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[30]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.336    i_dsp/genblk4[4].iir/p_by1_module/product_o[30]_INST_0_i_6_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.555 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[31]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.652    16.207    i_dsp/genblk4[4].iir/p_by1_module/product_o[31]_INST_0_i_3_n_7
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    17.052 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.052    i_dsp/genblk4[4].iir/p_by1_module/product_o[30]_INST_0_i_1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.287 r  i_dsp/genblk4[4].iir/p_by1_module/product_o[31]_INST_0_i_1/O[0]
                         net (fo=33, routed)          0.901    18.188    i_dsp/genblk4[4].iir/p_by1_module/product_o[31]_INST_0_i_1_n_7
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.325    18.513 r  i_dsp/genblk4[4].iir/p_by1_module/overflow_INST_0/O
                         net (fo=1, routed)           0.653    19.166    i_dsp/genblk4[4].iir/overflow_i[4]
    SLICE_X13Y91         LUT2 (Prop_lut2_I0_O)        0.328    19.494 r  i_dsp/genblk4[4].iir/overflow[4]_i_1/O
                         net (fo=1, routed)           0.000    19.494    i_dsp/genblk4[4].iir/overflow[4]_i_1_n_0
    SLICE_X13Y91         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=13112, routed)       1.496    13.386    i_dsp/genblk4[4].iir/clk_i
    SLICE_X13Y91         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[4]/C
                         clock pessimism              0.491    13.877    
                         clock uncertainty           -0.069    13.808    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)        0.031    13.839    i_dsp/genblk4[4].iir/overflow_reg[4]
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                 -5.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_dsp/presum1_reg[4][17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/presum1_reg[10][17]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.302%)  route 0.247ns (63.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=13112, routed)       0.560     1.975    i_dsp/clk_i
    SLICE_X25Y43         FDRE                                         r  i_dsp/presum1_reg[4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  i_dsp/presum1_reg[4][17]/Q
                         net (fo=1, routed)           0.247     2.364    i_dsp/presum1_reg[4]__0[17]
    SLICE_X18Y42         FDRE                                         r  i_dsp/presum1_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=13112, routed)       0.830     2.371    i_dsp/clk_i
    SLICE_X18Y42         FDRE                                         r  i_dsp/presum1_reg[10][17]/C
                         clock pessimism             -0.130     2.241    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.071     2.312    i_dsp/presum1_reg[10][17]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y22     i_dsp/genblk2[0].i_pid/kp_mult0/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y3      i_ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      i_ps/axi_master[0]/axi_awfifo_reg_0_15_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.456ns (18.007%)  route 2.076ns (81.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.743     5.976    dac_clk_1x
    SLICE_X43Y54         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     6.432 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.076     8.508    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  0.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.392%)  route 0.586ns (80.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.590     2.005    dac_clk_1x
    SLICE_X43Y54         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.586     2.732    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y75    dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y66    dac_dat_a_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            5  Failing Endpoints,  Worst Slack       -0.740ns,  Total Violation       -1.436ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.383ns (39.178%)  route 2.147ns (60.822%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.969ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.736     5.969    pwm[2]/clk
    SLICE_X41Y26         FDRE                                         r  pwm[2]/v_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     6.425 r  pwm[2]/v_r_reg[0]/Q
                         net (fo=2, routed)           1.221     7.646    pwm[2]/v_r[0]
    SLICE_X43Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.770 r  pwm[2]/pwm_o_i_12/O
                         net (fo=1, routed)           0.000     7.770    pwm[2]/pwm_o_i_12_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.302 r  pwm[2]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.302    pwm[2]/pwm_o_reg_i_3_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.573 r  pwm[2]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, routed)           0.926     9.499    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.557     9.447    pwm[2]/clk
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -1.083     8.759    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 -0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pwm[3]/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.594%)  route 0.231ns (55.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.593     2.008    pwm[3]/clk
    SLICE_X41Y47         FDRE                                         r  pwm[3]/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  pwm[3]/b_reg[7]/Q
                         net (fo=1, routed)           0.231     2.380    pwm[3]/b_reg_n_0_[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.425 r  pwm[3]/b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.425    pwm[3]/b[6]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  pwm[3]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.859     2.400    pwm[3]/clk
    SLICE_X39Y50         FDRE                                         r  pwm[3]/b_reg[6]/C
                         clock pessimism             -0.125     2.275    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.092     2.367    pwm[3]/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y15    pwm[2]/vcnt_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y37    pwm[1]/b_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          401  Failing Endpoints,  Worst Slack       -2.266ns,  Total Violation     -235.651ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.266ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.554ns (22.679%)  route 5.298ns (77.321%))
  Logic Levels:           5  (LUT2=2 LUT4=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.666     2.974    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/clk
    SLICE_X7Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.456     3.430 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=6, routed)           0.995     4.425    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.124     4.549 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/a_push_INST_0/O
                         net (fo=1, routed)           0.788     5.337    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/a_push
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.119     5.456 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1/O
                         net (fo=52, routed)          1.025     6.481    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axhandshake
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.355     6.836 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[3]_i_1/O
                         net (fo=5, routed)           0.838     7.674    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset[3]
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.146     7.820 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[0]_i_2/O
                         net (fo=2, routed)           1.022     8.843    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[0]_i_2_n_0
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.354     9.197 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[0]_i_1/O
                         net (fo=1, routed)           0.630     9.826    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[0]
    SLICE_X11Y66         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.490     7.682    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X11Y66         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)       -0.269     7.560    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 -2.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.189ns (41.786%)  route 0.263ns (58.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.585     0.926    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/ACLK
    SLICE_X2Y46          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.263     1.330    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.048     1.378 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.378    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer[2]
    SLICE_X1Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.851     1.221    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/ACLK
    SLICE_X1Y50          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.299    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y66  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.163ns,  Total Violation      -58.853ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=13112, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.163ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=13112, routed)       1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.368    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.163    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.773ns (13.860%)  route 4.804ns (86.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=13112, routed)       1.672     5.905    i_dsp/clk_i
    SLICE_X32Y39         FDRE                                         r  i_dsp/sum2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.478     6.383 f  i_dsp/sum2_reg[14]/Q
                         net (fo=14, routed)          1.377     7.760    i_dsp/dac_saturate[1]/input_i[14]
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.295     8.055 r  i_dsp/dac_saturate[1]/output_o[2]_INST_0/O
                         net (fo=15, routed)          3.427    11.482    dac_dat_b[2]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.549    13.439    dac_clk_1x
    SLICE_X40Y75         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism              0.173    13.612    
                         clock uncertainty           -0.189    13.423    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.062    13.361    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  1.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.135%)  route 0.786ns (80.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=13112, routed)       0.563     1.978    i_dsp/clk_i
    SLICE_X29Y44         FDRE                                         r  i_dsp/sum1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     2.119 f  i_dsp/sum1_reg[8]/Q
                         net (fo=1, routed)           0.267     2.386    i_dsp/dac_saturate[0]/input_i[8]
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.431 r  i_dsp/dac_saturate[0]/output_o[8]_INST_0/O
                         net (fo=15, routed)          0.519     2.950    dac_dat_a[8]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.401    dac_clk_1x
    SLICE_X42Y56         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.059     2.574    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.580ns (16.846%)  route 2.863ns (83.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.466 - 4.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=13112, routed)       1.663     5.896    i_ams/clk_i
    SLICE_X9Y23          FDRE                                         r  i_ams/dac_b_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ams/dac_b_o_reg[6]/Q
                         net (fo=2, routed)           2.863     9.215    pwm[1]/cfg[6]
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.339 r  pwm[1]/b[6]_i_1/O
                         net (fo=1, routed)           0.000     9.339    pwm[1]/b[6]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  pwm[1]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.576     9.466    pwm[1]/clk
    SLICE_X43Y45         FDRE                                         r  pwm[1]/b_reg[6]/C
                         clock pessimism              0.173     9.640    
                         clock uncertainty           -0.189     9.451    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.029     9.480    pwm[1]/b_reg[6]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.201%)  route 0.524ns (73.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=13112, routed)       0.586     2.001    i_ams/clk_i
    SLICE_X36Y36         FDRE                                         r  i_ams/dac_b_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  i_ams/dac_b_o_reg[14]/Q
                         net (fo=2, routed)           0.369     2.511    pwm[1]/cfg[14]
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.045     2.556 r  pwm[1]/b[14]_i_2/O
                         net (fo=1, routed)           0.155     2.711    pwm[1]/b[14]_i_2_n_0
    SLICE_X42Y42         FDRE                                         r  pwm[1]/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.860     2.401    pwm[1]/clk
    SLICE_X42Y42         FDRE                                         r  pwm[1]/b_reg[14]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.059     2.574    pwm[1]/b_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 i_asg/e3/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[0]_P/PRE
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.766ns (12.767%)  route 5.234ns (87.233%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=13112, routed)       1.661     5.894    i_asg/e3/clock
    SLICE_X34Y89         FDRE                                         r  i_asg/e3/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     6.412 f  i_asg/e3/FSM_sequential_current_state_reg[1]/Q
                         net (fo=4, routed)           1.190     7.602    i_asg/e3/current_state[1]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.726 f  i_asg/e3/detector_out_INST_0/O
                         net (fo=64, routed)          1.577     9.303    i_asg/c1/start
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.427 f  i_asg/c1/count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.467    11.894    i_asg/c1/count_reg[0]_LDC_i_1_n_0
    SLICE_X1Y85          FDPE                                         f  i_asg/c1/count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=13112, routed)       1.532    13.422    i_asg/c1/clk
    SLICE_X1Y85          FDPE                                         r  i_asg/c1/count_reg[0]_P/C
                         clock pessimism              0.357    13.779    
                         clock uncertainty           -0.069    13.710    
    SLICE_X1Y85          FDPE (Recov_fdpe_C_PRE)     -0.359    13.351    i_asg/c1/count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  1.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 i_asg/trigger_delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[19]_P/PRE
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.675%)  route 0.441ns (70.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=13112, routed)       0.590     2.005    i_asg/dac_clk_i
    SLICE_X43Y95         FDRE                                         r  i_asg/trigger_delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     2.146 f  i_asg/trigger_delay_reg[19]/Q
                         net (fo=3, routed)           0.195     2.341    i_asg/c1/N[19]
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.386 f  i_asg/c1/count_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           0.246     2.632    i_asg/c1/count_reg[19]_LDC_i_1_n_0
    SLICE_X41Y94         FDPE                                         f  i_asg/c1/count_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=13112, routed)       0.860     2.401    i_asg/c1/clk
    SLICE_X41Y94         FDPE                                         r  i_asg/c1/count_reg[19]_P/C
                         clock pessimism             -0.380     2.021    
    SLICE_X41Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.926    i_asg/c1/count_reg[19]_P
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.706    





