<stg><name>face_detect</name>


<trans_list>

<trans id="284" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="2" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
<literal name="icmp_ln2809" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2809" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2804" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="10" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="43" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="44" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln2781 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln2781"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inData, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inData

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_w

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_h

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_size, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %result_x_Scale = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_x_Scale"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %result_y_Scale = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_y_Scale"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %result_w_Scale = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_w_Scale"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %result_h_Scale = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_h_Scale"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64">
<![CDATA[
entry:17 %IMG1_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="IMG1_data"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:18 %counter_load = load i32 %counter

]]></Node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="32">
<![CDATA[
entry:19 %trunc_ln2804 = trunc i32 %counter_load

]]></Node>
<StgValue><ssdm name="trunc_ln2804"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32">
<![CDATA[
entry:20 %trunc_ln2804_1 = trunc i32 %counter_load

]]></Node>
<StgValue><ssdm name="trunc_ln2804_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %icmp_ln2804 = icmp_slt  i32 %counter_load, i32 240

]]></Node>
<StgValue><ssdm name="icmp_ln2804"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:22 %br_ln2804 = br i1 %icmp_ln2804, void %if.end23, void %VITIS_LOOP_2805_1

]]></Node>
<StgValue><ssdm name="br_ln2804"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2805_1:0 %tmp_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln2804_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="11" op_2_bw="6">
<![CDATA[
VITIS_LOOP_2805_1:1 %tmp_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln2804, i6 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_2805_1:2 %add_ln2806 = add i17 %tmp_10, i17 %tmp_11

]]></Node>
<StgValue><ssdm name="add_ln2806"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="8">
<![CDATA[
VITIS_LOOP_2805_1:3 %call_ln2806 = call void @face_detect_Pipeline_VITIS_LOOP_2805_1, i17 %add_ln2806, i8 %inData, i8 %Data

]]></Node>
<StgValue><ssdm name="call_ln2806"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="8">
<![CDATA[
VITIS_LOOP_2805_1:3 %call_ln2806 = call void @face_detect_Pipeline_VITIS_LOOP_2805_1, i17 %add_ln2806, i8 %inData, i8 %Data

]]></Node>
<StgValue><ssdm name="call_ln2806"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2805_1:4 %add_ln2808 = add i32 %counter_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln2808"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2805_1:5 %icmp_ln2809 = icmp_slt  i32 %add_ln2808, i32 240

]]></Node>
<StgValue><ssdm name="icmp_ln2809"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2805_1:6 %br_ln2809 = br i1 %icmp_ln2809, void %if.end23, void %for.inc20.preheader

]]></Node>
<StgValue><ssdm name="br_ln2809"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2809" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
if.end23:0 %factor = alloca i32 1

]]></Node>
<StgValue><ssdm name="factor"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2809" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.end23:1 %res_size_Scale_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="res_size_Scale_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2809" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end23:2 %store_ln2838 = store i32 0, i32 %res_size_Scale_1

]]></Node>
<StgValue><ssdm name="store_ln2838"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2809" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end23:3 %store_ln2838 = store i32 1.2, i32 %factor

]]></Node>
<StgValue><ssdm name="store_ln2838"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2809" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.end23:4 %br_ln2838 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln2838"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2804" val="1"/>
<literal name="icmp_ln2809" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc20.preheader:0 %call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2810_2, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %factor_2 = load i32 %factor

]]></Node>
<StgValue><ssdm name="factor_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %dc_2 = fdiv i32 320, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:11 %dc_3 = fdiv i32 240, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %dc_2 = fdiv i32 320, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:11 %dc_3 = fdiv i32 240, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %dc_2 = fdiv i32 320, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:11 %dc_3 = fdiv i32 240, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %dc_2 = fdiv i32 320, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:11 %dc_3 = fdiv i32 240, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %dc_2 = fdiv i32 320, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:11 %dc_3 = fdiv i32 240, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %dc_2 = fdiv i32 320, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:11 %dc_3 = fdiv i32 240, i32 %factor_2

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:9 %tmp_s = fcmp_ogt  i32 %dc_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:18 %tmp_13 = fcmp_ogt  i32 %dc_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:1 %res_size_Scale_1_load = load i32 %res_size_Scale_1

]]></Node>
<StgValue><ssdm name="res_size_Scale_1_load"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
while.cond:3 %data_V_2 = bitcast i32 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:4 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="32">
<![CDATA[
while.cond:5 %p_Result_6 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.cond:6 %icmp_ln2838 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln2838"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
while.cond:7 %icmp_ln2838_1 = icmp_eq  i23 %p_Result_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln2838_1"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:8 %or_ln2838 = or i1 %icmp_ln2838_1, i1 %icmp_ln2838

]]></Node>
<StgValue><ssdm name="or_ln2838"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:10 %and_ln2838_1 = and i1 %or_ln2838, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln2838_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
while.cond:12 %data_V_3 = bitcast i32 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:13 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="32">
<![CDATA[
while.cond:14 %p_Result_8 = trunc i32 %data_V_3

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.cond:15 %icmp_ln2838_2 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln2838_2"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
while.cond:16 %icmp_ln2838_3 = icmp_eq  i23 %p_Result_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln2838_3"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:17 %or_ln2838_1 = or i1 %icmp_ln2838_3, i1 %icmp_ln2838_2

]]></Node>
<StgValue><ssdm name="or_ln2838_1"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:19 %and_ln2838_2 = and i1 %or_ln2838_1, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln2838_2"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:20 %and_ln2838 = and i1 %and_ln2838_1, i1 %and_ln2838_2

]]></Node>
<StgValue><ssdm name="and_ln2838"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.cond:21 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:22 %br_ln2838 = br i1 %and_ln2838, void %for.inc69.preheader, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln2838"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:28 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:29 %xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V_2"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
while.body:30 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_6, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="79" op_0_bw="25">
<![CDATA[
while.body:31 %zext_ln15_2 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="8">
<![CDATA[
while.body:32 %zext_ln346 = zext i8 %xs_exp_V_2

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body:33 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
while.body:34 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body:35 %sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1512_2"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="8">
<![CDATA[
while.body:36 %sext_ln1512_2 = sext i8 %sub_ln1512_2

]]></Node>
<StgValue><ssdm name="sext_ln1512_2"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
while.body:37 %ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="9">
<![CDATA[
while.body:38 %sext_ln1488_2 = sext i9 %ush_2

]]></Node>
<StgValue><ssdm name="sext_ln1488_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="79" op_0_bw="32">
<![CDATA[
while.body:39 %zext_ln1488_3 = zext i32 %sext_ln1488_2

]]></Node>
<StgValue><ssdm name="zext_ln1488_3"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
while.body:40 %r_V_16 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_3

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
while.body:41 %r_V_17 = shl i79 %zext_ln15_2, i79 %zext_ln1488_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
while.body:42 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1">
<![CDATA[
while.body:43 %zext_ln818 = zext i1 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:44 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_17, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:45 %val_2 = select i1 %isNeg_2, i32 %zext_ln818, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:48 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:49 %xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V_3"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="31" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:88 %factor_1 = fmul i32 %factor_2, i32 1.2

]]></Node>
<StgValue><ssdm name="factor_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln2838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc69.preheader:0 %call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2872_3, i32 %result_x_Scale, i32 %result_x, i32 %result_y_Scale, i32 %result_y, i32 %result_w_Scale, i32 %result_w, i32 %result_h_Scale, i32 %result_h

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
while.body:50 %mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_8, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_3"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="79" op_0_bw="25">
<![CDATA[
while.body:51 %zext_ln15_3 = zext i25 %mantissa_3

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8">
<![CDATA[
while.body:52 %zext_ln346_1 = zext i8 %xs_exp_V_3

]]></Node>
<StgValue><ssdm name="zext_ln346_1"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body:53 %add_ln346_1 = add i9 %zext_ln346_1, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_1"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
while.body:54 %isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body:55 %sub_ln1512_3 = sub i8 127, i8 %xs_exp_V_3

]]></Node>
<StgValue><ssdm name="sub_ln1512_3"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8">
<![CDATA[
while.body:56 %sext_ln1512_3 = sext i8 %sub_ln1512_3

]]></Node>
<StgValue><ssdm name="sext_ln1512_3"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
while.body:57 %ush_3 = select i1 %isNeg_3, i9 %sext_ln1512_3, i9 %add_ln346_1

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="9">
<![CDATA[
while.body:58 %sext_ln1488_3 = sext i9 %ush_3

]]></Node>
<StgValue><ssdm name="sext_ln1488_3"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="79" op_0_bw="32">
<![CDATA[
while.body:59 %zext_ln1488_4 = zext i32 %sext_ln1488_3

]]></Node>
<StgValue><ssdm name="zext_ln1488_4"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
while.body:60 %r_V_18 = lshr i79 %zext_ln15_3, i79 %zext_ln1488_4

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
while.body:61 %r_V_19 = shl i79 %zext_ln15_3, i79 %zext_ln1488_4

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
while.body:62 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_18, i32 24

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1">
<![CDATA[
while.body:63 %zext_ln818_2 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln818_2"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:64 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_19, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:65 %val_3 = select i1 %isNeg_3, i32 %zext_ln818_2, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="30" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="30" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:88 %factor_1 = fmul i32 %factor_2, i32 1.2

]]></Node>
<StgValue><ssdm name="factor_1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:90 %store_ln2838 = store i32 %factor_1, i32 %factor

]]></Node>
<StgValue><ssdm name="store_ln2838"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="160" st_id="12" stage="29" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="29" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="162" st_id="13" stage="28" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="28" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="164" st_id="14" stage="27" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="27" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="166" st_id="15" stage="26" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="26" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="25" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="25" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="24" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="24" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="23" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="23" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="22" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="22" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="176" st_id="20" stage="21" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="21" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="178" st_id="21" stage="20" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="20" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="180" st_id="22" stage="19" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="19" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="182" st_id="23" stage="18" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="18" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="184" st_id="24" stage="17" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="17" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="186" st_id="25" stage="16" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="16" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="15" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="15" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="190" st_id="27" stage="14" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="14" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="192" st_id="28" stage="13" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="13" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="194" st_id="29" stage="12" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="12" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="196" st_id="30" stage="11" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="11" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="198" st_id="31" stage="10" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="199" st_id="31" stage="10" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="200" st_id="32" stage="9" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="201" st_id="32" stage="9" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="202" st_id="33" stage="8" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="203" st_id="33" stage="8" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="204" st_id="34" stage="7" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="205" st_id="34" stage="7" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="206" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:1 %value_assign = fmul i32 %factor_2, i32 24

]]></Node>
<StgValue><ssdm name="value_assign"/></StgValue>
</operation>

<operation id="207" st_id="35" stage="6" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="208" st_id="35" stage="6" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="209" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:1 %value_assign = fmul i32 %factor_2, i32 24

]]></Node>
<StgValue><ssdm name="value_assign"/></StgValue>
</operation>

<operation id="210" st_id="36" stage="5" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="211" st_id="36" stage="5" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="212" st_id="37" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:9 %tmp_15 = fcmp_oge  i32 %value_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="213" st_id="37" stage="4" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="214" st_id="37" stage="4" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="215" st_id="38" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
while.body:2 %conv_i = fpext i32 %value_assign

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="216" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
while.body:3 %bitcast_ln2774 = bitcast i32 %value_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln2774"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:4 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln2774, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="218" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="32">
<![CDATA[
while.body:5 %trunc_ln2774 = trunc i32 %bitcast_ln2774

]]></Node>
<StgValue><ssdm name="trunc_ln2774"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body:6 %icmp_ln2774 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln2774"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
while.body:7 %icmp_ln2774_4 = icmp_eq  i23 %trunc_ln2774, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln2774_4"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:8 %or_ln2774 = or i1 %icmp_ln2774_4, i1 %icmp_ln2774

]]></Node>
<StgValue><ssdm name="or_ln2774"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:10 %and_ln2774 = and i1 %or_ln2774, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln2774"/></StgValue>
</operation>

<operation id="223" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:11 %select_ln2774 = select i1 %and_ln2774, i64 0.5, i64 -0.5

]]></Node>
<StgValue><ssdm name="select_ln2774"/></StgValue>
</operation>

<operation id="224" st_id="38" stage="3" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="225" st_id="38" stage="3" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="226" st_id="39" stage="3" lat="3">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %dc = dadd i64 %conv_i, i64 %select_ln2774

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="227" st_id="39" stage="2" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="228" st_id="39" stage="2" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="229" st_id="40" stage="2" lat="3">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %dc = dadd i64 %conv_i, i64 %select_ln2774

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="230" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:46 %result_V_13 = sub i32 0, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V_13"/></StgValue>
</operation>

<operation id="231" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:47 %result_V_20 = select i1 %p_Result_5, i32 %result_V_13, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V_20"/></StgValue>
</operation>

<operation id="232" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:66 %result_V_17 = sub i32 0, i32 %val_3

]]></Node>
<StgValue><ssdm name="result_V_17"/></StgValue>
</operation>

<operation id="233" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:67 %result_V_21 = select i1 %p_Result_7, i32 %result_V_17, i32 %val_3

]]></Node>
<StgValue><ssdm name="result_V_21"/></StgValue>
</operation>

<operation id="234" st_id="40" stage="1" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:68 %sdiv_ln3379 = sdiv i32 20971520, i32 %val_2

]]></Node>
<StgValue><ssdm name="sdiv_ln3379"/></StgValue>
</operation>

<operation id="235" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26">
<![CDATA[
while.body:69 %trunc_ln3379 = trunc i26 %sdiv_ln3379

]]></Node>
<StgValue><ssdm name="trunc_ln3379"/></StgValue>
</operation>

<operation id="236" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="26">
<![CDATA[
while.body:70 %sext_ln3379 = sext i26 %trunc_ln3379

]]></Node>
<StgValue><ssdm name="sext_ln3379"/></StgValue>
</operation>

<operation id="237" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
while.body:71 %sub_ln3379 = sub i27 0, i27 %sext_ln3379

]]></Node>
<StgValue><ssdm name="sub_ln3379"/></StgValue>
</operation>

<operation id="238" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
while.body:72 %select_ln3379 = select i1 %p_Result_5, i27 %sub_ln3379, i27 %sext_ln3379

]]></Node>
<StgValue><ssdm name="select_ln3379"/></StgValue>
</operation>

<operation id="239" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
while.body:73 %x_ratio = add i27 %select_ln3379, i27 1

]]></Node>
<StgValue><ssdm name="x_ratio"/></StgValue>
</operation>

<operation id="240" st_id="40" stage="1" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:74 %sdiv_ln3380 = sdiv i32 15728640, i32 %val_3

]]></Node>
<StgValue><ssdm name="sdiv_ln3380"/></StgValue>
</operation>

<operation id="241" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24">
<![CDATA[
while.body:75 %trunc_ln3380 = trunc i24 %sdiv_ln3380

]]></Node>
<StgValue><ssdm name="trunc_ln3380"/></StgValue>
</operation>

<operation id="242" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
while.body:76 %sub_ln3380 = sub i24 0, i24 %trunc_ln3380

]]></Node>
<StgValue><ssdm name="sub_ln3380"/></StgValue>
</operation>

<operation id="243" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
while.body:77 %select_ln3380 = select i1 %p_Result_7, i24 %sub_ln3380, i24 %trunc_ln3380

]]></Node>
<StgValue><ssdm name="select_ln3380"/></StgValue>
</operation>

<operation id="244" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
while.body:78 %y_ratio = add i24 %select_ln3380, i24 1

]]></Node>
<StgValue><ssdm name="y_ratio"/></StgValue>
</operation>

<operation id="245" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="8" op_4_bw="32" op_5_bw="27" op_6_bw="8" op_7_bw="0">
<![CDATA[
while.body:79 %call_ln59 = call void @face_detect_Pipeline_imageScalerL1_imageScalerL1_1, i32 %result_V_21, i24 %y_ratio, i8 %IMG1_data, i32 %result_V_20, i27 %x_ratio, i8 %Data

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="246" st_id="41" stage="1" lat="3">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %dc = dadd i64 %conv_i, i64 %select_ln2774

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="247" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="8" op_4_bw="32" op_5_bw="27" op_6_bw="8" op_7_bw="0">
<![CDATA[
while.body:79 %call_ln59 = call void @face_detect_Pipeline_imageScalerL1_imageScalerL1_1, i32 %result_V_21, i24 %y_ratio, i8 %IMG1_data, i32 %result_V_20, i27 %x_ratio, i8 %Data

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="248" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
while.body:13 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="249" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:14 %xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="250" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="64">
<![CDATA[
while.body:15 %p_Result_4 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="251" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
while.body:16 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_4, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="252" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="137" op_0_bw="54">
<![CDATA[
while.body:17 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="253" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="11">
<![CDATA[
while.body:18 %zext_ln515 = zext i11 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="254" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.body:19 %add_ln515 = add i12 %zext_ln515, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
while.body:20 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="256" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
while.body:21 %sub_ln1512 = sub i11 1023, i11 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="257" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="11">
<![CDATA[
while.body:22 %sext_ln1512 = sext i11 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="258" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
while.body:23 %ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="259" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="12">
<![CDATA[
while.body:24 %sext_ln1488 = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="260" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="137" op_0_bw="32">
<![CDATA[
while.body:25 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="261" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
while.body:26 %r_V = lshr i137 %zext_ln15, i137 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="262" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
while.body:27 %r_V_15 = shl i137 %zext_ln15, i137 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="263" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
while.body:80 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="264" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1">
<![CDATA[
while.body:81 %zext_ln818_3 = zext i1 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln818_3"/></StgValue>
</operation>

<operation id="265" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:82 %tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_15, i32 53, i32 84

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="266" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:83 %val = select i1 %isNeg, i32 %zext_ln818_3, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="267" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:84 %result_V = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="268" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
while.body:85 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:86 %result_V_19 = select i1 %p_Result_s, i32 %result_V, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_19"/></StgValue>
</operation>

<operation id="270" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="8" op_12_bw="14" op_13_bw="13" op_14_bw="13" op_15_bw="14" op_16_bw="14" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="4" op_29_bw="5" op_30_bw="4" op_31_bw="14" op_32_bw="12" op_33_bw="0" op_34_bw="0">
<![CDATA[
while.body:87 %res_size_Scale = call i32 @processImage, i32 %factor_2, i32 %result_V_21, i32 %result_V_20, i32 %result_x_Scale, i32 %result_y_Scale, i32 %result_w_Scale, i32 %result_h_Scale, i32 %res_size_Scale_1_load, i8 %IMG1_data, i32 %result_V_19, i8 %stages_array, i14 %alpha2_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i14 %weights_array2, i5 %bank_mapping, i5 %offset_mapping, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i14 %alpha1_array, i12 %stages_thresh_array

]]></Node>
<StgValue><ssdm name="res_size_Scale"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="271" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:0 %specloopname_ln2842 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln2842"/></StgValue>
</operation>

<operation id="272" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="8" op_12_bw="14" op_13_bw="13" op_14_bw="13" op_15_bw="14" op_16_bw="14" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="4" op_29_bw="5" op_30_bw="4" op_31_bw="14" op_32_bw="12" op_33_bw="0" op_34_bw="0">
<![CDATA[
while.body:87 %res_size_Scale = call i32 @processImage, i32 %factor_2, i32 %result_V_21, i32 %result_V_20, i32 %result_x_Scale, i32 %result_y_Scale, i32 %result_w_Scale, i32 %result_h_Scale, i32 %res_size_Scale_1_load, i8 %IMG1_data, i32 %result_V_19, i8 %stages_array, i14 %alpha2_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i14 %weights_array2, i5 %bank_mapping, i5 %offset_mapping, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i14 %alpha1_array, i12 %stages_thresh_array

]]></Node>
<StgValue><ssdm name="res_size_Scale"/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:89 %store_ln2838 = store i32 %res_size_Scale, i32 %res_size_Scale_1

]]></Node>
<StgValue><ssdm name="store_ln2838"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
while.body:91 %br_ln2838 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln2838"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="275" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc69.preheader:0 %call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2872_3, i32 %result_x_Scale, i32 %result_x, i32 %result_y_Scale, i32 %result_y, i32 %result_w_Scale, i32 %result_w, i32 %result_h_Scale, i32 %result_h

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="276" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
for.inc69.preheader:1 %br_ln0 = br void %mergeST9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="277" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc20.preheader:0 %call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2810_2, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="278" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.preheader:1 %br_ln0 = br void %mergeST9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST9:0 %counter_new_0 = phi i32 0, void %for.inc69.preheader, i32 %add_ln2808, void %for.inc20.preheader

]]></Node>
<StgValue><ssdm name="counter_new_0"/></StgValue>
</operation>

<operation id="280" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST9:1 %storemerge = phi i32 %res_size_Scale_1_load, void %for.inc69.preheader, i32 0, void %for.inc20.preheader

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="281" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST9:2 %write_ln2822 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_size, i32 %storemerge

]]></Node>
<StgValue><ssdm name="write_ln2822"/></StgValue>
</operation>

<operation id="282" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST9:3 %store_ln2808 = store i32 %counter_new_0, i32 %counter

]]></Node>
<StgValue><ssdm name="store_ln2808"/></StgValue>
</operation>

<operation id="283" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0">
<![CDATA[
mergeST9:4 %ret_ln2879 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2879"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
