\hypertarget{struct_l_t_d_c___type_def}{}\section{L\+T\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_t_d_c___type_def}\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}


L\+C\+D-\/\+T\+FT Display Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}{S\+S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}{B\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}{A\+W\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}{T\+W\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{G\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a3c50f8698052818ea3024b4b52d65886}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}{S\+R\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_aa4de71b2a578cce3a67229dde3c6b52d}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}{B\+C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a41add28c14461ad6ca03e7311db7640a}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}{L\+I\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}{C\+P\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}{C\+D\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+C\+D-\/\+T\+FT Display Controller. 

Definition at line 653 of file stm32f429xx.\+h.



\subsection{Field Documentation}
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!A\+W\+CR@{A\+W\+CR}}
\index{A\+W\+CR@{A\+W\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+W\+CR}{AWCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+W\+CR}\hypertarget{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}{}\label{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}
L\+T\+DC Active Width Configuration Register, Address offset\+: 0x10 

Definition at line 658 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!B\+C\+CR@{B\+C\+CR}}
\index{B\+C\+CR@{B\+C\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+C\+CR}{BCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+C\+CR}\hypertarget{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}{}\label{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}
L\+T\+DC Background Color Configuration Register, Address offset\+: 0x2C 

Definition at line 664 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!B\+P\+CR@{B\+P\+CR}}
\index{B\+P\+CR@{B\+P\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+P\+CR}{BPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+P\+CR}\hypertarget{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}{}\label{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}
L\+T\+DC Back Porch Configuration Register, Address offset\+: 0x0C 

Definition at line 657 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!C\+D\+SR@{C\+D\+SR}}
\index{C\+D\+SR@{C\+D\+SR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+D\+SR}{CDSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+D\+SR}\hypertarget{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}{}\label{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}
L\+T\+DC Current Display Status Register, Address offset\+: 0x48 

Definition at line 671 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!C\+P\+SR@{C\+P\+SR}}
\index{C\+P\+SR@{C\+P\+SR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+P\+SR}{CPSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+P\+SR}\hypertarget{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}{}\label{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}
L\+T\+DC Current Position Status Register, Address offset\+: 0x44 

Definition at line 670 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!G\+CR@{G\+CR}}
\index{G\+CR@{G\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+CR}{GCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+CR}\hypertarget{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{}\label{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}
L\+T\+DC Global Control Register, Address offset\+: 0x18 

Definition at line 660 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}\hypertarget{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{}\label{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}
L\+T\+DC Interrupt Clear Register, Address offset\+: 0x3C 

Definition at line 668 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}\hypertarget{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{}\label{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}
L\+T\+DC Interrupt Enable Register, Address offset\+: 0x34 

Definition at line 666 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}\hypertarget{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{}\label{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}
L\+T\+DC Interrupt Status Register, Address offset\+: 0x38 

Definition at line 667 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!L\+I\+P\+CR@{L\+I\+P\+CR}}
\index{L\+I\+P\+CR@{L\+I\+P\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+I\+P\+CR}{LIPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+I\+P\+CR}\hypertarget{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}{}\label{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}
L\+T\+DC Line Interrupt Position Configuration Register, Address offset\+: 0x40 

Definition at line 669 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_l_t_d_c___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{}\label{struct_l_t_d_c___type_def_af2c92c7cb13569aaff6b4f5a25de5056}
Reserved, 0x00-\/0x04 

Definition at line 655 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_l_t_d_c___type_def_a3c50f8698052818ea3024b4b52d65886}{}\label{struct_l_t_d_c___type_def_a3c50f8698052818ea3024b4b52d65886}
Reserved, 0x1\+C-\/0x20 

Definition at line 661 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_l_t_d_c___type_def_aa4de71b2a578cce3a67229dde3c6b52d}{}\label{struct_l_t_d_c___type_def_aa4de71b2a578cce3a67229dde3c6b52d}
Reserved, 0x28 

Definition at line 663 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_l_t_d_c___type_def_a41add28c14461ad6ca03e7311db7640a}{}\label{struct_l_t_d_c___type_def_a41add28c14461ad6ca03e7311db7640a}
Reserved, 0x30 

Definition at line 665 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!S\+R\+CR@{S\+R\+CR}}
\index{S\+R\+CR@{S\+R\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R\+CR}{SRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+R\+CR}\hypertarget{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}{}\label{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}
L\+T\+DC Shadow Reload Configuration Register, Address offset\+: 0x24 

Definition at line 662 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!S\+S\+CR@{S\+S\+CR}}
\index{S\+S\+CR@{S\+S\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+S\+CR}{SSCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+S\+CR}\hypertarget{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}{}\label{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}
L\+T\+DC Synchronization Size Configuration Register, Address offset\+: 0x08 

Definition at line 656 of file stm32f429xx.\+h.

\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!T\+W\+CR@{T\+W\+CR}}
\index{T\+W\+CR@{T\+W\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+W\+CR}{TWCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+W\+CR}\hypertarget{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}{}\label{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}
L\+T\+DC Total Width Configuration Register, Address offset\+: 0x14 

Definition at line 659 of file stm32f429xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
