Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 22 19:20:26 2022
| Host         : DESKTOP-MAREK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.372        0.000                      0                  131        0.215        0.000                      0                  131        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.372        0.000                      0                  131        0.215        0.000                      0                  131        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.215ns (26.419%)  route 3.384ns (73.581%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X4Y50          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  driver_seg_4/FSM_onehot_s_state_reg[13]/Q
                         net (fo=11, routed)          1.615     7.207    driver_seg_4/bin_cnt0/Q[13]
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.324     7.531 r  driver_seg_4/bin_cnt0/s_hex[0]_i_10/O
                         net (fo=1, routed)           0.952     8.483    driver_seg_4/bin_cnt0/s_hex[0]_i_10_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.348     8.831 r  driver_seg_4/bin_cnt0/s_hex[0]_i_4/O
                         net (fo=1, routed)           0.817     9.648    driver_seg_4/bin_cnt0/s_hex[0]_i_4_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I2_O)        0.124     9.772 r  driver_seg_4/bin_cnt0/s_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     9.772    driver_seg_4/bin_cnt0_n_13
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.876    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
                         clock pessimism              0.272    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.031    15.144    driver_seg_4/s_hex_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.890ns (23.915%)  route 2.831ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     8.895    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.890ns (23.915%)  route 2.831ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     8.895    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.890ns (23.915%)  route 2.831ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     8.895    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.890ns (23.915%)  route 2.831ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     8.895    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[9]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[9]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.890ns (23.960%)  route 2.824ns (76.040%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.671     8.888    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.524    14.587    driver_seg_4/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.890ns (23.960%)  route 2.824ns (76.040%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.671     8.888    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.524    14.587    driver_seg_4/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.890ns (23.960%)  route 2.824ns (76.040%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.671     8.888    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.524    14.587    driver_seg_4/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.890ns (23.960%)  route 2.824ns (76.040%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           1.046     6.738    driver_seg_4/clk_en0/s_cnt_local_reg[5]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.545     7.406    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.563     8.093    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y53          LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.671     8.888    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.874    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism              0.272    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.524    14.587    driver_seg_4/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_hex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.024ns (24.073%)  route 3.230ns (75.927%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.621     5.172    driver_seg_4/bin_cnt0/CLK
    SLICE_X5Y53          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=65, routed)          1.197     6.826    driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.116     6.942 f  driver_seg_4/bin_cnt0/dig_o[7]_i_1/O
                         net (fo=2, routed)           1.243     8.184    driver_seg_4/bin_cnt0/D[7]
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.328     8.512 r  driver_seg_4/bin_cnt0/s_hex[5]_i_4/O
                         net (fo=1, routed)           0.790     9.302    driver_seg_4/bin_cnt0/s_hex[5]_i_4_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.124     9.426 r  driver_seg_4/bin_cnt0/s_hex[5]_i_1/O
                         net (fo=1, routed)           0.000     9.426    driver_seg_4/bin_cnt0_n_8
    SLICE_X3Y52          FDRE                                         r  driver_seg_4/s_hex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.507    14.878    driver_seg_4/CLK
    SLICE_X3Y52          FDRE                                         r  driver_seg_4/s_hex_reg[5]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.029    15.131    driver_seg_4/s_hex_reg[5]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.042%)  route 0.196ns (50.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_4/CLK
    SLICE_X4Y53          FDSE                                         r  driver_seg_4/FSM_onehot_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  driver_seg_4/FSM_onehot_s_state_reg[0]/Q
                         net (fo=7, routed)           0.196     1.840    driver_seg_4/FSM_onehot_s_state_reg_n_0_[0]
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.048     1.888 r  driver_seg_4/FSM_onehot_s_state[18]_i_2/O
                         net (fo=1, routed)           0.000     1.888    driver_seg_4/FSM_onehot_s_state[18]_i_2_n_0
    SLICE_X2Y53          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X2Y53          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[18]/C
                         clock pessimism             -0.478     1.541    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.131     1.672    driver_seg_4/FSM_onehot_s_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.535%)  route 0.161ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  driver_seg_4/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.161     1.807    driver_seg_4/s_cnt2[2]
    SLICE_X4Y54          LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  driver_seg_4/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    driver_seg_4/s_cnt2_0[0]
    SLICE_X4Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.018    driver_seg_4/CLK
    SLICE_X4Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/C
                         clock pessimism             -0.478     1.539    
    SLICE_X4Y54          FDRE (Hold_fdre_C_D)         0.092     1.631    driver_seg_4/s_cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.648%)  route 0.183ns (46.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X2Y53          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  driver_seg_4/FSM_onehot_s_state_reg[16]/Q
                         net (fo=8, routed)           0.183     1.852    driver_seg_4/FSM_onehot_s_state_reg_n_0_[16]
    SLICE_X2Y52          LUT3 (Prop_lut3_I0_O)        0.048     1.900 r  driver_seg_4/FSM_onehot_s_state[17]_i_1/O
                         net (fo=1, routed)           0.000     1.900    driver_seg_4/FSM_onehot_s_state[17]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.021    driver_seg_4/CLK
    SLICE_X2Y52          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[17]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.131     1.652    driver_seg_4/FSM_onehot_s_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.293%)  route 0.183ns (46.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X2Y53          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  driver_seg_4/FSM_onehot_s_state_reg[16]/Q
                         net (fo=8, routed)           0.183     1.852    driver_seg_4/FSM_onehot_s_state_reg_n_0_[16]
    SLICE_X2Y52          LUT3 (Prop_lut3_I2_O)        0.045     1.897 r  driver_seg_4/FSM_onehot_s_state[15]_i_1/O
                         net (fo=1, routed)           0.000     1.897    driver_seg_4/FSM_onehot_s_state[15]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.021    driver_seg_4/CLK
    SLICE_X2Y52          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[15]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.120     1.641    driver_seg_4/FSM_onehot_s_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_4/clk_en0/CLK
    SLICE_X6Y55          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/Q
                         net (fo=2, routed)           0.126     1.792    driver_seg_4/clk_en0/s_cnt_local_reg[18]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X6Y55          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.018    driver_seg_4/clk_en0/CLK
    SLICE_X6Y55          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.134     1.636    driver_seg_4/clk_en0/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/Q
                         net (fo=2, routed)           0.126     1.793    driver_seg_4/clk_en0/s_cnt_local_reg[6]
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_5
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.019    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.134     1.637    driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.127     1.793    driver_seg_4/clk_en0/s_cnt_local_reg[10]
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.018    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.134     1.636    driver_seg_4/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_4/clk_en0/CLK
    SLICE_X6Y56          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  driver_seg_4/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.127     1.793    driver_seg_4/clk_en0/s_cnt_local_reg[22]
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_5
    SLICE_X6Y56          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.018    driver_seg_4/clk_en0/CLK
    SLICE_X6Y56          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.134     1.636    driver_seg_4/clk_en0/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           0.127     1.792    driver_seg_4/clk_en0/s_cnt_local_reg[26]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1_n_5
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.134     1.635    driver_seg_4/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/clk_en0/CLK
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.127     1.794    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.904    driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2_n_5
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.019    driver_seg_4/clk_en0/CLK
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.134     1.637    driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     driver_seg_4/FSM_onehot_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50     driver_seg_4/FSM_onehot_s_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50     driver_seg_4/FSM_onehot_s_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52     driver_seg_4/FSM_onehot_s_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53     driver_seg_4/FSM_onehot_s_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y52     driver_seg_4/FSM_onehot_s_state_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     driver_seg_4/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     driver_seg_4/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     driver_seg_4/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     driver_seg_4/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     driver_seg_4/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     driver_seg_4/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     driver_seg_4/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     driver_seg_4/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50     driver_seg_4/FSM_onehot_s_state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 4.116ns (46.377%)  route 4.759ns (53.623%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.233     6.863    driver_seg_4/s_hex[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  driver_seg_4/g0_b5/O
                         net (fo=1, routed)           3.525    10.512    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.048 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.048    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 4.119ns (47.598%)  route 4.535ns (52.402%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.059     6.688    driver_seg_4/s_hex[2]
    SLICE_X0Y50          LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  driver_seg_4/g0_b6/O
                         net (fo=1, routed)           3.476    10.289    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.828 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.828    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.116ns (49.900%)  route 4.133ns (50.100%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=8, routed)           1.218     6.847    driver_seg_4/s_hex[0]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.971 r  driver_seg_4/g0_b1/O
                         net (fo=1, routed)           2.915     9.886    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    13.423 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    13.423    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.098ns (52.302%)  route 3.737ns (47.698%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.066     6.695    driver_seg_4/s_hex[2]
    SLICE_X0Y50          LUT6 (Prop_lut6_I2_O)        0.124     6.819 r  driver_seg_4/g0_b2/O
                         net (fo=1, routed)           2.672     9.490    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.518    13.008 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    13.008    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.622ns  (logic 4.140ns (54.318%)  route 3.482ns (45.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.625     5.176    driver_seg_4/CLK
    SLICE_X1Y52          FDSE                                         r  driver_seg_4/dig_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDSE (Prop_fdse_C_Q)         0.419     5.595 r  driver_seg_4/dig_o_reg[2]/Q
                         net (fo=1, routed)           3.482     9.077    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.721    12.798 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.798    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.118ns (54.825%)  route 3.393ns (45.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X5Y50          FDSE                                         r  driver_seg_4/dig_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     5.592 r  driver_seg_4/dig_o_reg[6]/Q
                         net (fo=1, routed)           3.393     8.986    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.699    12.685 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.685    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.116ns (55.771%)  route 3.264ns (44.229%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X4Y52          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=8, routed)           1.160     6.790    driver_seg_4/s_hex[3]
    SLICE_X0Y51          LUT6 (Prop_lut6_I3_O)        0.124     6.914 r  driver_seg_4/g0_b3/O
                         net (fo=1, routed)           2.103     9.017    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.553 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.553    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 4.126ns (56.726%)  route 3.148ns (43.274%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.235     6.864    driver_seg_4/s_hex[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  driver_seg_4/g0_b7/O
                         net (fo=1, routed)           1.913     8.901    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.546    12.447 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    12.447    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 4.118ns (57.102%)  route 3.094ns (42.898%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=8, routed)           1.215     6.844    driver_seg_4/s_hex[0]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.968 r  driver_seg_4/g0_b0/O
                         net (fo=1, routed)           1.879     8.847    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.538    12.386 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.386    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.991ns (55.648%)  route 3.181ns (44.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.641     5.193    driver_seg_4/CLK
    SLICE_X0Y48          FDSE                                         r  driver_seg_4/dig_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDSE (Prop_fdse_C_Q)         0.456     5.649 r  driver_seg_4/dig_o_reg[7]/Q
                         net (fo=1, routed)           3.181     8.829    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535    12.364 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.364    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.388ns (80.188%)  route 0.343ns (19.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_4/CLK
    SLICE_X1Y52          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_4/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.343     1.989    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.237 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.237    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.397ns (80.410%)  route 0.340ns (19.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X3Y53          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.340     1.986    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.242 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.242    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.388ns (73.611%)  route 0.497ns (26.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_4/CLK
    SLICE_X1Y52          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDSE (Prop_fdse_C_Q)         0.141     1.646 r  driver_seg_4/dig_o_reg[3]/Q
                         net (fo=1, routed)           0.497     2.144    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.390 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.390    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.393ns (73.598%)  route 0.500ns (26.402%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=8, routed)           0.158     1.802    driver_seg_4/s_hex[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  driver_seg_4/g0_b4/O
                         net (fo=1, routed)           0.342     2.189    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.396 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.377ns (72.280%)  route 0.528ns (27.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.511    driver_seg_4/CLK
    SLICE_X0Y48          FDSE                                         r  driver_seg_4/dig_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  driver_seg_4/dig_o_reg[4]/Q
                         net (fo=1, routed)           0.528     2.180    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.416 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.416    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.433ns (70.572%)  route 0.597ns (29.428%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=8, routed)           0.160     1.804    driver_seg_4/s_hex[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  driver_seg_4/g0_b7/O
                         net (fo=1, routed)           0.438     2.287    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.247     3.534 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.534    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.425ns (69.175%)  route 0.635ns (30.825%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_4/CLK
    SLICE_X3Y52          FDRE                                         r  driver_seg_4/s_hex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_4/s_hex_reg[5]/Q
                         net (fo=8, routed)           0.206     1.853    driver_seg_4/s_hex[5]
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  driver_seg_4/g0_b0/O
                         net (fo=1, routed)           0.429     2.327    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.566 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.566    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.422ns (67.624%)  route 0.681ns (32.376%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=8, routed)           0.159     1.803    driver_seg_4/s_hex[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  driver_seg_4/g0_b3/O
                         net (fo=1, routed)           0.522     2.370    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.607 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.607    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.379ns (65.191%)  route 0.736ns (34.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X5Y50          FDSE                                         r  driver_seg_4/dig_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.141     1.644 r  driver_seg_4/dig_o_reg[5]/Q
                         net (fo=1, routed)           0.736     2.381    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.619 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.619    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.376ns (58.102%)  route 0.993ns (41.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.511    driver_seg_4/CLK
    SLICE_X0Y48          FDSE                                         r  driver_seg_4/dig_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  driver_seg_4/dig_o_reg[7]/Q
                         net (fo=1, routed)           0.993     2.645    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.235     3.880 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.880    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 2.094ns (28.776%)  route 5.184ns (71.224%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.414     4.885    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.152     5.037 r  driver_seg_4/bin_cnt0/s_hex[0]_i_10/O
                         net (fo=1, routed)           0.952     5.989    driver_seg_4/bin_cnt0/s_hex[0]_i_10_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.348     6.337 r  driver_seg_4/bin_cnt0/s_hex[0]_i_4/O
                         net (fo=1, routed)           0.817     7.154    driver_seg_4/bin_cnt0/s_hex[0]_i_4_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I2_O)        0.124     7.278 r  driver_seg_4/bin_cnt0/s_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     7.278    driver_seg_4/bin_cnt0_n_13
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.876    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.842ns (26.992%)  route 4.983ns (73.008%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.414     4.885    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.124     5.009 f  driver_seg_4/bin_cnt0/s_hex[5]_i_8/O
                         net (fo=3, routed)           0.868     5.877    driver_seg_4/bin_cnt0/s_hex[5]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.124     6.001 r  driver_seg_4/bin_cnt0/s_hex[5]_i_3/O
                         net (fo=1, routed)           0.701     6.702    driver_seg_4/bin_cnt0/s_hex[5]_i_3_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  driver_seg_4/bin_cnt0/s_hex[5]_i_1/O
                         net (fo=1, routed)           0.000     6.826    driver_seg_4/bin_cnt0_n_8
    SLICE_X3Y52          FDRE                                         r  driver_seg_4/s_hex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.507     4.878    driver_seg_4/CLK
    SLICE_X3Y52          FDRE                                         r  driver_seg_4/s_hex_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 2.075ns (31.308%)  route 4.554ns (68.692%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.066     4.536    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.154     4.690 r  driver_seg_4/bin_cnt0/s_hex[4]_i_12/O
                         net (fo=2, routed)           0.690     5.380    driver_seg_4/bin_cnt0/s_hex[4]_i_12_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.327     5.707 r  driver_seg_4/bin_cnt0/s_hex[1]_i_3/O
                         net (fo=1, routed)           0.798     6.505    driver_seg_4/bin_cnt0/s_hex[1]_i_3_n_0
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.629 r  driver_seg_4/bin_cnt0/s_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     6.629    driver_seg_4/bin_cnt0_n_12
    SLICE_X0Y52          FDRE                                         r  driver_seg_4/s_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.507     4.878    driver_seg_4/CLK
    SLICE_X0Y52          FDRE                                         r  driver_seg_4/s_hex_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 2.075ns (31.737%)  route 4.464ns (68.263%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.066     4.536    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.154     4.690 f  driver_seg_4/bin_cnt0/s_hex[4]_i_12/O
                         net (fo=2, routed)           0.851     5.541    driver_seg_4/bin_cnt0/s_hex[4]_i_12_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.327     5.868 r  driver_seg_4/bin_cnt0/s_hex[4]_i_6/O
                         net (fo=1, routed)           0.547     6.415    driver_seg_4/bin_cnt0/s_hex[4]_i_6_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  driver_seg_4/bin_cnt0/s_hex[4]_i_1/O
                         net (fo=1, routed)           0.000     6.539    driver_seg_4/bin_cnt0_n_9
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/s_hex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.507     4.878    driver_seg_4/CLK
    SLICE_X3Y51          FDRE                                         r  driver_seg_4/s_hex_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.386ns  (logic 1.842ns (28.850%)  route 4.544ns (71.150%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.254     4.725    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X7Y52          LUT4 (Prop_lut4_I1_O)        0.124     4.849 f  driver_seg_4/bin_cnt0/s_hex[3]_i_8/O
                         net (fo=1, routed)           0.642     5.490    driver_seg_4/bin_cnt0/s_hex[3]_i_8_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     5.614 r  driver_seg_4/bin_cnt0/s_hex[3]_i_3/O
                         net (fo=1, routed)           0.648     6.262    driver_seg_4/bin_cnt0/s_hex[3]_i_3_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.386 r  driver_seg_4/bin_cnt0/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     6.386    driver_seg_4/bin_cnt0_n_10
    SLICE_X4Y52          FDRE                                         r  driver_seg_4/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.876    driver_seg_4/CLK
    SLICE_X4Y52          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.842ns (30.476%)  route 4.203ns (69.524%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.066     4.536    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     4.660 f  driver_seg_4/bin_cnt0/s_hex[4]_i_10/O
                         net (fo=3, routed)           0.838     5.498    driver_seg_4/bin_cnt0/s_hex[4]_i_10_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     5.622 r  driver_seg_4/bin_cnt0/s_hex[2]_i_7/O
                         net (fo=1, routed)           0.299     5.921    driver_seg_4/bin_cnt0/s_hex[2]_i_7_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.045 r  driver_seg_4/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     6.045    driver_seg_4/bin_cnt0_n_11
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.876    driver_seg_4/CLK
    SLICE_X5Y51          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.594ns (32.388%)  route 3.328ns (67.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.651     4.121    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     4.923    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.594ns (32.388%)  route 3.328ns (67.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.651     4.121    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     4.923    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.594ns (32.388%)  route 3.328ns (67.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.651     4.121    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     4.923    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.594ns (32.388%)  route 3.328ns (67.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.651     4.121    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     4.245 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     4.923    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.304ns (45.653%)  route 0.361ns (54.347%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.361     0.620    driver_seg_4/SW_IBUF[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.045     0.665 r  driver_seg_4/FSM_onehot_s_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.665    driver_seg_4/FSM_onehot_s_state[4]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.021    driver_seg_4/CLK
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.308ns (45.978%)  route 0.361ns (54.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.361     0.620    driver_seg_4/SW_IBUF[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.049     0.669 r  driver_seg_4/FSM_onehot_s_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.669    driver_seg_4/FSM_onehot_s_state[6]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.021    driver_seg_4/CLK
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.301ns (40.897%)  route 0.434ns (59.103%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.434     0.693    driver_seg_4/SW_IBUF[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.042     0.735 r  driver_seg_4/FSM_onehot_s_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.735    driver_seg_4/FSM_onehot_s_state[5]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.021    driver_seg_4/CLK
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.304ns (41.137%)  route 0.434ns (58.863%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.434     0.693    driver_seg_4/SW_IBUF[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.045     0.738 r  driver_seg_4/FSM_onehot_s_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.738    driver_seg_4/FSM_onehot_s_state[3]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.021    driver_seg_4/CLK
    SLICE_X1Y51          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.297ns (37.834%)  route 0.488ns (62.166%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.488     0.740    driver_seg_4/SW_IBUF[1]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045     0.785 r  driver_seg_4/s_cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.785    driver_seg_4/s_cnt2_0[2]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.304ns (37.387%)  route 0.508ns (62.613%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.508     0.767    driver_seg_4/SW_IBUF[0]
    SLICE_X4Y50          LUT3 (Prop_lut3_I1_O)        0.045     0.812 r  driver_seg_4/FSM_onehot_s_state[11]_i_1/O
                         net (fo=1, routed)           0.000     0.812    driver_seg_4/FSM_onehot_s_state[11]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.019    driver_seg_4/CLK
    SLICE_X4Y50          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.308ns (37.694%)  route 0.508ns (62.306%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=19, routed)          0.508     0.767    driver_seg_4/SW_IBUF[0]
    SLICE_X4Y50          LUT3 (Prop_lut3_I1_O)        0.049     0.816 r  driver_seg_4/FSM_onehot_s_state[13]_i_1/O
                         net (fo=1, routed)           0.000     0.816    driver_seg_4/FSM_onehot_s_state[13]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.019    driver_seg_4/CLK
    SLICE_X4Y50          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[13]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.297ns (35.550%)  route 0.539ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.539     0.791    driver_seg_4/SW_IBUF[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.836 r  driver_seg_4/s_cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.836    driver_seg_4/s_cnt2_0[4]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/dig_o_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.238ns (27.877%)  route 0.617ns (72.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          0.617     0.855    driver_seg_4/BTNC_IBUF
    SLICE_X0Y48          FDSE                                         r  driver_seg_4/dig_o_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.869     2.027    driver_seg_4/CLK
    SLICE_X0Y48          FDSE                                         r  driver_seg_4/dig_o_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/dig_o_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.238ns (27.877%)  route 0.617ns (72.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          0.617     0.855    driver_seg_4/BTNC_IBUF
    SLICE_X0Y48          FDSE                                         r  driver_seg_4/dig_o_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.869     2.027    driver_seg_4/CLK
    SLICE_X0Y48          FDSE                                         r  driver_seg_4/dig_o_reg[7]/C





