#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Dec 10 17:28:58 2022
# Process ID: 23528
# Current directory: C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1
# Command line: vivado.exe -log lab505.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab505.tcl
# Log file: C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/lab505.vds
# Journal file: C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1\vivado.jou
# Running On: DESKTOP-55DQIAJ, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34282 MB
#-----------------------------------------------------------
source lab505.tcl -notrace
Command: synth_design -top lab505 -part xc7a200tfbg676-2 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab505' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/lab505.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/.Xil/Vivado-23528-DESKTOP-55DQIAJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/.Xil/Vivado-23528-DESKTOP-55DQIAJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reg_rom' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/reg_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'reg_rom' (2#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/reg_rom.v:22]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/control_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (3#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/control_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/imm_gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (4#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/imm_gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/alu_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (5#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/alu_control.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/reg_file.v:22]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (7#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/reg_file.v:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/.Xil/Vivado-23528-DESKTOP-55DQIAJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (8#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/.Xil/Vivado-23528-DESKTOP-55DQIAJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab505' (9#1) [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/lab505.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1419.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.414 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1419.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkWiz'
Finished Parsing XDC File [c:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkWiz'
Parsing XDC File [c:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram0'
Finished Parsing XDC File [c:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram0'
Parsing XDC File [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/constrs_1/imports/constrs/time.xdc]
Finished Parsing XDC File [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/constrs_1/imports/constrs/time.xdc]
Parsing XDC File [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1500.547 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1500.547 ; gain = 81.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1500.547 ; gain = 81.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLOCK_20. (constraint file  {c:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLOCK_20. (constraint file  {c:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for clkWiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1500.547 ; gain = 81.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1500.547 ; gain = 81.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	  33 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 40    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP a1/Y3, operation Mode is: A*B.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
DSP Report: Generating DSP a1/Y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
DSP Report: Generating DSP a1/Y3, operation Mode is: A*B.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
DSP Report: Generating DSP a1/Y3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
DSP Report: operator a1/Y3 is absorbed into DSP a1/Y3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1500.547 ; gain = 81.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab505      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab505      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab505      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab505      | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'CLOCK_20'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1502.203 ; gain = 82.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1638.836 ; gain = 219.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/imports/demoModule/reg_file.v:40]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |    55|
|5     |DSP48E1     |     3|
|6     |LUT1        |    92|
|7     |LUT2        |   147|
|8     |LUT3        |   129|
|9     |LUT4        |   119|
|10    |LUT5        |   226|
|11    |LUT6        |   823|
|12    |MUXF7       |   256|
|13    |FDRE        |  1024|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1638.852 ; gain = 138.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1638.852 ; gain = 219.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1638.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 10046dd2
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1656.996 ; gain = 237.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.runs/synth_1/lab505.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab505_utilization_synth.rpt -pb lab505_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 17:29:39 2022...
