DECL|ACLK_CTL|member|__OM uint32_t ACLK_CTL; /*!< 0x00000038 Aclk control */
DECL|ANA_CTL0|member|__IOM uint32_t ANA_CTL0; /*!< 0x00000018 Analog control 0 */
DECL|ANA_CTL1|member|__IOM uint32_t ANA_CTL1; /*!< 0x0000001C Analog control 1 */
DECL|BIST_ADDR_START|member|__IOM uint32_t BIST_ADDR_START; /*!< 0x00000108 BIST address start register */
DECL|BIST_ADDR|member|__IM uint32_t BIST_ADDR; /*!< 0x0000016C BIST address register */
DECL|BIST_CMD|member|__IOM uint32_t BIST_CMD; /*!< 0x00000104 BIST command */
DECL|BIST_CTL|member|__IOM uint32_t BIST_CTL; /*!< 0x00000100 BIST control */
DECL|BIST_DATA_ACT|member|__IM uint32_t BIST_DATA_ACT[8]; /*!< 0x0000012C BIST data actual register(s) */
DECL|BIST_DATA_EXP|member|__IM uint32_t BIST_DATA_EXP[8]; /*!< 0x0000014C BIST data expected register(s) */
DECL|BIST_DATA|member|__IOM uint32_t BIST_DATA[8]; /*!< 0x0000010C BIST data register(s) */
DECL|BIST_STATUS|member|__IOM uint32_t BIST_STATUS; /*!< 0x00000170 BIST status register */
DECL|BOOKMARK|member|__OM uint32_t BOOKMARK; /*!< 0x00000060 Bookmark register - keeps the current FW HV seq */
DECL|CAL_CTL0|member|__IOM uint32_t CAL_CTL0; /*!< 0x00000050 Cal control BG LO trim bits */
DECL|CAL_CTL1|member|__IOM uint32_t CAL_CTL1; /*!< 0x00000054 Cal control BG HI trim bits */
DECL|CAL_CTL2|member|__IOM uint32_t CAL_CTL2; /*!< 0x00000058 Cal control BG LO&HI ipref trim, ref sel, fm_active, turbo_ext */
DECL|CAL_CTL3|member|__IOM uint32_t CAL_CTL3; /*!< 0x0000005C Cal control osc trim bits, idac, sdac, itim, bdac. */
DECL|CM0_CA_CMD|member|__IOM uint32_t CM0_CA_CMD; /*!< 0x0000040C CM0+ cache command */
DECL|CM0_CA_CTL0|member|__IOM uint32_t CM0_CA_CTL0; /*!< 0x00000400 CM0+ cache control */
DECL|CM0_CA_CTL1|member|__IOM uint32_t CM0_CA_CTL1; /*!< 0x00000404 CM0+ cache control */
DECL|CM0_CA_CTL2|member|__IOM uint32_t CM0_CA_CTL2; /*!< 0x00000408 CM0+ cache control */
DECL|CM0_CA_STATUS0|member|__IM uint32_t CM0_CA_STATUS0; /*!< 0x00000440 CM0+ cache status 0 */
DECL|CM0_CA_STATUS1|member|__IM uint32_t CM0_CA_STATUS1; /*!< 0x00000444 CM0+ cache status 1 */
DECL|CM0_CA_STATUS2|member|__IM uint32_t CM0_CA_STATUS2; /*!< 0x00000448 CM0+ cache status 2 */
DECL|CM4_CA_CMD|member|__IOM uint32_t CM4_CA_CMD; /*!< 0x0000048C CM4 cache command */
DECL|CM4_CA_CTL0|member|__IOM uint32_t CM4_CA_CTL0; /*!< 0x00000480 CM4 cache control */
DECL|CM4_CA_CTL1|member|__IOM uint32_t CM4_CA_CTL1; /*!< 0x00000484 CM4 cache control */
DECL|CM4_CA_CTL2|member|__IOM uint32_t CM4_CA_CTL2; /*!< 0x00000488 CM4 cache control */
DECL|CM4_CA_STATUS0|member|__IM uint32_t CM4_CA_STATUS0; /*!< 0x000004C0 CM4 cache status 0 */
DECL|CM4_CA_STATUS1|member|__IM uint32_t CM4_CA_STATUS1; /*!< 0x000004C4 CM4 cache status 1 */
DECL|CM4_CA_STATUS2|member|__IM uint32_t CM4_CA_STATUS2; /*!< 0x000004C8 CM4 cache status 2 */
DECL|CRYPTO_BUFF_CMD|member|__IOM uint32_t CRYPTO_BUFF_CMD; /*!< 0x00000508 Cryptography buffer command */
DECL|CRYPTO_BUFF_CTL|member|__IOM uint32_t CRYPTO_BUFF_CTL; /*!< 0x00000500 Cryptography buffer control */
DECL|DAP_BUFF_CMD|member|__IOM uint32_t DAP_BUFF_CMD; /*!< 0x00000688 Debug access port buffer command */
DECL|DAP_BUFF_CTL|member|__IOM uint32_t DAP_BUFF_CTL; /*!< 0x00000680 Debug access port buffer control */
DECL|DW0_BUFF_CMD|member|__IOM uint32_t DW0_BUFF_CMD; /*!< 0x00000588 Datawire 0 buffer command */
DECL|DW0_BUFF_CTL|member|__IOM uint32_t DW0_BUFF_CTL; /*!< 0x00000580 Datawire 0 buffer control */
DECL|DW1_BUFF_CMD|member|__IOM uint32_t DW1_BUFF_CMD; /*!< 0x00000608 Datawire 1 buffer command */
DECL|DW1_BUFF_CTL|member|__IOM uint32_t DW1_BUFF_CTL; /*!< 0x00000600 Datawire 1 buffer control */
DECL|EXT_MS0_BUFF_CMD|member|__IOM uint32_t EXT_MS0_BUFF_CMD; /*!< 0x00000708 External master 0 buffer command */
DECL|EXT_MS0_BUFF_CTL|member|__IOM uint32_t EXT_MS0_BUFF_CTL; /*!< 0x00000700 External master 0 buffer control */
DECL|EXT_MS1_BUFF_CMD|member|__IOM uint32_t EXT_MS1_BUFF_CMD; /*!< 0x00000788 External master 1 buffer command */
DECL|EXT_MS1_BUFF_CTL|member|__IOM uint32_t EXT_MS1_BUFF_CTL; /*!< 0x00000780 External master 1 buffer control */
DECL|FLASHC_BIST_ADDR_COL_ADDR_Msk|macro|FLASHC_BIST_ADDR_COL_ADDR_Msk
DECL|FLASHC_BIST_ADDR_COL_ADDR_Pos|macro|FLASHC_BIST_ADDR_COL_ADDR_Pos
DECL|FLASHC_BIST_ADDR_ROW_ADDR_Msk|macro|FLASHC_BIST_ADDR_ROW_ADDR_Msk
DECL|FLASHC_BIST_ADDR_ROW_ADDR_Pos|macro|FLASHC_BIST_ADDR_ROW_ADDR_Pos
DECL|FLASHC_BIST_ADDR_START_COL_ADDR_START_Msk|macro|FLASHC_BIST_ADDR_START_COL_ADDR_START_Msk
DECL|FLASHC_BIST_ADDR_START_COL_ADDR_START_Pos|macro|FLASHC_BIST_ADDR_START_COL_ADDR_START_Pos
DECL|FLASHC_BIST_ADDR_START_ROW_ADDR_START_Msk|macro|FLASHC_BIST_ADDR_START_ROW_ADDR_START_Msk
DECL|FLASHC_BIST_ADDR_START_ROW_ADDR_START_Pos|macro|FLASHC_BIST_ADDR_START_ROW_ADDR_START_Pos
DECL|FLASHC_BIST_CMD_START_Msk|macro|FLASHC_BIST_CMD_START_Msk
DECL|FLASHC_BIST_CMD_START_Pos|macro|FLASHC_BIST_CMD_START_Pos
DECL|FLASHC_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Msk|macro|FLASHC_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Msk
DECL|FLASHC_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Pos|macro|FLASHC_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Pos
DECL|FLASHC_BIST_CTL_ADDR_START_ENABLED_Msk|macro|FLASHC_BIST_CTL_ADDR_START_ENABLED_Msk
DECL|FLASHC_BIST_CTL_ADDR_START_ENABLED_Pos|macro|FLASHC_BIST_CTL_ADDR_START_ENABLED_Pos
DECL|FLASHC_BIST_CTL_INCR_DECR_BOTH_Msk|macro|FLASHC_BIST_CTL_INCR_DECR_BOTH_Msk
DECL|FLASHC_BIST_CTL_INCR_DECR_BOTH_Pos|macro|FLASHC_BIST_CTL_INCR_DECR_BOTH_Pos
DECL|FLASHC_BIST_CTL_OPCODE_Msk|macro|FLASHC_BIST_CTL_OPCODE_Msk
DECL|FLASHC_BIST_CTL_OPCODE_Pos|macro|FLASHC_BIST_CTL_OPCODE_Pos
DECL|FLASHC_BIST_CTL_ROW_FIRST_Msk|macro|FLASHC_BIST_CTL_ROW_FIRST_Msk
DECL|FLASHC_BIST_CTL_ROW_FIRST_Pos|macro|FLASHC_BIST_CTL_ROW_FIRST_Pos
DECL|FLASHC_BIST_CTL_STOP_ON_ERROR_Msk|macro|FLASHC_BIST_CTL_STOP_ON_ERROR_Msk
DECL|FLASHC_BIST_CTL_STOP_ON_ERROR_Pos|macro|FLASHC_BIST_CTL_STOP_ON_ERROR_Pos
DECL|FLASHC_BIST_CTL_UP_Msk|macro|FLASHC_BIST_CTL_UP_Msk
DECL|FLASHC_BIST_CTL_UP_Pos|macro|FLASHC_BIST_CTL_UP_Pos
DECL|FLASHC_BIST_DATA_ACT_DATA_Msk|macro|FLASHC_BIST_DATA_ACT_DATA_Msk
DECL|FLASHC_BIST_DATA_ACT_DATA_Pos|macro|FLASHC_BIST_DATA_ACT_DATA_Pos
DECL|FLASHC_BIST_DATA_DATA_Msk|macro|FLASHC_BIST_DATA_DATA_Msk
DECL|FLASHC_BIST_DATA_DATA_Pos|macro|FLASHC_BIST_DATA_DATA_Pos
DECL|FLASHC_BIST_DATA_EXP_DATA_Msk|macro|FLASHC_BIST_DATA_EXP_DATA_Msk
DECL|FLASHC_BIST_DATA_EXP_DATA_Pos|macro|FLASHC_BIST_DATA_EXP_DATA_Pos
DECL|FLASHC_BIST_STATUS_FAIL_Msk|macro|FLASHC_BIST_STATUS_FAIL_Msk
DECL|FLASHC_BIST_STATUS_FAIL_Pos|macro|FLASHC_BIST_STATUS_FAIL_Pos
DECL|FLASHC_CM0_CA_CMD_INV_Msk|macro|FLASHC_CM0_CA_CMD_INV_Msk
DECL|FLASHC_CM0_CA_CMD_INV_Pos|macro|FLASHC_CM0_CA_CMD_INV_Pos
DECL|FLASHC_CM0_CA_CTL0_ENABLED_Msk|macro|FLASHC_CM0_CA_CTL0_ENABLED_Msk
DECL|FLASHC_CM0_CA_CTL0_ENABLED_Pos|macro|FLASHC_CM0_CA_CTL0_ENABLED_Pos
DECL|FLASHC_CM0_CA_CTL0_PREF_EN_Msk|macro|FLASHC_CM0_CA_CTL0_PREF_EN_Msk
DECL|FLASHC_CM0_CA_CTL0_PREF_EN_Pos|macro|FLASHC_CM0_CA_CTL0_PREF_EN_Pos
DECL|FLASHC_CM0_CA_CTL0_SET_ADDR_Msk|macro|FLASHC_CM0_CA_CTL0_SET_ADDR_Msk
DECL|FLASHC_CM0_CA_CTL0_SET_ADDR_Pos|macro|FLASHC_CM0_CA_CTL0_SET_ADDR_Pos
DECL|FLASHC_CM0_CA_CTL0_WAY_Msk|macro|FLASHC_CM0_CA_CTL0_WAY_Msk
DECL|FLASHC_CM0_CA_CTL0_WAY_Pos|macro|FLASHC_CM0_CA_CTL0_WAY_Pos
DECL|FLASHC_CM0_CA_CTL1_PWR_MODE_Msk|macro|FLASHC_CM0_CA_CTL1_PWR_MODE_Msk
DECL|FLASHC_CM0_CA_CTL1_PWR_MODE_Pos|macro|FLASHC_CM0_CA_CTL1_PWR_MODE_Pos
DECL|FLASHC_CM0_CA_CTL1_VECTKEYSTAT_Msk|macro|FLASHC_CM0_CA_CTL1_VECTKEYSTAT_Msk
DECL|FLASHC_CM0_CA_CTL1_VECTKEYSTAT_Pos|macro|FLASHC_CM0_CA_CTL1_VECTKEYSTAT_Pos
DECL|FLASHC_CM0_CA_CTL2_PWRUP_DELAY_Msk|macro|FLASHC_CM0_CA_CTL2_PWRUP_DELAY_Msk
DECL|FLASHC_CM0_CA_CTL2_PWRUP_DELAY_Pos|macro|FLASHC_CM0_CA_CTL2_PWRUP_DELAY_Pos
DECL|FLASHC_CM0_CA_STATUS0_VALID16_Msk|macro|FLASHC_CM0_CA_STATUS0_VALID16_Msk
DECL|FLASHC_CM0_CA_STATUS0_VALID16_Pos|macro|FLASHC_CM0_CA_STATUS0_VALID16_Pos
DECL|FLASHC_CM0_CA_STATUS1_TAG_Msk|macro|FLASHC_CM0_CA_STATUS1_TAG_Msk
DECL|FLASHC_CM0_CA_STATUS1_TAG_Pos|macro|FLASHC_CM0_CA_STATUS1_TAG_Pos
DECL|FLASHC_CM0_CA_STATUS2_LRU_Msk|macro|FLASHC_CM0_CA_STATUS2_LRU_Msk
DECL|FLASHC_CM0_CA_STATUS2_LRU_Pos|macro|FLASHC_CM0_CA_STATUS2_LRU_Pos
DECL|FLASHC_CM4_CA_CMD_INV_Msk|macro|FLASHC_CM4_CA_CMD_INV_Msk
DECL|FLASHC_CM4_CA_CMD_INV_Pos|macro|FLASHC_CM4_CA_CMD_INV_Pos
DECL|FLASHC_CM4_CA_CTL0_ENABLED_Msk|macro|FLASHC_CM4_CA_CTL0_ENABLED_Msk
DECL|FLASHC_CM4_CA_CTL0_ENABLED_Pos|macro|FLASHC_CM4_CA_CTL0_ENABLED_Pos
DECL|FLASHC_CM4_CA_CTL0_PREF_EN_Msk|macro|FLASHC_CM4_CA_CTL0_PREF_EN_Msk
DECL|FLASHC_CM4_CA_CTL0_PREF_EN_Pos|macro|FLASHC_CM4_CA_CTL0_PREF_EN_Pos
DECL|FLASHC_CM4_CA_CTL0_SET_ADDR_Msk|macro|FLASHC_CM4_CA_CTL0_SET_ADDR_Msk
DECL|FLASHC_CM4_CA_CTL0_SET_ADDR_Pos|macro|FLASHC_CM4_CA_CTL0_SET_ADDR_Pos
DECL|FLASHC_CM4_CA_CTL0_WAY_Msk|macro|FLASHC_CM4_CA_CTL0_WAY_Msk
DECL|FLASHC_CM4_CA_CTL0_WAY_Pos|macro|FLASHC_CM4_CA_CTL0_WAY_Pos
DECL|FLASHC_CM4_CA_CTL1_PWR_MODE_Msk|macro|FLASHC_CM4_CA_CTL1_PWR_MODE_Msk
DECL|FLASHC_CM4_CA_CTL1_PWR_MODE_Pos|macro|FLASHC_CM4_CA_CTL1_PWR_MODE_Pos
DECL|FLASHC_CM4_CA_CTL1_VECTKEYSTAT_Msk|macro|FLASHC_CM4_CA_CTL1_VECTKEYSTAT_Msk
DECL|FLASHC_CM4_CA_CTL1_VECTKEYSTAT_Pos|macro|FLASHC_CM4_CA_CTL1_VECTKEYSTAT_Pos
DECL|FLASHC_CM4_CA_CTL2_PWRUP_DELAY_Msk|macro|FLASHC_CM4_CA_CTL2_PWRUP_DELAY_Msk
DECL|FLASHC_CM4_CA_CTL2_PWRUP_DELAY_Pos|macro|FLASHC_CM4_CA_CTL2_PWRUP_DELAY_Pos
DECL|FLASHC_CM4_CA_STATUS0_VALID16_Msk|macro|FLASHC_CM4_CA_STATUS0_VALID16_Msk
DECL|FLASHC_CM4_CA_STATUS0_VALID16_Pos|macro|FLASHC_CM4_CA_STATUS0_VALID16_Pos
DECL|FLASHC_CM4_CA_STATUS1_TAG_Msk|macro|FLASHC_CM4_CA_STATUS1_TAG_Msk
DECL|FLASHC_CM4_CA_STATUS1_TAG_Pos|macro|FLASHC_CM4_CA_STATUS1_TAG_Pos
DECL|FLASHC_CM4_CA_STATUS2_LRU_Msk|macro|FLASHC_CM4_CA_STATUS2_LRU_Msk
DECL|FLASHC_CM4_CA_STATUS2_LRU_Pos|macro|FLASHC_CM4_CA_STATUS2_LRU_Pos
DECL|FLASHC_CRYPTO_BUFF_CMD_INV_Msk|macro|FLASHC_CRYPTO_BUFF_CMD_INV_Msk
DECL|FLASHC_CRYPTO_BUFF_CMD_INV_Pos|macro|FLASHC_CRYPTO_BUFF_CMD_INV_Pos
DECL|FLASHC_CRYPTO_BUFF_CTL_ENABLED_Msk|macro|FLASHC_CRYPTO_BUFF_CTL_ENABLED_Msk
DECL|FLASHC_CRYPTO_BUFF_CTL_ENABLED_Pos|macro|FLASHC_CRYPTO_BUFF_CTL_ENABLED_Pos
DECL|FLASHC_CRYPTO_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_CRYPTO_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_CRYPTO_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_CRYPTO_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_DAP_BUFF_CMD_INV_Msk|macro|FLASHC_DAP_BUFF_CMD_INV_Msk
DECL|FLASHC_DAP_BUFF_CMD_INV_Pos|macro|FLASHC_DAP_BUFF_CMD_INV_Pos
DECL|FLASHC_DAP_BUFF_CTL_ENABLED_Msk|macro|FLASHC_DAP_BUFF_CTL_ENABLED_Msk
DECL|FLASHC_DAP_BUFF_CTL_ENABLED_Pos|macro|FLASHC_DAP_BUFF_CTL_ENABLED_Pos
DECL|FLASHC_DAP_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_DAP_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_DAP_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_DAP_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_DW0_BUFF_CMD_INV_Msk|macro|FLASHC_DW0_BUFF_CMD_INV_Msk
DECL|FLASHC_DW0_BUFF_CMD_INV_Pos|macro|FLASHC_DW0_BUFF_CMD_INV_Pos
DECL|FLASHC_DW0_BUFF_CTL_ENABLED_Msk|macro|FLASHC_DW0_BUFF_CTL_ENABLED_Msk
DECL|FLASHC_DW0_BUFF_CTL_ENABLED_Pos|macro|FLASHC_DW0_BUFF_CTL_ENABLED_Pos
DECL|FLASHC_DW0_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_DW0_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_DW0_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_DW0_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_DW1_BUFF_CMD_INV_Msk|macro|FLASHC_DW1_BUFF_CMD_INV_Msk
DECL|FLASHC_DW1_BUFF_CMD_INV_Pos|macro|FLASHC_DW1_BUFF_CMD_INV_Pos
DECL|FLASHC_DW1_BUFF_CTL_ENABLED_Msk|macro|FLASHC_DW1_BUFF_CTL_ENABLED_Msk
DECL|FLASHC_DW1_BUFF_CTL_ENABLED_Pos|macro|FLASHC_DW1_BUFF_CTL_ENABLED_Pos
DECL|FLASHC_DW1_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_DW1_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_DW1_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_DW1_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_EXT_MS0_BUFF_CMD_INV_Msk|macro|FLASHC_EXT_MS0_BUFF_CMD_INV_Msk
DECL|FLASHC_EXT_MS0_BUFF_CMD_INV_Pos|macro|FLASHC_EXT_MS0_BUFF_CMD_INV_Pos
DECL|FLASHC_EXT_MS0_BUFF_CTL_ENABLED_Msk|macro|FLASHC_EXT_MS0_BUFF_CTL_ENABLED_Msk
DECL|FLASHC_EXT_MS0_BUFF_CTL_ENABLED_Pos|macro|FLASHC_EXT_MS0_BUFF_CTL_ENABLED_Pos
DECL|FLASHC_EXT_MS0_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_EXT_MS0_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_EXT_MS0_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_EXT_MS0_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_EXT_MS1_BUFF_CMD_INV_Msk|macro|FLASHC_EXT_MS1_BUFF_CMD_INV_Msk
DECL|FLASHC_EXT_MS1_BUFF_CMD_INV_Pos|macro|FLASHC_EXT_MS1_BUFF_CMD_INV_Pos
DECL|FLASHC_EXT_MS1_BUFF_CTL_ENABLED_Msk|macro|FLASHC_EXT_MS1_BUFF_CTL_ENABLED_Msk
DECL|FLASHC_EXT_MS1_BUFF_CTL_ENABLED_Pos|macro|FLASHC_EXT_MS1_BUFF_CTL_ENABLED_Pos
DECL|FLASHC_EXT_MS1_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_EXT_MS1_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_EXT_MS1_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_EXT_MS1_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_FLASH_CMD_INV_Msk|macro|FLASHC_FLASH_CMD_INV_Msk
DECL|FLASHC_FLASH_CMD_INV_Pos|macro|FLASHC_FLASH_CMD_INV_Pos
DECL|FLASHC_FLASH_CTL_MAIN_WS_Msk|macro|FLASHC_FLASH_CTL_MAIN_WS_Msk
DECL|FLASHC_FLASH_CTL_MAIN_WS_Pos|macro|FLASHC_FLASH_CTL_MAIN_WS_Pos
DECL|FLASHC_FLASH_CTL_REMAP_Msk|macro|FLASHC_FLASH_CTL_REMAP_Msk
DECL|FLASHC_FLASH_CTL_REMAP_Pos|macro|FLASHC_FLASH_CTL_REMAP_Pos
DECL|FLASHC_FLASH_PWR_CTL_ENABLE_HV_Msk|macro|FLASHC_FLASH_PWR_CTL_ENABLE_HV_Msk
DECL|FLASHC_FLASH_PWR_CTL_ENABLE_HV_Pos|macro|FLASHC_FLASH_PWR_CTL_ENABLE_HV_Pos
DECL|FLASHC_FLASH_PWR_CTL_ENABLE_Msk|macro|FLASHC_FLASH_PWR_CTL_ENABLE_Msk
DECL|FLASHC_FLASH_PWR_CTL_ENABLE_Pos|macro|FLASHC_FLASH_PWR_CTL_ENABLE_Pos
DECL|FLASHC_FM_CTL_ACLK_CTL_ACLK_GEN_Msk|macro|FLASHC_FM_CTL_ACLK_CTL_ACLK_GEN_Msk
DECL|FLASHC_FM_CTL_ACLK_CTL_ACLK_GEN_Pos|macro|FLASHC_FM_CTL_ACLK_CTL_ACLK_GEN_Pos
DECL|FLASHC_FM_CTL_ANA_CTL0_CSLDAC_Msk|macro|FLASHC_FM_CTL_ANA_CTL0_CSLDAC_Msk
DECL|FLASHC_FM_CTL_ANA_CTL0_CSLDAC_Pos|macro|FLASHC_FM_CTL_ANA_CTL0_CSLDAC_Pos
DECL|FLASHC_FM_CTL_ANA_CTL0_FLIP_AMUXBUS_AB_Msk|macro|FLASHC_FM_CTL_ANA_CTL0_FLIP_AMUXBUS_AB_Msk
DECL|FLASHC_FM_CTL_ANA_CTL0_FLIP_AMUXBUS_AB_Pos|macro|FLASHC_FM_CTL_ANA_CTL0_FLIP_AMUXBUS_AB_Pos
DECL|FLASHC_FM_CTL_ANA_CTL0_VCC_SEL_Msk|macro|FLASHC_FM_CTL_ANA_CTL0_VCC_SEL_Msk
DECL|FLASHC_FM_CTL_ANA_CTL0_VCC_SEL_Pos|macro|FLASHC_FM_CTL_ANA_CTL0_VCC_SEL_Pos
DECL|FLASHC_FM_CTL_ANA_CTL1_MDAC_Msk|macro|FLASHC_FM_CTL_ANA_CTL1_MDAC_Msk
DECL|FLASHC_FM_CTL_ANA_CTL1_MDAC_Pos|macro|FLASHC_FM_CTL_ANA_CTL1_MDAC_Pos
DECL|FLASHC_FM_CTL_ANA_CTL1_NDAC_Msk|macro|FLASHC_FM_CTL_ANA_CTL1_NDAC_Msk
DECL|FLASHC_FM_CTL_ANA_CTL1_NDAC_Pos|macro|FLASHC_FM_CTL_ANA_CTL1_NDAC_Pos
DECL|FLASHC_FM_CTL_ANA_CTL1_PDAC_Msk|macro|FLASHC_FM_CTL_ANA_CTL1_PDAC_Msk
DECL|FLASHC_FM_CTL_ANA_CTL1_PDAC_Pos|macro|FLASHC_FM_CTL_ANA_CTL1_PDAC_Pos
DECL|FLASHC_FM_CTL_ANA_CTL1_RST_SFT_HVPL_Msk|macro|FLASHC_FM_CTL_ANA_CTL1_RST_SFT_HVPL_Msk
DECL|FLASHC_FM_CTL_ANA_CTL1_RST_SFT_HVPL_Pos|macro|FLASHC_FM_CTL_ANA_CTL1_RST_SFT_HVPL_Pos
DECL|FLASHC_FM_CTL_ANA_CTL1_R_GRANT_CTL_Msk|macro|FLASHC_FM_CTL_ANA_CTL1_R_GRANT_CTL_Msk
DECL|FLASHC_FM_CTL_ANA_CTL1_R_GRANT_CTL_Pos|macro|FLASHC_FM_CTL_ANA_CTL1_R_GRANT_CTL_Pos
DECL|FLASHC_FM_CTL_ANA_CTL1_VPROT_OVERRIDE_Msk|macro|FLASHC_FM_CTL_ANA_CTL1_VPROT_OVERRIDE_Msk
DECL|FLASHC_FM_CTL_ANA_CTL1_VPROT_OVERRIDE_Pos|macro|FLASHC_FM_CTL_ANA_CTL1_VPROT_OVERRIDE_Pos
DECL|FLASHC_FM_CTL_BOOKMARK_BOOKMARK_Msk|macro|FLASHC_FM_CTL_BOOKMARK_BOOKMARK_Msk
DECL|FLASHC_FM_CTL_BOOKMARK_BOOKMARK_Pos|macro|FLASHC_FM_CTL_BOOKMARK_BOOKMARK_Pos
DECL|FLASHC_FM_CTL_CAL_CTL0_CDAC_LO_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL0_CDAC_LO_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL0_CDAC_LO_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL0_CDAC_LO_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL0_IPREF_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL0_IPREF_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL0_IPREF_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL0_IPREF_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL0_VBG_TC_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL0_VBG_TC_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL0_VBG_TC_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL0_VBG_TC_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL0_VBG_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL0_VBG_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL0_VBG_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL0_VBG_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL0_VCT_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL0_VCT_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL0_VCT_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL0_VCT_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL1_CDAC_HI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL1_CDAC_HI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL1_CDAC_HI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL1_CDAC_HI_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL1_IPREF_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL1_IPREF_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL1_IPREF_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL1_IPREF_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL1_VBG_TC_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL1_VBG_TC_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL1_VBG_TC_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL1_VBG_TC_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL1_VBG_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL1_VBG_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL1_VBG_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL1_VBG_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL1_VCT_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL1_VCT_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL1_VCT_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL1_VCT_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_FM_ACTIVE_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_FM_ACTIVE_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_FM_ACTIVE_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_FM_ACTIVE_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TC_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_ICREF_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_IREF_SEL_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_IREF_SEL_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_IREF_SEL_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_IREF_SEL_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_TURBO_EXT_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_TURBO_EXT_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_TURBO_EXT_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_TURBO_EXT_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL2_VREF_SEL_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL2_VREF_SEL_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL2_VREF_SEL_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL2_VREF_SEL_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_BGHI_EN_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_BGHI_EN_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_BGHI_EN_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_BGHI_EN_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_BGLO_EN_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_BGLO_EN_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_BGLO_EN_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_BGLO_EN_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_IDAC_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_IDAC_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_IDAC_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_IDAC_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_ITIM_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_ITIM_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_ITIM_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_ITIM_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_OSC_RANGE_TRIM_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_OSC_RANGE_TRIM_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_OSC_RANGE_TRIM_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_OSC_RANGE_TRIM_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_OSC_TRIM_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_OSC_TRIM_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_OSC_TRIM_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_OSC_TRIM_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_SDAC_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_SDAC_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_SDAC_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_SDAC_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_TURBO_PULSEW_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_TURBO_PULSEW_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_TURBO_PULSEW_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_TURBO_PULSEW_HV_Pos
DECL|FLASHC_FM_CTL_CAL_CTL3_VDDHI_HV_Msk|macro|FLASHC_FM_CTL_CAL_CTL3_VDDHI_HV_Msk
DECL|FLASHC_FM_CTL_CAL_CTL3_VDDHI_HV_Pos|macro|FLASHC_FM_CTL_CAL_CTL3_VDDHI_HV_Pos
DECL|FLASHC_FM_CTL_FM_ADDR_AXA_Msk|macro|FLASHC_FM_CTL_FM_ADDR_AXA_Msk
DECL|FLASHC_FM_CTL_FM_ADDR_AXA_Pos|macro|FLASHC_FM_CTL_FM_ADDR_AXA_Pos
DECL|FLASHC_FM_CTL_FM_ADDR_BA_Msk|macro|FLASHC_FM_CTL_FM_ADDR_BA_Msk
DECL|FLASHC_FM_CTL_FM_ADDR_BA_Pos|macro|FLASHC_FM_CTL_FM_ADDR_BA_Pos
DECL|FLASHC_FM_CTL_FM_ADDR_RA_Msk|macro|FLASHC_FM_CTL_FM_ADDR_RA_Msk
DECL|FLASHC_FM_CTL_FM_ADDR_RA_Pos|macro|FLASHC_FM_CTL_FM_ADDR_RA_Pos
DECL|FLASHC_FM_CTL_FM_CTL_DAA_MUX_SEL_Msk|macro|FLASHC_FM_CTL_FM_CTL_DAA_MUX_SEL_Msk
DECL|FLASHC_FM_CTL_FM_CTL_DAA_MUX_SEL_Pos|macro|FLASHC_FM_CTL_FM_CTL_DAA_MUX_SEL_Pos
DECL|FLASHC_FM_CTL_FM_CTL_FM_MODE_Msk|macro|FLASHC_FM_CTL_FM_CTL_FM_MODE_Msk
DECL|FLASHC_FM_CTL_FM_CTL_FM_MODE_Pos|macro|FLASHC_FM_CTL_FM_CTL_FM_MODE_Pos
DECL|FLASHC_FM_CTL_FM_CTL_FM_SEQ_Msk|macro|FLASHC_FM_CTL_FM_CTL_FM_SEQ_Msk
DECL|FLASHC_FM_CTL_FM_CTL_FM_SEQ_Pos|macro|FLASHC_FM_CTL_FM_CTL_FM_SEQ_Pos
DECL|FLASHC_FM_CTL_FM_CTL_IF_SEL_Msk|macro|FLASHC_FM_CTL_FM_CTL_IF_SEL_Msk
DECL|FLASHC_FM_CTL_FM_CTL_IF_SEL_Pos|macro|FLASHC_FM_CTL_FM_CTL_IF_SEL_Pos
DECL|FLASHC_FM_CTL_FM_CTL_WR_EN_Msk|macro|FLASHC_FM_CTL_FM_CTL_WR_EN_Msk
DECL|FLASHC_FM_CTL_FM_CTL_WR_EN_Pos|macro|FLASHC_FM_CTL_FM_CTL_WR_EN_Pos
DECL|FLASHC_FM_CTL_FM_HV_DATA_ALL_DATA32_Msk|macro|FLASHC_FM_CTL_FM_HV_DATA_ALL_DATA32_Msk
DECL|FLASHC_FM_CTL_FM_HV_DATA_ALL_DATA32_Pos|macro|FLASHC_FM_CTL_FM_HV_DATA_ALL_DATA32_Pos
DECL|FLASHC_FM_CTL_FM_HV_DATA_DATA32_Msk|macro|FLASHC_FM_CTL_FM_HV_DATA_DATA32_Msk
DECL|FLASHC_FM_CTL_FM_HV_DATA_DATA32_Pos|macro|FLASHC_FM_CTL_FM_HV_DATA_DATA32_Pos
DECL|FLASHC_FM_CTL_FM_MEM_DATA_DATA32_Msk|macro|FLASHC_FM_CTL_FM_MEM_DATA_DATA32_Msk
DECL|FLASHC_FM_CTL_FM_MEM_DATA_DATA32_Pos|macro|FLASHC_FM_CTL_FM_MEM_DATA_DATA32_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_BANK_COUNT_Msk|macro|FLASHC_FM_CTL_GEOMETRY_BANK_COUNT_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_BANK_COUNT_Pos|macro|FLASHC_FM_CTL_GEOMETRY_BANK_COUNT_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_1_Msk|macro|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_1_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_1_Pos|macro|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_1_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_2_Msk|macro|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_2_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_2_Pos|macro|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_2_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_3_Msk|macro|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_3_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_3_Pos|macro|FLASHC_FM_CTL_GEOMETRY_GEN_DNU_0X20_3_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_PAGE_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_GEOMETRY_PAGE_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_PAGE_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_GEOMETRY_PAGE_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_ROW_COUNT_Msk|macro|FLASHC_FM_CTL_GEOMETRY_ROW_COUNT_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_ROW_COUNT_Pos|macro|FLASHC_FM_CTL_GEOMETRY_ROW_COUNT_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_BANK_COUNT_Msk|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_BANK_COUNT_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_BANK_COUNT_Pos|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_BANK_COUNT_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_ROW_COUNT_Msk|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_ROW_COUNT_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_ROW_COUNT_Pos|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_ROW_COUNT_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_GEOMETRY_WORD_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_GEOMETRY_WORD_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_GEOMETRY_WORD_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_GEOMETRY_WORD_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_HV_CTL_TIMER_CLOCK_FREQ_Msk|macro|FLASHC_FM_CTL_HV_CTL_TIMER_CLOCK_FREQ_Msk
DECL|FLASHC_FM_CTL_HV_CTL_TIMER_CLOCK_FREQ_Pos|macro|FLASHC_FM_CTL_HV_CTL_TIMER_CLOCK_FREQ_Pos
DECL|FLASHC_FM_CTL_INTR_MASKED_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_INTR_MASKED_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_INTR_MASKED_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_INTR_MASKED_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_INTR_MASK_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_INTR_MASK_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_INTR_MASK_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_INTR_MASK_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_INTR_SET_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_INTR_SET_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_INTR_SET_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_INTR_SET_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_INTR_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_INTR_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_INTR_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_INTR_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_MONITOR_STATUS_NEG_PUMP_VHI_Msk|macro|FLASHC_FM_CTL_MONITOR_STATUS_NEG_PUMP_VHI_Msk
DECL|FLASHC_FM_CTL_MONITOR_STATUS_NEG_PUMP_VHI_Pos|macro|FLASHC_FM_CTL_MONITOR_STATUS_NEG_PUMP_VHI_Pos
DECL|FLASHC_FM_CTL_MONITOR_STATUS_POS_PUMP_VLO_Msk|macro|FLASHC_FM_CTL_MONITOR_STATUS_POS_PUMP_VLO_Msk
DECL|FLASHC_FM_CTL_MONITOR_STATUS_POS_PUMP_VLO_Pos|macro|FLASHC_FM_CTL_MONITOR_STATUS_POS_PUMP_VLO_Pos
DECL|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_0_Msk|macro|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_0_Msk
DECL|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_0_Pos|macro|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_0_Pos
DECL|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_1_Msk|macro|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_1_Msk
DECL|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_1_Pos|macro|FLASHC_FM_CTL_RED_CTL01_RED_ADDR_1_Pos
DECL|FLASHC_FM_CTL_RED_CTL01_RED_EN_0_Msk|macro|FLASHC_FM_CTL_RED_CTL01_RED_EN_0_Msk
DECL|FLASHC_FM_CTL_RED_CTL01_RED_EN_0_Pos|macro|FLASHC_FM_CTL_RED_CTL01_RED_EN_0_Pos
DECL|FLASHC_FM_CTL_RED_CTL01_RED_EN_1_Msk|macro|FLASHC_FM_CTL_RED_CTL01_RED_EN_1_Msk
DECL|FLASHC_FM_CTL_RED_CTL01_RED_EN_1_Pos|macro|FLASHC_FM_CTL_RED_CTL01_RED_EN_1_Pos
DECL|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_2_Msk|macro|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_2_Msk
DECL|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_2_Pos|macro|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_2_Pos
DECL|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_3_Msk|macro|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_3_Msk
DECL|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_3_Pos|macro|FLASHC_FM_CTL_RED_CTL23_RED_ADDR_3_Pos
DECL|FLASHC_FM_CTL_RED_CTL23_RED_EN_2_Msk|macro|FLASHC_FM_CTL_RED_CTL23_RED_EN_2_Msk
DECL|FLASHC_FM_CTL_RED_CTL23_RED_EN_2_Pos|macro|FLASHC_FM_CTL_RED_CTL23_RED_EN_2_Pos
DECL|FLASHC_FM_CTL_RED_CTL23_RED_EN_3_Msk|macro|FLASHC_FM_CTL_RED_CTL23_RED_EN_3_Msk
DECL|FLASHC_FM_CTL_RED_CTL23_RED_EN_3_Pos|macro|FLASHC_FM_CTL_RED_CTL23_RED_EN_3_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_1_Msk|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_1_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_1_Pos|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_1_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_23_16_Msk|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_23_16_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_23_16_Pos|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_23_16_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_3_Msk|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_3_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_3_Pos|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_3_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_5_Msk|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_5_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_5_Pos|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_5_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_6_Msk|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_6_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_6_Pos|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_6_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_8_Msk|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_8_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_DNU_45_8_Pos|macro|FLASHC_FM_CTL_RED_CTL45_DNU_45_8_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_0_Msk|macro|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_0_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_0_Pos|macro|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_0_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_1_Msk|macro|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_1_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_1_Pos|macro|FLASHC_FM_CTL_RED_CTL45_FDIV_TRIM_HV_1_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_REG_ACT_HV_Msk|macro|FLASHC_FM_CTL_RED_CTL45_REG_ACT_HV_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_REG_ACT_HV_Pos|macro|FLASHC_FM_CTL_RED_CTL45_REG_ACT_HV_Pos
DECL|FLASHC_FM_CTL_RED_CTL45_VLIM_TRIM_HV_0_Msk|macro|FLASHC_FM_CTL_RED_CTL45_VLIM_TRIM_HV_0_Msk
DECL|FLASHC_FM_CTL_RED_CTL45_VLIM_TRIM_HV_0_Pos|macro|FLASHC_FM_CTL_RED_CTL45_VLIM_TRIM_HV_0_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_1_Msk|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_1_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_1_Pos|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_1_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_23_16_Msk|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_23_16_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_23_16_Pos|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_23_16_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_3_Msk|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_3_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_3_Pos|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_3_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_5_Msk|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_5_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_5_Pos|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_5_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_7_Msk|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_7_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_DNU_67_7_Pos|macro|FLASHC_FM_CTL_RED_CTL67_DNU_67_7_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_IPREF_TC_HV_Msk|macro|FLASHC_FM_CTL_RED_CTL67_IPREF_TC_HV_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_IPREF_TC_HV_Pos|macro|FLASHC_FM_CTL_RED_CTL67_IPREF_TC_HV_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_HI_HV_Msk|macro|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_HI_HV_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_HI_HV_Pos|macro|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_HI_HV_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_LO_HV_Msk|macro|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_LO_HV_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_LO_HV_Pos|macro|FLASHC_FM_CTL_RED_CTL67_IPREF_TRIMA_LO_HV_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_VLIM_TRIM_HV_1_Msk|macro|FLASHC_FM_CTL_RED_CTL67_VLIM_TRIM_HV_1_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_VLIM_TRIM_HV_1_Pos|macro|FLASHC_FM_CTL_RED_CTL67_VLIM_TRIM_HV_1_Pos
DECL|FLASHC_FM_CTL_RED_CTL67_VPROT_ACT_HV_Msk|macro|FLASHC_FM_CTL_RED_CTL67_VPROT_ACT_HV_Msk
DECL|FLASHC_FM_CTL_RED_CTL67_VPROT_ACT_HV_Pos|macro|FLASHC_FM_CTL_RED_CTL67_VPROT_ACT_HV_Pos
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM0_Msk|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM0_Msk
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM0_Pos|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM0_Pos
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM1_Msk|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM1_Msk
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM1_Pos|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_ADDR_SM1_Pos
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM0_Msk|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM0_Msk
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM0_Pos|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM0_Pos
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM1_Msk|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM1_Msk
DECL|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM1_Pos|macro|FLASHC_FM_CTL_RED_CTL_SM01_RED_EN_SM1_Pos
DECL|FLASHC_FM_CTL_RED_CTL_SM01_R_GRANT_EN_Msk|macro|FLASHC_FM_CTL_RED_CTL_SM01_R_GRANT_EN_Msk
DECL|FLASHC_FM_CTL_RED_CTL_SM01_R_GRANT_EN_Pos|macro|FLASHC_FM_CTL_RED_CTL_SM01_R_GRANT_EN_Pos
DECL|FLASHC_FM_CTL_RED_CTL_SM01_TRKD_Msk|macro|FLASHC_FM_CTL_RED_CTL_SM01_TRKD_Msk
DECL|FLASHC_FM_CTL_RED_CTL_SM01_TRKD_Pos|macro|FLASHC_FM_CTL_RED_CTL_SM01_TRKD_Pos
DECL|FLASHC_FM_CTL_SCRATCH_CTL_DUMMY32_Msk|macro|FLASHC_FM_CTL_SCRATCH_CTL_DUMMY32_Msk
DECL|FLASHC_FM_CTL_SCRATCH_CTL_DUMMY32_Pos|macro|FLASHC_FM_CTL_SCRATCH_CTL_DUMMY32_Pos
DECL|FLASHC_FM_CTL_SECTION_SIZE|macro|FLASHC_FM_CTL_SECTION_SIZE
DECL|FLASHC_FM_CTL_STATUS_HV_REGS_ISOLATED_Msk|macro|FLASHC_FM_CTL_STATUS_HV_REGS_ISOLATED_Msk
DECL|FLASHC_FM_CTL_STATUS_HV_REGS_ISOLATED_Pos|macro|FLASHC_FM_CTL_STATUS_HV_REGS_ISOLATED_Pos
DECL|FLASHC_FM_CTL_STATUS_HV_TIMER_RUNNING_Msk|macro|FLASHC_FM_CTL_STATUS_HV_TIMER_RUNNING_Msk
DECL|FLASHC_FM_CTL_STATUS_HV_TIMER_RUNNING_Pos|macro|FLASHC_FM_CTL_STATUS_HV_TIMER_RUNNING_Pos
DECL|FLASHC_FM_CTL_STATUS_IF_SEL_MON_Msk|macro|FLASHC_FM_CTL_STATUS_IF_SEL_MON_Msk
DECL|FLASHC_FM_CTL_STATUS_IF_SEL_MON_Pos|macro|FLASHC_FM_CTL_STATUS_IF_SEL_MON_Pos
DECL|FLASHC_FM_CTL_STATUS_ILLEGAL_HVOP_Msk|macro|FLASHC_FM_CTL_STATUS_ILLEGAL_HVOP_Msk
DECL|FLASHC_FM_CTL_STATUS_ILLEGAL_HVOP_Pos|macro|FLASHC_FM_CTL_STATUS_ILLEGAL_HVOP_Pos
DECL|FLASHC_FM_CTL_STATUS_TURBO_N_Msk|macro|FLASHC_FM_CTL_STATUS_TURBO_N_Msk
DECL|FLASHC_FM_CTL_STATUS_TURBO_N_Pos|macro|FLASHC_FM_CTL_STATUS_TURBO_N_Pos
DECL|FLASHC_FM_CTL_STATUS_WR_EN_MON_Msk|macro|FLASHC_FM_CTL_STATUS_WR_EN_MON_Msk
DECL|FLASHC_FM_CTL_STATUS_WR_EN_MON_Pos|macro|FLASHC_FM_CTL_STATUS_WR_EN_MON_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_CSL_DEBUG_Msk|macro|FLASHC_FM_CTL_TEST_CTL_CSL_DEBUG_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_CSL_DEBUG_Pos|macro|FLASHC_FM_CTL_TEST_CTL_CSL_DEBUG_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_ENABLE_OSC_Msk|macro|FLASHC_FM_CTL_TEST_CTL_ENABLE_OSC_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_ENABLE_OSC_Pos|macro|FLASHC_FM_CTL_TEST_CTL_ENABLE_OSC_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_EN_CLK_MON_Msk|macro|FLASHC_FM_CTL_TEST_CTL_EN_CLK_MON_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_EN_CLK_MON_Pos|macro|FLASHC_FM_CTL_TEST_CTL_EN_CLK_MON_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_PN_CTL_Msk|macro|FLASHC_FM_CTL_TEST_CTL_PN_CTL_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_PN_CTL_Pos|macro|FLASHC_FM_CTL_TEST_CTL_PN_CTL_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_TEST_MODE_Msk|macro|FLASHC_FM_CTL_TEST_CTL_TEST_MODE_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_TEST_MODE_Pos|macro|FLASHC_FM_CTL_TEST_CTL_TEST_MODE_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_TM_DISNEG_Msk|macro|FLASHC_FM_CTL_TEST_CTL_TM_DISNEG_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_TM_DISNEG_Pos|macro|FLASHC_FM_CTL_TEST_CTL_TM_DISNEG_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_TM_DISPOS_Msk|macro|FLASHC_FM_CTL_TEST_CTL_TM_DISPOS_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_TM_DISPOS_Pos|macro|FLASHC_FM_CTL_TEST_CTL_TM_DISPOS_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_TM_PE_Msk|macro|FLASHC_FM_CTL_TEST_CTL_TM_PE_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_TM_PE_Pos|macro|FLASHC_FM_CTL_TEST_CTL_TM_PE_Pos
DECL|FLASHC_FM_CTL_TEST_CTL_UNSCRAMBLE_WA_Msk|macro|FLASHC_FM_CTL_TEST_CTL_UNSCRAMBLE_WA_Msk
DECL|FLASHC_FM_CTL_TEST_CTL_UNSCRAMBLE_WA_Pos|macro|FLASHC_FM_CTL_TEST_CTL_UNSCRAMBLE_WA_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_ACLK_EN_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_ACLK_EN_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_ACLK_EN_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_ACLK_EN_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_PERIOD_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_PERIOD_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_PERIOD_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_PERIOD_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_CSL_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_CSL_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_CSL_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_CSL_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_PRE_PROG_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_PUMP_CLOCK_SEL_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_PUMP_CLOCK_SEL_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_PUMP_CLOCK_SEL_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_PUMP_CLOCK_SEL_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_PUMP_EN_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_PUMP_EN_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_PUMP_EN_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_PUMP_EN_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_SCALE_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_SCALE_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_SCALE_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_SCALE_Pos
DECL|FLASHC_FM_CTL_TIMER_CTL_TIMER_EN_Msk|macro|FLASHC_FM_CTL_TIMER_CTL_TIMER_EN_Msk
DECL|FLASHC_FM_CTL_TIMER_CTL_TIMER_EN_Pos|macro|FLASHC_FM_CTL_TIMER_CTL_TIMER_EN_Pos
DECL|FLASHC_FM_CTL_TM_CMPR_DATA_COMP_RESULT_Msk|macro|FLASHC_FM_CTL_TM_CMPR_DATA_COMP_RESULT_Msk
DECL|FLASHC_FM_CTL_TM_CMPR_DATA_COMP_RESULT_Pos|macro|FLASHC_FM_CTL_TM_CMPR_DATA_COMP_RESULT_Pos
DECL|FLASHC_FM_CTL_V1_Type|typedef|} FLASHC_FM_CTL_V1_Type; /*!< Size = 4096 (0x1000) */
DECL|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_RD_Msk|macro|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_RD_Msk
DECL|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_RD_Pos|macro|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_RD_Pos
DECL|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_WR_Msk|macro|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_WR_Msk
DECL|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_WR_Pos|macro|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_HV_WR_Pos
DECL|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_MEM_RD_Msk|macro|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_MEM_RD_Msk
DECL|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_MEM_RD_Pos|macro|FLASHC_FM_CTL_WAIT_CTL_WAIT_FM_MEM_RD_Pos
DECL|FLASHC_SECTION_SIZE|macro|FLASHC_SECTION_SIZE
DECL|FLASHC_V1_Type|typedef|} FLASHC_V1_Type; /*!< Size = 65536 (0x10000) */
DECL|FLASH_CMD|member|__IOM uint32_t FLASH_CMD; /*!< 0x00000008 Command */
DECL|FLASH_CTL|member|__IOM uint32_t FLASH_CTL; /*!< 0x00000000 Control */
DECL|FLASH_PWR_CTL|member|__IOM uint32_t FLASH_PWR_CTL; /*!< 0x00000004 Flash power control */
DECL|FM_ADDR|member|__IOM uint32_t FM_ADDR; /*!< 0x00000008 Flash macro address */
DECL|FM_CTL|member|FLASHC_FM_CTL_V1_Type FM_CTL; /*!< 0x0000F000 Flash Macro Registers */
DECL|FM_CTL|member|__IOM uint32_t FM_CTL; /*!< 0x00000000 Flash macro control */
DECL|FM_HV_DATA_ALL|member|__OM uint32_t FM_HV_DATA_ALL; /*!< 0x0000004C Flash macro high Voltage page latches data (for all page
DECL|FM_HV_DATA|member|__IOM uint32_t FM_HV_DATA[256]; /*!< 0x00000800 Flash macro high Voltage page latches data */
DECL|FM_MEM_DATA|member|__IM uint32_t FM_MEM_DATA[256]; /*!< 0x00000C00 Flash macro memory sense amplifier and column decoder data */
DECL|GEOMETRY_GEN|member|__IM uint32_t GEOMETRY_GEN; /*!< 0x00000020 N/A, DNU */
DECL|GEOMETRY_SUPERVISORY|member|__IM uint32_t GEOMETRY_SUPERVISORY; /*!< 0x00000010 Supervisory flash geometry */
DECL|GEOMETRY|member|__IM uint32_t GEOMETRY; /*!< 0x0000000C Regular flash geometry */
DECL|HV_CTL|member|__IOM uint32_t HV_CTL; /*!< 0x00000034 High voltage control */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x00000048 Interrupt masked */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000044 Interrupt mask */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000040 Interrupt set */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x0000003C Interrupt */
DECL|MONITOR_STATUS|member|__IM uint32_t MONITOR_STATUS; /*!< 0x0000002C Monitor Status */
DECL|RED_CTL01|member|__IOM uint32_t RED_CTL01; /*!< 0x00000080 Redundancy Control normal sectors 0,1 */
DECL|RED_CTL23|member|__IOM uint32_t RED_CTL23; /*!< 0x00000084 Redundancy Controll normal sectors 2,3 */
DECL|RED_CTL45|member|__IOM uint32_t RED_CTL45; /*!< 0x00000088 Redundancy Controll normal sectors 4,5 */
DECL|RED_CTL67|member|__IOM uint32_t RED_CTL67; /*!< 0x0000008C Redundancy Controll normal sectors 6,7 */
DECL|RED_CTL_SM01|member|__IOM uint32_t RED_CTL_SM01; /*!< 0x00000090 Redundancy Controll special sectors 0,1 */
DECL|RESERVED10|member|__IM uint32_t RESERVED10;
DECL|RESERVED11|member|__IM uint32_t RESERVED11[29];
DECL|RESERVED12|member|__IM uint32_t RESERVED12;
DECL|RESERVED13|member|__IM uint32_t RESERVED13[29];
DECL|RESERVED14|member|__IM uint32_t RESERVED14;
DECL|RESERVED15|member|__IM uint32_t RESERVED15[29];
DECL|RESERVED16|member|__IM uint32_t RESERVED16;
DECL|RESERVED17|member|__IM uint32_t RESERVED17[14877];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[163];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[27];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[12];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[416];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[13];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[12];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[13];
DECL|RESERVED6|member|__IM uint32_t RESERVED6;
DECL|RESERVED7|member|__IM uint32_t RESERVED7[29];
DECL|RESERVED8|member|__IM uint32_t RESERVED8;
DECL|RESERVED9|member|__IM uint32_t RESERVED9[29];
DECL|RESERVED|member|__IM uint32_t RESERVED[61];
DECL|RESERVED|member|__IM uint32_t RESERVED[7];
DECL|SCRATCH_CTL|member|__IOM uint32_t SCRATCH_CTL; /*!< 0x00000030 Scratch Control */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000004 Status */
DECL|TEST_CTL|member|__IOM uint32_t TEST_CTL; /*!< 0x00000024 Test mode control */
DECL|TIMER_CTL|member|__IOM uint32_t TIMER_CTL; /*!< 0x00000014 Timer control */
DECL|TM_CMPR|member|__IM uint32_t TM_CMPR[32]; /*!< 0x00000100 Do Not Use */
DECL|WAIT_CTL|member|__IOM uint32_t WAIT_CTL; /*!< 0x00000028 Wiat State control */
DECL|_CYIP_FLASHC_H_|macro|_CYIP_FLASHC_H_
