// Seed: 1480179768
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    output wor  id_2
);
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8
    , id_13,
    input tri1 id_9,
    inout wire id_10,
    input supply1 id_11
);
  wire id_14;
  module_0(
      id_8, id_10, id_1
  ); id_15(
      .id_0(1), .id_1(id_9)
  );
  wire id_16;
endmodule
