Classic Timing Analyzer report for Block1
Fri Jun 07 18:14:03 2024
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.224 ns                         ; ctrl                      ; Block4:inst3|inst5               ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 16.565 ns                        ; Block1:inst5|74160:inst|6 ; SN_L_Green                       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.560 ns                        ; ctrl                      ; EW_Yellow                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.259 ns                        ; CLK                       ; Block4:inst3|74190:inst1|48      ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 46.97 MHz ( period = 21.290 ns ) ; Block1:inst5|74160:inst|6 ; Block4:inst4|Block10:inst9|inst7 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 14          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-14 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 46.97 MHz ( period = 21.290 ns )               ; Block1:inst5|74160:inst|6   ; Block4:inst4|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 4.265 ns                ;
; N/A   ; 46.98 MHz ( period = 21.284 ns )               ; Block1:inst5|74160:inst|6   ; Block4:inst4|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 4.262 ns                ;
; N/A   ; 48.61 MHz ( period = 20.574 ns )               ; Block1:inst5|74160:inst|7   ; Block4:inst4|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 48.62 MHz ( period = 20.568 ns )               ; Block1:inst5|74160:inst|7   ; Block4:inst4|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 3.904 ns                ;
; N/A   ; 50.44 MHz ( period = 19.824 ns )               ; Block1:inst5|74160:inst|8   ; Block4:inst4|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 3.532 ns                ;
; N/A   ; 50.46 MHz ( period = 19.818 ns )               ; Block1:inst5|74160:inst|8   ; Block4:inst4|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 51.86 MHz ( period = 19.282 ns )               ; Block1:inst5|74160:inst|7   ; Block4:inst4|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 52.09 MHz ( period = 19.198 ns )               ; Block1:inst|74160:inst|8    ; Block4:inst3|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 4.568 ns                ;
; N/A   ; 52.10 MHz ( period = 19.194 ns )               ; Block1:inst|74160:inst|8    ; Block4:inst3|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 4.566 ns                ;
; N/A   ; 54.24 MHz ( period = 18.436 ns )               ; Block1:inst|74160:inst|7    ; Block4:inst3|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 4.187 ns                ;
; N/A   ; 54.25 MHz ( period = 18.432 ns )               ; Block1:inst|74160:inst|7    ; Block4:inst3|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 4.185 ns                ;
; N/A   ; 55.46 MHz ( period = 18.030 ns )               ; Block1:inst5|74160:inst|8   ; Block4:inst4|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 2.635 ns                ;
; N/A   ; 56.54 MHz ( period = 17.686 ns )               ; Block1:inst|74160:inst|6    ; Block4:inst3|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 3.812 ns                ;
; N/A   ; 56.55 MHz ( period = 17.682 ns )               ; Block1:inst|74160:inst|6    ; Block4:inst3|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 3.810 ns                ;
; N/A   ; 57.99 MHz ( period = 17.244 ns )               ; Block1:inst5|74160:inst|6   ; Block4:inst4|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; 67.08 MHz ( period = 14.908 ns )               ; Block1:inst|74160:inst|8    ; Block4:inst3|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 2.423 ns                ;
; N/A   ; 72.85 MHz ( period = 13.726 ns )               ; Block1:inst|74160:inst|6    ; Block4:inst3|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 83.14 MHz ( period = 12.028 ns )               ; Block4:inst3|inst5          ; Block4:inst3|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 5.305 ns                ;
; N/A   ; 88.62 MHz ( period = 11.284 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 4.933 ns                ;
; N/A   ; 92.11 MHz ( period = 10.856 ns )               ; Block4:inst3|inst5          ; Block4:inst3|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 4.719 ns                ;
; N/A   ; 92.15 MHz ( period = 10.852 ns )               ; Block4:inst3|inst5          ; Block4:inst3|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 95.71 MHz ( period = 10.448 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 4.515 ns                ;
; N/A   ; 99.40 MHz ( period = 10.060 ns )               ; Block4:inst4|inst5          ; Block4:inst4|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 4.321 ns                ;
; N/A   ; 103.84 MHz ( period = 9.630 ns )               ; Block4:inst4|inst5          ; Block4:inst4|Block10:inst9|inst8  ; CLK        ; CLK      ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 104.98 MHz ( period = 9.526 ns )               ; Block4:inst4|inst5          ; Block4:inst4|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 4.054 ns                ;
; N/A   ; 105.04 MHz ( period = 9.520 ns )               ; Block4:inst4|inst5          ; Block4:inst4|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; 108.55 MHz ( period = 9.212 ns )               ; Block4:inst4|74190:inst1|49 ; Block4:inst4|inst34               ; CLK        ; CLK      ; None                        ; None                      ; 3.897 ns                ;
; N/A   ; 110.13 MHz ( period = 9.080 ns )               ; Block4:inst3|inst5          ; Block4:inst3|Block10:inst9|inst8  ; CLK        ; CLK      ; None                        ; None                      ; 3.831 ns                ;
; N/A   ; 112.41 MHz ( period = 8.896 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|Block10:inst9|inst8  ; CLK        ; CLK      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 114.90 MHz ( period = 8.703 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 7.994 ns                ;
; N/A   ; 116.36 MHz ( period = 8.594 ns )               ; Block4:inst3|74190:inst1|51 ; Block4:inst3|inst36               ; CLK        ; CLK      ; None                        ; None                      ; 3.588 ns                ;
; N/A   ; 118.68 MHz ( period = 8.426 ns )               ; Block4:inst3|74190:inst1|48 ; Block4:inst3|inst24               ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A   ; 119.96 MHz ( period = 8.336 ns )               ; Block4:inst3|74190:inst1|49 ; Block4:inst3|inst34               ; CLK        ; CLK      ; None                        ; None                      ; 3.459 ns                ;
; N/A   ; 119.99 MHz ( period = 8.334 ns )               ; Block4:inst3|74190:inst1|50 ; Block4:inst3|inst35               ; CLK        ; CLK      ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 122.82 MHz ( period = 8.142 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 7.433 ns                ;
; N/A   ; 123.61 MHz ( period = 8.090 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 3.336 ns                ;
; N/A   ; 124.60 MHz ( period = 8.026 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 7.317 ns                ;
; N/A   ; 125.75 MHz ( period = 7.952 ns )               ; Block4:inst3|74190:inst|51  ; Block4:inst3|Block10:inst9|inst10 ; CLK        ; CLK      ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 126.34 MHz ( period = 7.915 ns )               ; Block4:inst4|74190:inst|49  ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 7.206 ns                ;
; N/A   ; 126.57 MHz ( period = 7.901 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 7.192 ns                ;
; N/A   ; 128.80 MHz ( period = 7.764 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|Block10:inst9|inst7  ; CLK        ; CLK      ; None                        ; None                      ; 3.173 ns                ;
; N/A   ; 132.00 MHz ( period = 7.576 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|Block10:inst9|inst9  ; CLK        ; CLK      ; None                        ; None                      ; 3.079 ns                ;
; N/A   ; 133.05 MHz ( period = 7.516 ns )               ; Block4:inst4|74190:inst1|50 ; Block4:inst4|inst35               ; CLK        ; CLK      ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; 135.52 MHz ( period = 7.379 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 6.670 ns                ;
; N/A   ; 138.39 MHz ( period = 7.226 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 6.517 ns                ;
; N/A   ; 139.72 MHz ( period = 7.157 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 6.448 ns                ;
; N/A   ; 139.76 MHz ( period = 7.155 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A   ; 141.04 MHz ( period = 7.090 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 6.381 ns                ;
; N/A   ; 144.30 MHz ( period = 6.930 ns )               ; Block4:inst4|74190:inst|49  ; Block4:inst4|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 6.221 ns                ;
; N/A   ; 144.34 MHz ( period = 6.928 ns )               ; Block4:inst4|74190:inst|49  ; Block4:inst4|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 6.219 ns                ;
; N/A   ; 144.59 MHz ( period = 6.916 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 6.207 ns                ;
; N/A   ; 144.63 MHz ( period = 6.914 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 6.205 ns                ;
; N/A   ; 145.52 MHz ( period = 6.872 ns )               ; Block4:inst4|74190:inst|49  ; Block4:inst4|Block10:inst9|inst8  ; CLK        ; CLK      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 145.71 MHz ( period = 6.863 ns )               ; Block4:inst4|74190:inst|49  ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 146.01 MHz ( period = 6.849 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 6.140 ns                ;
; N/A   ; 148.30 MHz ( period = 6.743 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 6.034 ns                ;
; N/A   ; 149.21 MHz ( period = 6.702 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 5.993 ns                ;
; N/A   ; 151.86 MHz ( period = 6.585 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 5.876 ns                ;
; N/A   ; 153.47 MHz ( period = 6.516 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 5.807 ns                ;
; N/A   ; 153.68 MHz ( period = 6.507 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A   ; 153.70 MHz ( period = 6.506 ns )               ; Block4:inst4|74190:inst1|51 ; Block4:inst4|inst36               ; CLK        ; CLK      ; None                        ; None                      ; 2.544 ns                ;
; N/A   ; 157.78 MHz ( period = 6.338 ns )               ; Block4:inst3|74190:inst|51  ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 5.629 ns                ;
; N/A   ; 159.01 MHz ( period = 6.289 ns )               ; Block4:inst4|74190:inst|49  ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 5.580 ns                ;
; N/A   ; 159.13 MHz ( period = 6.284 ns )               ; Block4:inst3|74190:inst1|50 ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 5.575 ns                ;
; N/A   ; 159.24 MHz ( period = 6.280 ns )               ; Block4:inst4|74190:inst|49  ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 5.571 ns                ;
; N/A   ; 159.36 MHz ( period = 6.275 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 5.566 ns                ;
; N/A   ; 159.59 MHz ( period = 6.266 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 5.557 ns                ;
; N/A   ; 162.55 MHz ( period = 6.152 ns )               ; Block4:inst4|74190:inst1|48 ; Block4:inst4|inst24               ; CLK        ; CLK      ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; 164.07 MHz ( period = 6.095 ns )               ; Block1:inst|74160:inst|7    ; Block1:inst|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 5.386 ns                ;
; N/A   ; 164.12 MHz ( period = 6.093 ns )               ; Block1:inst|74160:inst|7    ; Block1:inst|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 5.384 ns                ;
; N/A   ; 164.85 MHz ( period = 6.066 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 5.357 ns                ;
; N/A   ; 168.29 MHz ( period = 5.942 ns )               ; Block4:inst3|74190:inst1|48 ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 5.233 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 5.193 ns                ;
; N/A   ; 171.09 MHz ( period = 5.845 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 5.136 ns                ;
; N/A   ; 171.88 MHz ( period = 5.818 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 5.109 ns                ;
; N/A   ; 174.64 MHz ( period = 5.726 ns )               ; Block4:inst3|74190:inst1|51 ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 5.017 ns                ;
; N/A   ; 174.98 MHz ( period = 5.715 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 5.006 ns                ;
; N/A   ; 175.19 MHz ( period = 5.708 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 4.999 ns                ;
; N/A   ; 180.73 MHz ( period = 5.533 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 4.824 ns                ;
; N/A   ; 181.49 MHz ( period = 5.510 ns )               ; Block4:inst4|74190:inst1|48 ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 4.801 ns                ;
; N/A   ; 186.50 MHz ( period = 5.362 ns )               ; Block4:inst4|74190:inst1|49 ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 4.653 ns                ;
; N/A   ; 187.16 MHz ( period = 5.343 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 4.634 ns                ;
; N/A   ; 189.90 MHz ( period = 5.266 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 4.557 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns )               ; Block1:inst|74160:inst|7    ; Block1:inst|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 4.465 ns                ;
; N/A   ; 193.50 MHz ( period = 5.168 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 4.459 ns                ;
; N/A   ; 194.51 MHz ( period = 5.141 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 4.432 ns                ;
; N/A   ; 199.44 MHz ( period = 5.014 ns )               ; Block4:inst3|74190:inst|51  ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 4.305 ns                ;
; N/A   ; 200.88 MHz ( period = 4.978 ns )               ; Block1:inst5|74160:inst|8   ; Block1:inst5|74160:inst|9         ; CLK        ; CLK      ; None                        ; None                      ; 4.269 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 4.250 ns                ;
; N/A   ; 202.02 MHz ( period = 4.950 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 4.241 ns                ;
; N/A   ; 202.96 MHz ( period = 4.927 ns )               ; Block4:inst4|74190:inst1|49 ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 4.218 ns                ;
; N/A   ; 204.46 MHz ( period = 4.891 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 4.182 ns                ;
; N/A   ; 206.95 MHz ( period = 4.832 ns )               ; Block4:inst3|74190:inst1|49 ; Block4:inst3|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 216.54 MHz ( period = 4.618 ns )               ; Block4:inst3|74190:inst1|48 ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 219.83 MHz ( period = 4.549 ns )               ; Block4:inst4|74190:inst1|51 ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 3.840 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns )               ; Block4:inst3|74190:inst|51  ; Block4:inst3|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 3.815 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 3.777 ns                ;
; N/A   ; 224.32 MHz ( period = 4.458 ns )               ; Block4:inst4|74190:inst1|48 ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A   ; 227.63 MHz ( period = 4.393 ns )               ; Block1:inst5|74160:inst|6   ; Block1:inst5|74160:inst|9         ; CLK        ; CLK      ; None                        ; None                      ; 3.684 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns )               ; Block1:inst|74160:inst|9    ; Block1:inst|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 3.677 ns                ;
; N/A   ; 228.21 MHz ( period = 4.382 ns )               ; Block1:inst5|74160:inst|7   ; Block1:inst5|74160:inst|9         ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A   ; 228.41 MHz ( period = 4.378 ns )               ; Block4:inst3|74190:inst|51  ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 3.669 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 3.659 ns                ;
; N/A   ; 230.36 MHz ( period = 4.341 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 3.632 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; Block4:inst4|74190:inst1|50 ; Block4:inst4|inst5                ; CLK        ; CLK      ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 237.30 MHz ( period = 4.214 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 3.505 ns                ;
; N/A   ; 241.31 MHz ( period = 4.144 ns )               ; Block1:inst5|74160:inst|6   ; Block1:inst5|74160:inst|7         ; CLK        ; CLK      ; None                        ; None                      ; 3.435 ns                ;
; N/A   ; 243.84 MHz ( period = 4.101 ns )               ; Block1:inst5|74160:inst|6   ; Block1:inst5|74160:inst|8         ; CLK        ; CLK      ; None                        ; None                      ; 3.392 ns                ;
; N/A   ; 247.28 MHz ( period = 4.044 ns )               ; Block1:inst|74160:inst|6    ; Block1:inst|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 3.335 ns                ;
; N/A   ; 247.52 MHz ( period = 4.040 ns )               ; Block1:inst|74160:inst|6    ; Block1:inst|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 251.13 MHz ( period = 3.982 ns )               ; Block4:inst3|74190:inst1|48 ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 255.69 MHz ( period = 3.911 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; Block4:inst4|74190:inst|51  ; Block4:inst4|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns )               ; Block4:inst4|74190:inst1|48 ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 258.06 MHz ( period = 3.875 ns )               ; Block4:inst4|74190:inst1|48 ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block4:inst3|74190:inst1|51 ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 3.164 ns                ;
; N/A   ; 258.80 MHz ( period = 3.864 ns )               ; Block1:inst5|74160:inst|6   ; Block1:inst5|74160:inst|6         ; CLK        ; CLK      ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; Block1:inst5|74160:inst|9   ; Block1:inst5|74160:inst|7         ; CLK        ; CLK      ; None                        ; None                      ; 3.145 ns                ;
; N/A   ; 259.54 MHz ( period = 3.853 ns )               ; Block4:inst4|74190:inst|50  ; Block4:inst4|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 3.144 ns                ;
; N/A   ; 260.55 MHz ( period = 3.838 ns )               ; Block4:inst3|74190:inst|50  ; Block4:inst3|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; Block1:inst|74160:inst|9    ; Block1:inst|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 3.110 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; Block1:inst5|74160:inst|8   ; Block1:inst5|74160:inst|8         ; CLK        ; CLK      ; None                        ; None                      ; 3.085 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; Block1:inst5|74160:inst|7   ; Block1:inst5|74160:inst|7         ; CLK        ; CLK      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 276.55 MHz ( period = 3.616 ns )               ; Block1:inst|74160:inst|8    ; Block1:inst|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 2.907 ns                ;
; N/A   ; 279.33 MHz ( period = 3.580 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 2.871 ns                ;
; N/A   ; 279.80 MHz ( period = 3.574 ns )               ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; 286.62 MHz ( period = 3.489 ns )               ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; Block4:inst3|74190:inst|51  ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 292.91 MHz ( period = 3.414 ns )               ; Block4:inst3|74190:inst|49  ; Block4:inst3|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 300.30 MHz ( period = 3.330 ns )               ; Block4:inst4|74190:inst1|51 ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; 300.66 MHz ( period = 3.326 ns )               ; Block4:inst4|74190:inst1|51 ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; Block1:inst5|74160:inst|7   ; Block1:inst5|74160:inst|8         ; CLK        ; CLK      ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst|49  ; Block4:inst4|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 2.545 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|48 ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 2.375 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst1|51 ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|51 ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst|51  ; Block4:inst3|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block1:inst5|74160:inst|9   ; Block1:inst5|74160:inst|9         ; CLK        ; CLK      ; None                        ; None                      ; 2.152 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst|51  ; Block4:inst3|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst|51  ; Block4:inst3|74190:inst|51        ; CLK        ; CLK      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|49 ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|49 ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 2.121 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block1:inst|74160:inst|6    ; Block1:inst|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|50 ; Block4:inst3|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|50 ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 1.998 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst1|50 ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst1|50 ; Block4:inst4|74190:inst1|51       ; CLK        ; CLK      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst1|49 ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst|48  ; Block4:inst4|74190:inst|48        ; CLK        ; CLK      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block1:inst|74160:inst|6    ; Block1:inst|74160:inst|6          ; CLK        ; CLK      ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block1:inst|74160:inst|8    ; Block1:inst|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|51 ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst|48  ; Block4:inst3|74190:inst|48        ; CLK        ; CLK      ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst|49  ; Block4:inst3|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|49 ; Block4:inst3|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|50 ; Block4:inst3|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst|50  ; Block4:inst3|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst3|74190:inst1|48 ; Block4:inst3|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst|49  ; Block4:inst4|74190:inst|49        ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst1|50 ; Block4:inst4|74190:inst1|50       ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst1|49 ; Block4:inst4|74190:inst1|49       ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst|50  ; Block4:inst4|74190:inst|50        ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block4:inst4|74190:inst1|48 ; Block4:inst4|74190:inst1|48       ; CLK        ; CLK      ; None                        ; None                      ; 0.923 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                          ; To Clock ;
+-------+--------------+------------+------+-----------------------------+----------+
; N/A   ; None         ; 7.224 ns   ; ctrl ; Block4:inst3|inst5          ; CLK      ;
; N/A   ; None         ; 6.138 ns   ; ctrl ; Block4:inst3|74190:inst|49  ; CLK      ;
; N/A   ; None         ; 5.900 ns   ; ctrl ; Block4:inst3|74190:inst1|49 ; CLK      ;
; N/A   ; None         ; 5.491 ns   ; ctrl ; Block4:inst3|74190:inst|48  ; CLK      ;
; N/A   ; None         ; 5.480 ns   ; CLK  ; Block4:inst3|inst5          ; CLK      ;
; N/A   ; None         ; 5.264 ns   ; ctrl ; Block4:inst3|74190:inst1|50 ; CLK      ;
; N/A   ; None         ; 5.089 ns   ; CLK  ; Block4:inst4|inst5          ; CLK      ;
; N/A   ; None         ; 5.038 ns   ; ctrl ; Block4:inst4|74190:inst|48  ; CLK      ;
; N/A   ; None         ; 4.886 ns   ; ctrl ; Block4:inst4|inst5          ; CLK      ;
; N/A   ; None         ; 4.653 ns   ; ctrl ; Block4:inst4|74190:inst|49  ; CLK      ;
; N/A   ; None         ; 4.647 ns   ; ctrl ; Block4:inst4|74190:inst|50  ; CLK      ;
; N/A   ; None         ; 4.366 ns   ; ctrl ; Block4:inst3|74190:inst1|51 ; CLK      ;
; N/A   ; None         ; 4.339 ns   ; ctrl ; Block4:inst3|74190:inst1|48 ; CLK      ;
; N/A   ; None         ; 4.284 ns   ; ctrl ; Block4:inst3|74190:inst|50  ; CLK      ;
; N/A   ; None         ; 4.156 ns   ; CLK  ; Block4:inst3|74190:inst1|49 ; CLK      ;
; N/A   ; None         ; 4.037 ns   ; CLK  ; Block4:inst4|74190:inst1|51 ; CLK      ;
; N/A   ; None         ; 3.901 ns   ; ctrl ; Block4:inst4|74190:inst|51  ; CLK      ;
; N/A   ; None         ; 3.899 ns   ; ctrl ; Block4:inst4|74190:inst1|48 ; CLK      ;
; N/A   ; None         ; 3.834 ns   ; ctrl ; Block4:inst4|74190:inst1|51 ; CLK      ;
; N/A   ; None         ; 3.520 ns   ; CLK  ; Block4:inst3|74190:inst1|50 ; CLK      ;
; N/A   ; None         ; 3.463 ns   ; CLK  ; Block4:inst4|74190:inst1|49 ; CLK      ;
; N/A   ; None         ; 3.454 ns   ; CLK  ; Block4:inst4|74190:inst1|50 ; CLK      ;
; N/A   ; None         ; 3.412 ns   ; ctrl ; Block4:inst3|74190:inst|51  ; CLK      ;
; N/A   ; None         ; 3.260 ns   ; ctrl ; Block4:inst4|74190:inst1|49 ; CLK      ;
; N/A   ; None         ; 3.251 ns   ; ctrl ; Block4:inst4|74190:inst1|50 ; CLK      ;
; N/A   ; None         ; 2.622 ns   ; CLK  ; Block4:inst3|74190:inst1|51 ; CLK      ;
; N/A   ; None         ; 1.394 ns   ; CLK  ; Block4:inst4|74190:inst1|48 ; CLK      ;
; N/A   ; None         ; 0.813 ns   ; CLK  ; Block4:inst3|74190:inst1|48 ; CLK      ;
+-------+--------------+------------+------+-----------------------------+----------+


+---------------------------------------------------------------------------------------------------+
; tco                                                                                               ;
+-------+--------------+------------+-----------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                              ; To           ; From Clock ;
+-------+--------------+------------+-----------------------------------+--------------+------------+
; N/A   ; None         ; 16.565 ns  ; Block1:inst5|74160:inst|6         ; SN_L_Green   ; CLK        ;
; N/A   ; None         ; 16.552 ns  ; Block1:inst5|74160:inst|6         ; SN_Yellow    ; CLK        ;
; N/A   ; None         ; 16.523 ns  ; Block1:inst5|74160:inst|6         ; SN_Str_Green ; CLK        ;
; N/A   ; None         ; 16.464 ns  ; Block1:inst5|74160:inst|7         ; SN_Red       ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; Block1:inst5|74160:inst|8         ; SN_L_Green   ; CLK        ;
; N/A   ; None         ; 16.282 ns  ; Block1:inst5|74160:inst|8         ; SN_Yellow    ; CLK        ;
; N/A   ; None         ; 16.270 ns  ; Block1:inst5|74160:inst|8         ; SN_Str_Green ; CLK        ;
; N/A   ; None         ; 16.203 ns  ; Block1:inst5|74160:inst|7         ; SN_L_Green   ; CLK        ;
; N/A   ; None         ; 16.191 ns  ; Block1:inst5|74160:inst|7         ; SN_Yellow    ; CLK        ;
; N/A   ; None         ; 16.175 ns  ; Block1:inst5|74160:inst|8         ; SN_Red       ; CLK        ;
; N/A   ; None         ; 16.163 ns  ; Block1:inst5|74160:inst|7         ; SN_Str_Green ; CLK        ;
; N/A   ; None         ; 16.127 ns  ; Block1:inst5|74160:inst|6         ; SN_Red       ; CLK        ;
; N/A   ; None         ; 16.058 ns  ; Block1:inst|74160:inst|6          ; EW_Str_Green ; CLK        ;
; N/A   ; None         ; 16.051 ns  ; Block1:inst|74160:inst|6          ; EW_Red       ; CLK        ;
; N/A   ; None         ; 15.566 ns  ; Block1:inst|74160:inst|6          ; EW_Yellow    ; CLK        ;
; N/A   ; None         ; 15.528 ns  ; Block1:inst|74160:inst|8          ; EW_L_Green   ; CLK        ;
; N/A   ; None         ; 15.250 ns  ; Block1:inst|74160:inst|8          ; EW_Str_Green ; CLK        ;
; N/A   ; None         ; 15.243 ns  ; Block1:inst|74160:inst|8          ; EW_Red       ; CLK        ;
; N/A   ; None         ; 15.071 ns  ; Block1:inst|74160:inst|7          ; EW_Str_Green ; CLK        ;
; N/A   ; None         ; 15.064 ns  ; Block1:inst|74160:inst|7          ; EW_Red       ; CLK        ;
; N/A   ; None         ; 14.998 ns  ; Block1:inst|74160:inst|7          ; EW_Yellow    ; CLK        ;
; N/A   ; None         ; 14.839 ns  ; Block1:inst|74160:inst|8          ; EW_Yellow    ; CLK        ;
; N/A   ; None         ; 14.793 ns  ; Block4:inst4|inst24               ; G4           ; CLK        ;
; N/A   ; None         ; 14.791 ns  ; Block4:inst4|inst24               ; A4           ; CLK        ;
; N/A   ; None         ; 14.708 ns  ; Block1:inst|74160:inst|7          ; EW_L_Green   ; CLK        ;
; N/A   ; None         ; 14.684 ns  ; Block4:inst4|inst24               ; F4           ; CLK        ;
; N/A   ; None         ; 14.524 ns  ; Block4:inst4|inst24               ; E4           ; CLK        ;
; N/A   ; None         ; 14.501 ns  ; Block4:inst3|Block10:inst9|inst9  ; BUZZER       ; CLK        ;
; N/A   ; None         ; 14.227 ns  ; Block4:inst3|Block10:inst9|inst8  ; A1           ; CLK        ;
; N/A   ; None         ; 14.212 ns  ; Block4:inst4|inst24               ; D4           ; CLK        ;
; N/A   ; None         ; 14.138 ns  ; Block1:inst|74160:inst|6          ; EW_L_Green   ; CLK        ;
; N/A   ; None         ; 14.135 ns  ; Block4:inst4|inst35               ; A4           ; CLK        ;
; N/A   ; None         ; 14.121 ns  ; Block4:inst4|inst35               ; G4           ; CLK        ;
; N/A   ; None         ; 14.074 ns  ; Block4:inst3|Block10:inst9|inst8  ; B1           ; CLK        ;
; N/A   ; None         ; 14.036 ns  ; Block4:inst4|inst35               ; F4           ; CLK        ;
; N/A   ; None         ; 13.923 ns  ; Block4:inst4|Block10:inst9|inst7  ; F3           ; CLK        ;
; N/A   ; None         ; 13.920 ns  ; Block4:inst3|Block10:inst9|inst10 ; BUZZER       ; CLK        ;
; N/A   ; None         ; 13.900 ns  ; Block4:inst4|Block10:inst9|inst10 ; BUZZER       ; CLK        ;
; N/A   ; None         ; 13.889 ns  ; Block4:inst4|Block10:inst9|inst7  ; G3           ; CLK        ;
; N/A   ; None         ; 13.878 ns  ; Block4:inst4|inst35               ; D4           ; CLK        ;
; N/A   ; None         ; 13.777 ns  ; Block4:inst4|inst34               ; E4           ; CLK        ;
; N/A   ; None         ; 13.748 ns  ; Block4:inst4|Block10:inst9|inst9  ; BUZZER       ; CLK        ;
; N/A   ; None         ; 13.731 ns  ; Block4:inst4|inst35               ; E4           ; CLK        ;
; N/A   ; None         ; 13.696 ns  ; Block4:inst3|Block10:inst9|inst9  ; A1           ; CLK        ;
; N/A   ; None         ; 13.633 ns  ; Block4:inst4|Block10:inst9|inst7  ; D3           ; CLK        ;
; N/A   ; None         ; 13.625 ns  ; Block4:inst4|inst34               ; G4           ; CLK        ;
; N/A   ; None         ; 13.621 ns  ; Block4:inst4|inst34               ; A4           ; CLK        ;
; N/A   ; None         ; 13.599 ns  ; Block4:inst3|Block10:inst9|inst9  ; G1           ; CLK        ;
; N/A   ; None         ; 13.572 ns  ; Block4:inst3|Block10:inst9|inst9  ; F1           ; CLK        ;
; N/A   ; None         ; 13.550 ns  ; Block4:inst3|Block10:inst9|inst9  ; B1           ; CLK        ;
; N/A   ; None         ; 13.527 ns  ; Block4:inst4|inst34               ; F4           ; CLK        ;
; N/A   ; None         ; 13.473 ns  ; Block4:inst4|Block10:inst9|inst8  ; D3           ; CLK        ;
; N/A   ; None         ; 13.438 ns  ; Block4:inst3|Block10:inst9|inst9  ; E1           ; CLK        ;
; N/A   ; None         ; 13.406 ns  ; Block4:inst4|Block10:inst9|inst7  ; B3           ; CLK        ;
; N/A   ; None         ; 13.390 ns  ; Block4:inst3|inst35               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 13.383 ns  ; Block4:inst4|inst34               ; D4           ; CLK        ;
; N/A   ; None         ; 13.377 ns  ; Block4:inst4|Block10:inst9|inst8  ; F3           ; CLK        ;
; N/A   ; None         ; 13.354 ns  ; Block4:inst4|Block10:inst9|inst7  ; A3           ; CLK        ;
; N/A   ; None         ; 13.344 ns  ; Block4:inst4|Block10:inst9|inst8  ; G3           ; CLK        ;
; N/A   ; None         ; 13.331 ns  ; Block4:inst4|inst36               ; G4           ; CLK        ;
; N/A   ; None         ; 13.331 ns  ; Block4:inst4|inst36               ; A4           ; CLK        ;
; N/A   ; None         ; 13.224 ns  ; Block4:inst4|inst36               ; F4           ; CLK        ;
; N/A   ; None         ; 13.194 ns  ; Block4:inst4|Block10:inst9|inst9  ; F3           ; CLK        ;
; N/A   ; None         ; 13.164 ns  ; Block4:inst4|Block10:inst9|inst9  ; G3           ; CLK        ;
; N/A   ; None         ; 13.116 ns  ; Block4:inst4|Block10:inst9|inst10 ; B3           ; CLK        ;
; N/A   ; None         ; 13.057 ns  ; Block4:inst4|Block10:inst9|inst10 ; A3           ; CLK        ;
; N/A   ; None         ; 13.008 ns  ; Block4:inst4|Block10:inst9|inst8  ; BUZZER       ; CLK        ;
; N/A   ; None         ; 12.992 ns  ; Block4:inst4|Block10:inst9|inst7  ; E3           ; CLK        ;
; N/A   ; None         ; 12.981 ns  ; Block4:inst3|inst34               ; F2           ; CLK        ;
; N/A   ; None         ; 12.974 ns  ; Block4:inst4|Block10:inst9|inst9  ; B3           ; CLK        ;
; N/A   ; None         ; 12.966 ns  ; Block4:inst4|Block10:inst9|inst9  ; D3           ; CLK        ;
; N/A   ; None         ; 12.963 ns  ; Block4:inst3|inst24               ; B2           ; CLK        ;
; N/A   ; None         ; 12.921 ns  ; Block4:inst4|Block10:inst9|inst9  ; A3           ; CLK        ;
; N/A   ; None         ; 12.914 ns  ; Block4:inst4|Block10:inst9|inst10 ; F3           ; CLK        ;
; N/A   ; None         ; 12.911 ns  ; Block4:inst4|inst24               ; C4           ; CLK        ;
; N/A   ; None         ; 12.881 ns  ; Block4:inst4|Block10:inst9|inst10 ; G3           ; CLK        ;
; N/A   ; None         ; 12.878 ns  ; Block4:inst4|Block10:inst9|inst7  ; C3           ; CLK        ;
; N/A   ; None         ; 12.869 ns  ; Block4:inst3|Block10:inst9|inst7  ; A1           ; CLK        ;
; N/A   ; None         ; 12.859 ns  ; Block4:inst3|Block10:inst9|inst10 ; G1           ; CLK        ;
; N/A   ; None         ; 12.843 ns  ; Block4:inst3|inst36               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 12.831 ns  ; Block4:inst4|Block10:inst9|inst8  ; E3           ; CLK        ;
; N/A   ; None         ; 12.813 ns  ; Block4:inst4|Block10:inst9|inst8  ; B3           ; CLK        ;
; N/A   ; None         ; 12.812 ns  ; Block4:inst3|Block10:inst9|inst10 ; F1           ; CLK        ;
; N/A   ; None         ; 12.795 ns  ; Block4:inst3|inst34               ; E2           ; CLK        ;
; N/A   ; None         ; 12.758 ns  ; Block4:inst3|inst34               ; G2           ; CLK        ;
; N/A   ; None         ; 12.754 ns  ; Block4:inst4|Block10:inst9|inst8  ; A3           ; CLK        ;
; N/A   ; None         ; 12.715 ns  ; Block4:inst3|Block10:inst9|inst7  ; B1           ; CLK        ;
; N/A   ; None         ; 12.658 ns  ; Block4:inst3|Block10:inst9|inst10 ; A1           ; CLK        ;
; N/A   ; None         ; 12.648 ns  ; Block4:inst3|inst34               ; A2           ; CLK        ;
; N/A   ; None         ; 12.640 ns  ; Block4:inst4|Block10:inst9|inst10 ; C3           ; CLK        ;
; N/A   ; None         ; 12.639 ns  ; Block4:inst3|Block10:inst9|inst8  ; G1           ; CLK        ;
; N/A   ; None         ; 12.632 ns  ; Block4:inst3|inst24               ; F2           ; CLK        ;
; N/A   ; None         ; 12.589 ns  ; Block4:inst3|Block10:inst9|inst8  ; F1           ; CLK        ;
; N/A   ; None         ; 12.566 ns  ; Block4:inst3|Block10:inst9|inst7  ; G1           ; CLK        ;
; N/A   ; None         ; 12.542 ns  ; Block4:inst4|inst36               ; C4           ; CLK        ;
; N/A   ; None         ; 12.524 ns  ; Block4:inst3|Block10:inst9|inst7  ; F1           ; CLK        ;
; N/A   ; None         ; 12.505 ns  ; Block4:inst3|Block10:inst9|inst10 ; B1           ; CLK        ;
; N/A   ; None         ; 12.504 ns  ; Block4:inst4|Block10:inst9|inst9  ; C3           ; CLK        ;
; N/A   ; None         ; 12.501 ns  ; Block4:inst4|inst36               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 12.480 ns  ; Block4:inst4|inst35               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 12.449 ns  ; Block4:inst3|inst36               ; F2           ; CLK        ;
; N/A   ; None         ; 12.412 ns  ; Block4:inst3|inst24               ; G2           ; CLK        ;
; N/A   ; None         ; 12.405 ns  ; Block4:inst3|Block10:inst9|inst7  ; E1           ; CLK        ;
; N/A   ; None         ; 12.358 ns  ; Block4:inst3|Block10:inst9|inst8  ; BUZZER       ; CLK        ;
; N/A   ; None         ; 12.337 ns  ; Block4:inst4|Block10:inst9|inst8  ; C3           ; CLK        ;
; N/A   ; None         ; 12.324 ns  ; Block4:inst4|Block10:inst9|inst9  ; E3           ; CLK        ;
; N/A   ; None         ; 12.323 ns  ; Block4:inst3|inst34               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 12.319 ns  ; Block4:inst3|inst35               ; C2           ; CLK        ;
; N/A   ; None         ; 12.299 ns  ; Block4:inst3|inst24               ; A2           ; CLK        ;
; N/A   ; None         ; 12.272 ns  ; Block4:inst3|Block10:inst9|inst9  ; D1           ; CLK        ;
; N/A   ; None         ; 12.265 ns  ; Block4:inst3|inst24               ; E2           ; CLK        ;
; N/A   ; None         ; 12.229 ns  ; Block4:inst3|inst36               ; G2           ; CLK        ;
; N/A   ; None         ; 12.211 ns  ; Block4:inst3|Block10:inst9|inst9  ; C1           ; CLK        ;
; N/A   ; None         ; 12.209 ns  ; Block4:inst3|inst34               ; C2           ; CLK        ;
; N/A   ; None         ; 12.199 ns  ; Block4:inst4|inst24               ; B4           ; CLK        ;
; N/A   ; None         ; 12.192 ns  ; Block4:inst3|inst24               ; C2           ; CLK        ;
; N/A   ; None         ; 12.168 ns  ; Block4:inst3|inst35               ; F2           ; CLK        ;
; N/A   ; None         ; 12.145 ns  ; Block4:inst3|Block10:inst9|inst8  ; E1           ; CLK        ;
; N/A   ; None         ; 12.123 ns  ; Block4:inst3|inst36               ; A2           ; CLK        ;
; N/A   ; None         ; 11.983 ns  ; Block4:inst3|inst35               ; E2           ; CLK        ;
; N/A   ; None         ; 11.948 ns  ; Block4:inst3|inst35               ; G2           ; CLK        ;
; N/A   ; None         ; 11.845 ns  ; Block4:inst3|inst35               ; A2           ; CLK        ;
; N/A   ; None         ; 11.784 ns  ; Block4:inst3|inst24               ; D2           ; CLK        ;
; N/A   ; None         ; 11.494 ns  ; Block4:inst3|inst36               ; C2           ; CLK        ;
; N/A   ; None         ; 11.462 ns  ; Block4:inst3|Block10:inst9|inst10 ; C1           ; CLK        ;
; N/A   ; None         ; 11.459 ns  ; Block4:inst3|Block10:inst9|inst7  ; C1           ; CLK        ;
; N/A   ; None         ; 11.441 ns  ; Block4:inst4|inst34               ; C4           ; CLK        ;
; N/A   ; None         ; 11.234 ns  ; Block4:inst3|Block10:inst9|inst8  ; C1           ; CLK        ;
; N/A   ; None         ; 11.188 ns  ; Block4:inst3|inst34               ; B2           ; CLK        ;
; N/A   ; None         ; 11.170 ns  ; Block4:inst3|Block10:inst9|inst7  ; D1           ; CLK        ;
; N/A   ; None         ; 11.148 ns  ; Block4:inst3|inst24               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 10.993 ns  ; Block4:inst4|inst34               ; B4           ; CLK        ;
; N/A   ; None         ; 10.974 ns  ; Block4:inst4|inst24               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 10.905 ns  ; Block4:inst3|Block10:inst9|inst8  ; D1           ; CLK        ;
; N/A   ; None         ; 10.728 ns  ; Block4:inst4|inst35               ; B4           ; CLK        ;
; N/A   ; None         ; 10.702 ns  ; Block4:inst3|inst34               ; D2           ; CLK        ;
; N/A   ; None         ; 10.639 ns  ; Block4:inst3|inst35               ; B2           ; CLK        ;
; N/A   ; None         ; 10.226 ns  ; Block4:inst4|inst35               ; C4           ; CLK        ;
; N/A   ; None         ; 10.182 ns  ; Block4:inst4|inst34               ; BUZZER       ; CLK        ;
; N/A   ; None         ; 10.111 ns  ; Block4:inst3|inst36               ; B2           ; CLK        ;
; N/A   ; None         ; 9.627 ns   ; Block4:inst3|inst35               ; D2           ; CLK        ;
; N/A   ; None         ; 9.520 ns   ; Block4:inst4|inst36               ; B4           ; CLK        ;
; N/A   ; None         ; 9.164 ns   ; Block4:inst4|inst5                ; pin_name5    ; CLK        ;
+-------+--------------+------------+-----------------------------------+--------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To           ;
+-------+-------------------+-----------------+------+--------------+
; N/A   ; None              ; 11.560 ns       ; ctrl ; EW_Yellow    ;
; N/A   ; None              ; 11.494 ns       ; ctrl ; SN_L_Green   ;
; N/A   ; None              ; 11.469 ns       ; ctrl ; SN_Yellow    ;
; N/A   ; None              ; 11.455 ns       ; ctrl ; SN_Red       ;
; N/A   ; None              ; 11.454 ns       ; ctrl ; SN_Str_Green ;
; N/A   ; None              ; 11.381 ns       ; ctrl ; EW_Str_Green ;
; N/A   ; None              ; 11.371 ns       ; ctrl ; EW_Red       ;
; N/A   ; None              ; 10.858 ns       ; ctrl ; EW_L_Green   ;
+-------+-------------------+-----------------+------+--------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                          ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------+----------+
; N/A           ; None        ; -0.259 ns ; CLK  ; Block4:inst3|74190:inst1|48 ; CLK      ;
; N/A           ; None        ; -0.840 ns ; CLK  ; Block4:inst4|74190:inst1|48 ; CLK      ;
; N/A           ; None        ; -2.068 ns ; CLK  ; Block4:inst3|74190:inst1|51 ; CLK      ;
; N/A           ; None        ; -2.697 ns ; ctrl ; Block4:inst4|74190:inst1|50 ; CLK      ;
; N/A           ; None        ; -2.706 ns ; ctrl ; Block4:inst4|74190:inst1|49 ; CLK      ;
; N/A           ; None        ; -2.858 ns ; ctrl ; Block4:inst3|74190:inst|51  ; CLK      ;
; N/A           ; None        ; -2.900 ns ; CLK  ; Block4:inst4|74190:inst1|50 ; CLK      ;
; N/A           ; None        ; -2.909 ns ; CLK  ; Block4:inst4|74190:inst1|49 ; CLK      ;
; N/A           ; None        ; -2.966 ns ; CLK  ; Block4:inst3|74190:inst1|50 ; CLK      ;
; N/A           ; None        ; -3.280 ns ; ctrl ; Block4:inst4|74190:inst1|51 ; CLK      ;
; N/A           ; None        ; -3.345 ns ; ctrl ; Block4:inst4|74190:inst1|48 ; CLK      ;
; N/A           ; None        ; -3.347 ns ; ctrl ; Block4:inst4|74190:inst|51  ; CLK      ;
; N/A           ; None        ; -3.483 ns ; CLK  ; Block4:inst4|74190:inst1|51 ; CLK      ;
; N/A           ; None        ; -3.602 ns ; CLK  ; Block4:inst3|74190:inst1|49 ; CLK      ;
; N/A           ; None        ; -3.730 ns ; ctrl ; Block4:inst3|74190:inst|50  ; CLK      ;
; N/A           ; None        ; -3.785 ns ; ctrl ; Block4:inst3|74190:inst1|48 ; CLK      ;
; N/A           ; None        ; -3.812 ns ; ctrl ; Block4:inst3|74190:inst1|51 ; CLK      ;
; N/A           ; None        ; -4.093 ns ; ctrl ; Block4:inst4|74190:inst|50  ; CLK      ;
; N/A           ; None        ; -4.099 ns ; ctrl ; Block4:inst4|74190:inst|49  ; CLK      ;
; N/A           ; None        ; -4.332 ns ; ctrl ; Block4:inst4|inst5          ; CLK      ;
; N/A           ; None        ; -4.484 ns ; ctrl ; Block4:inst4|74190:inst|48  ; CLK      ;
; N/A           ; None        ; -4.535 ns ; CLK  ; Block4:inst4|inst5          ; CLK      ;
; N/A           ; None        ; -4.710 ns ; ctrl ; Block4:inst3|74190:inst1|50 ; CLK      ;
; N/A           ; None        ; -4.926 ns ; CLK  ; Block4:inst3|inst5          ; CLK      ;
; N/A           ; None        ; -4.937 ns ; ctrl ; Block4:inst3|74190:inst|48  ; CLK      ;
; N/A           ; None        ; -5.346 ns ; ctrl ; Block4:inst3|74190:inst1|49 ; CLK      ;
; N/A           ; None        ; -5.584 ns ; ctrl ; Block4:inst3|74190:inst|49  ; CLK      ;
; N/A           ; None        ; -6.670 ns ; ctrl ; Block4:inst3|inst5          ; CLK      ;
+---------------+-------------+-----------+------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Jun 07 18:14:03 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1
Info: Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found combinational loop of 1 nodes
    Warning: Node "Block1:inst5|inst21~1"
Warning: Found combinational loop of 1 nodes
    Warning: Node "Block1:inst|inst21~1"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Block4:inst4|inst5" as buffer
    Info: Detected ripple clock "Block4:inst3|inst5" as buffer
Info: Clock "CLK" has Internal fmax of 46.97 MHz between source register "Block1:inst5|74160:inst|6" and destination register "Block4:inst4|Block10:inst9|inst7" (period= 21.29 ns)
    Info: + Longest register to register delay is 4.265 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5|74160:inst|6'
        Info: 2: + IC(0.968 ns) + CELL(0.511 ns) = 1.479 ns; Loc. = LC_X3_Y6_N0; Fanout = 3; COMB Node = 'Block3:inst2|inst5~1'
        Info: 3: + IC(0.717 ns) + CELL(0.740 ns) = 2.936 ns; Loc. = LC_X3_Y6_N1; Fanout = 4; COMB Node = 'Block4:inst4|74283:inst6|f74283:sub|88~0'
        Info: 4: + IC(0.738 ns) + CELL(0.591 ns) = 4.265 ns; Loc. = LC_X3_Y6_N5; Fanout = 7; REG Node = 'Block4:inst4|Block10:inst9|inst7'
        Info: Total cell delay = 1.842 ns ( 43.19 % )
        Info: Total interconnect delay = 2.423 ns ( 56.81 % )
    Info: - Smallest clock skew is -5.671 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y6_N5; Fanout = 7; REG Node = 'Block4:inst4|Block10:inst9|inst7'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "CLK" to source register is 9.490 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N1; Fanout = 19; REG Node = 'Block4:inst4|inst5'
            Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5|74160:inst|6'
            Info: Total cell delay = 3.375 ns ( 35.56 % )
            Info: Total interconnect delay = 6.115 ns ( 64.44 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Block4:inst3|inst5" (data pin = "ctrl", clock pin = "CLK") is 7.224 ns
    Info: + Longest pin to register delay is 10.710 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'
        Info: 2: + IC(4.670 ns) + CELL(0.200 ns) = 6.002 ns; Loc. = LC_X4_Y7_N2; Fanout = 3; COMB Node = 'Block4:inst3|74190:inst|39~0'
        Info: 3: + IC(0.754 ns) + CELL(0.200 ns) = 6.956 ns; Loc. = LC_X4_Y7_N0; Fanout = 4; COMB Node = 'Block4:inst3|74190:inst1|58~0'
        Info: 4: + IC(3.163 ns) + CELL(0.591 ns) = 10.710 ns; Loc. = LC_X12_Y3_N3; Fanout = 18; REG Node = 'Block4:inst3|inst5'
        Info: Total cell delay = 2.123 ns ( 19.82 % )
        Info: Total interconnect delay = 8.587 ns ( 80.18 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N3; Fanout = 18; REG Node = 'Block4:inst3|inst5'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "CLK" to destination pin "SN_L_Green" through register "Block1:inst5|74160:inst|6" is 16.565 ns
    Info: + Longest clock path from clock "CLK" to source register is 9.490 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N1; Fanout = 19; REG Node = 'Block4:inst4|inst5'
        Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5|74160:inst|6'
        Info: Total cell delay = 3.375 ns ( 35.56 % )
        Info: Total interconnect delay = 6.115 ns ( 64.44 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5|74160:inst|6'
        Info: 2: + IC(1.441 ns) + CELL(0.511 ns) = 1.952 ns; Loc. = LC_X2_Y6_N8; Fanout = 1; COMB Node = 'Block7:inst18|inst1~0'
        Info: 3: + IC(2.425 ns) + CELL(2.322 ns) = 6.699 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'SN_L_Green'
        Info: Total cell delay = 2.833 ns ( 42.29 % )
        Info: Total interconnect delay = 3.866 ns ( 57.71 % )
Info: Longest tpd from source pin "ctrl" to destination pin "EW_Yellow" is 11.560 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'
    Info: 2: + IC(5.403 ns) + CELL(0.200 ns) = 6.735 ns; Loc. = LC_X4_Y9_N5; Fanout = 1; COMB Node = 'Block7:inst20|inst1~0'
    Info: 3: + IC(2.503 ns) + CELL(2.322 ns) = 11.560 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'EW_Yellow'
    Info: Total cell delay = 3.654 ns ( 31.61 % )
    Info: Total interconnect delay = 7.906 ns ( 68.39 % )
Info: th for register "Block4:inst3|74190:inst1|48" (data pin = "CLK", clock pin = "CLK") is -0.259 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N5; Fanout = 3; REG Node = 'Block4:inst3|74190:inst1|48'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.299 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'
        Info: 2: + IC(2.545 ns) + CELL(0.591 ns) = 4.299 ns; Loc. = LC_X4_Y7_N5; Fanout = 3; REG Node = 'Block4:inst3|74190:inst1|48'
        Info: Total cell delay = 1.754 ns ( 40.80 % )
        Info: Total interconnect delay = 2.545 ns ( 59.20 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4363 megabytes
    Info: Processing ended: Fri Jun 07 18:14:03 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


