// Seed: 1628721386
module module_0 ();
  tri1 id_1;
  wor  id_2 = id_1;
  assign id_1 = -1;
  id_3(
      1 & -1, 1, -1'b0
  );
  wire id_4;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output wand id_5,
    id_12,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wor void id_10
);
  id_13(
      .id_0(id_2), .id_1(id_3), .product(id_7)
  );
  module_0 modCall_1 ();
  assign id_5 = id_7;
  xor primCall (id_10, id_12, id_13, id_3, id_4, id_6, id_7, id_9);
endmodule
