Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr 15 00:23:47 2023
| Host         : Goutham running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mainFile_timing_summary_routed.rpt -pb mainFile_timing_summary_routed.pb -rpx mainFile_timing_summary_routed.rpx -warn_on_violation
| Design       : mainFile
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
LUTAR-1    Warning           LUT drives async reset alert    6           
TIMING-20  Warning           Non-clocked latch               1000        
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34880)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2159)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34880)
----------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: CONTROLUNIT/aluOp_reg/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: CONTROLUNIT/aluSrc_reg/L7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONTROLUNIT/memRead_reg/L7/Q (HIGH)

 There are 2056 register/latch pins with no clock driven by root clock pin: CONTROLUNIT/memWrite_reg/Q (HIGH)

 There are 2053 register/latch pins with no clock driven by root clock pin: PC/pcOut_reg[0]/Q (HIGH)

 There are 2052 register/latch pins with no clock driven by root clock pin: PC/pcOut_reg[1]/Q (HIGH)

 There are 2053 register/latch pins with no clock driven by root clock pin: PC/pcOut_reg[2]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][0]_rep__0/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][1]_rep__0/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][2]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][3]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][4]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][4]_rep__0/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][5]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][5]_rep__0/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][6]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][6]_rep__0/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: REGISTERFILE/registers_reg[1][7]_rep__0/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2159)
---------------------------------------------------
 There are 2159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2167          inf        0.000                      0                 2167           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2167 Endpoints
Min Delay          2167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.887ns  (logic 2.303ns (13.637%)  route 14.584ns (86.363%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         9.690    14.153    DATAMEM/out[1]
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.303    14.456 r  DATAMEM/readData_reg[0]_i_84/O
                         net (fo=1, routed)           0.000    14.456    DATAMEM/readData_reg[0]_i_84_n_0
    SLICE_X14Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    14.697 r  DATAMEM/readData_reg[0]_i_38/O
                         net (fo=1, routed)           0.000    14.697    DATAMEM/readData_reg[0]_i_38_n_0
    SLICE_X14Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    14.795 r  DATAMEM/readData_reg[0]_i_15/O
                         net (fo=1, routed)           1.424    16.219    DATAMEM/readData_reg[0]_i_15_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.319    16.538 r  DATAMEM/readData_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    16.538    DATAMEM/readData_reg[0]_i_5_n_0
    SLICE_X13Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    16.783 r  DATAMEM/readData_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    16.783    DATAMEM/readData_reg[0]_i_2_n_0
    SLICE_X13Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    16.887 r  DATAMEM/readData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.887    DATAMEM/dataMemoryArray[0]
    SLICE_X13Y57         LDCE                                         r  DATAMEM/readData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.571ns  (logic 2.293ns (13.837%)  route 14.278ns (86.163%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         9.208    13.672    DATAMEM/out[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.303    13.975 r  DATAMEM/readData_reg[5]_i_60/O
                         net (fo=1, routed)           0.000    13.975    DATAMEM/readData_reg[5]_i_60_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.238    14.213 r  DATAMEM/readData_reg[5]_i_26/O
                         net (fo=1, routed)           0.000    14.213    DATAMEM/readData_reg[5]_i_26_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I0_O)      0.104    14.317 r  DATAMEM/readData_reg[5]_i_9/O
                         net (fo=1, routed)           1.600    15.916    DATAMEM/readData_reg[5]_i_9_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.316    16.232 r  DATAMEM/readData_reg[5]_i_4/O
                         net (fo=1, routed)           0.000    16.232    DATAMEM/readData_reg[5]_i_4_n_0
    SLICE_X8Y60          MUXF7 (Prop_muxf7_I0_O)      0.241    16.473 r  DATAMEM/readData_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    16.473    DATAMEM/readData_reg[5]_i_2_n_0
    SLICE_X8Y60          MUXF8 (Prop_muxf8_I0_O)      0.098    16.571 r  DATAMEM/readData_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.571    DATAMEM/dataMemoryArray[5]
    SLICE_X8Y60          LDCE                                         r  DATAMEM/readData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.523ns  (logic 2.305ns (13.950%)  route 14.218ns (86.050%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         9.506    13.969    DATAMEM/out[1]
    SLICE_X14Y77         LUT6 (Prop_lut6_I2_O)        0.303    14.272 r  DATAMEM/readData_reg[2]_i_85/O
                         net (fo=1, routed)           0.000    14.272    DATAMEM/readData_reg[2]_i_85_n_0
    SLICE_X14Y77         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  DATAMEM/readData_reg[2]_i_38/O
                         net (fo=1, routed)           0.000    14.519    DATAMEM/readData_reg[2]_i_38_n_0
    SLICE_X14Y77         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  DATAMEM/readData_reg[2]_i_15/O
                         net (fo=1, routed)           1.242    15.859    DATAMEM/readData_reg[2]_i_15_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.319    16.178 r  DATAMEM/readData_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    16.178    DATAMEM/readData_reg[2]_i_5_n_0
    SLICE_X14Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    16.425 r  DATAMEM/readData_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    16.425    DATAMEM/readData_reg[2]_i_2_n_0
    SLICE_X14Y62         MUXF8 (Prop_muxf8_I0_O)      0.098    16.523 r  DATAMEM/readData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.523    DATAMEM/dataMemoryArray[2]
    SLICE_X14Y62         LDCE                                         r  DATAMEM/readData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.479ns  (logic 2.260ns (13.714%)  route 14.219ns (86.286%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         9.211    13.675    DATAMEM/out[1]
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.303    13.978 r  DATAMEM/readData_reg[4]_i_62/O
                         net (fo=1, routed)           0.000    13.978    DATAMEM/readData_reg[4]_i_62_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212    14.190 r  DATAMEM/readData_reg[4]_i_27/O
                         net (fo=1, routed)           0.000    14.190    DATAMEM/readData_reg[4]_i_27_n_0
    SLICE_X3Y80          MUXF8 (Prop_muxf8_I1_O)      0.094    14.284 r  DATAMEM/readData_reg[4]_i_9/O
                         net (fo=1, routed)           1.538    15.821    DATAMEM/readData_reg[4]_i_9_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.316    16.137 r  DATAMEM/readData_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    16.137    DATAMEM/readData_reg[4]_i_4_n_0
    SLICE_X13Y59         MUXF7 (Prop_muxf7_I0_O)      0.238    16.375 r  DATAMEM/readData_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    16.375    DATAMEM/readData_reg[4]_i_2_n_0
    SLICE_X13Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    16.479 r  DATAMEM/readData_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.479    DATAMEM/dataMemoryArray[4]
    SLICE_X13Y59         LDCE                                         r  DATAMEM/readData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.405ns  (logic 2.296ns (13.996%)  route 14.109ns (86.004%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         8.876    13.339    DATAMEM/out[1]
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.303    13.642 r  DATAMEM/readData_reg[1]_i_60/O
                         net (fo=1, routed)           0.000    13.642    DATAMEM/readData_reg[1]_i_60_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I0_O)      0.241    13.883 r  DATAMEM/readData_reg[1]_i_26/O
                         net (fo=1, routed)           0.000    13.883    DATAMEM/readData_reg[1]_i_26_n_0
    SLICE_X6Y80          MUXF8 (Prop_muxf8_I0_O)      0.098    13.981 r  DATAMEM/readData_reg[1]_i_9/O
                         net (fo=1, routed)           1.763    15.744    DATAMEM/readData_reg[1]_i_9_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.319    16.063 r  DATAMEM/readData_reg[1]_i_4/O
                         net (fo=1, routed)           0.000    16.063    DATAMEM/readData_reg[1]_i_4_n_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I0_O)      0.238    16.301 r  DATAMEM/readData_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    16.301    DATAMEM/readData_reg[1]_i_2_n_0
    SLICE_X11Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    16.405 r  DATAMEM/readData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.405    DATAMEM/dataMemoryArray[1]
    SLICE_X11Y59         LDCE                                         r  DATAMEM/readData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.363ns  (logic 2.303ns (14.075%)  route 14.060ns (85.925%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         9.026    13.489    DATAMEM/out[1]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.303    13.792 r  DATAMEM/readData_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    13.792    DATAMEM/readData_reg[3]_i_84_n_0
    SLICE_X12Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    14.033 r  DATAMEM/readData_reg[3]_i_38/O
                         net (fo=1, routed)           0.000    14.033    DATAMEM/readData_reg[3]_i_38_n_0
    SLICE_X12Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    14.131 r  DATAMEM/readData_reg[3]_i_15/O
                         net (fo=1, routed)           1.563    15.695    DATAMEM/readData_reg[3]_i_15_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.319    16.014 r  DATAMEM/readData_reg[3]_i_5/O
                         net (fo=1, routed)           0.000    16.014    DATAMEM/readData_reg[3]_i_5_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I1_O)      0.245    16.259 r  DATAMEM/readData_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    16.259    DATAMEM/readData_reg[3]_i_2_n_0
    SLICE_X9Y60          MUXF8 (Prop_muxf8_I0_O)      0.104    16.363 r  DATAMEM/readData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.363    DATAMEM/dataMemoryArray[3]
    SLICE_X9Y60          LDCE                                         r  DATAMEM/readData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.274ns  (logic 2.265ns (13.918%)  route 14.009ns (86.082%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         9.130    13.593    DATAMEM/out[1]
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.303    13.896 r  DATAMEM/readData_reg[7]_i_76/O
                         net (fo=1, routed)           0.000    13.896    DATAMEM/readData_reg[7]_i_76_n_0
    SLICE_X4Y80          MUXF7 (Prop_muxf7_I1_O)      0.217    14.113 r  DATAMEM/readData_reg[7]_i_40/O
                         net (fo=1, routed)           0.000    14.113    DATAMEM/readData_reg[7]_i_40_n_0
    SLICE_X4Y80          MUXF8 (Prop_muxf8_I1_O)      0.094    14.207 r  DATAMEM/readData_reg[7]_i_21/O
                         net (fo=1, routed)           1.408    15.616    DATAMEM/readData_reg[7]_i_21_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.316    15.932 r  DATAMEM/readData_reg[7]_i_13/O
                         net (fo=1, routed)           0.000    15.932    DATAMEM/readData_reg[7]_i_13_n_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    16.170 r  DATAMEM/readData_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    16.170    DATAMEM/readData_reg[7]_i_4_n_0
    SLICE_X11Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    16.274 r  DATAMEM/readData_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    16.274    DATAMEM/dataMemoryArray[7]
    SLICE_X11Y58         LDCE                                         r  DATAMEM/readData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/readData_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.992ns  (logic 2.299ns (14.376%)  route 13.693ns (85.624%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]_rep__0/C
    SLICE_X12Y56         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  REGISTERFILE/registers_reg[1][0]_rep__0/Q
                         net (fo=86, routed)          2.433     2.951    PC/readData_reg[7]_i_3_0[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.075 r  PC/readData_reg[7]_i_17/O
                         net (fo=8, routed)           1.037     4.112    PC/readData_reg[7]_i_17_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  PC/dataMemoryArray_reg[254][7]_i_10/O
                         net (fo=1, routed)           0.000     4.236    PC/dataMemoryArray_reg[254][7]_i_10_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.463 r  PC/dataMemoryArray_reg[254][7]_i_3/O[1]
                         net (fo=639, routed)         9.009    13.473    DATAMEM/out[1]
    SLICE_X11Y74         LUT6 (Prop_lut6_I2_O)        0.303    13.776 r  DATAMEM/readData_reg[6]_i_84/O
                         net (fo=1, routed)           0.000    13.776    DATAMEM/readData_reg[6]_i_84_n_0
    SLICE_X11Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    14.014 r  DATAMEM/readData_reg[6]_i_38/O
                         net (fo=1, routed)           0.000    14.014    DATAMEM/readData_reg[6]_i_38_n_0
    SLICE_X11Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    14.118 r  DATAMEM/readData_reg[6]_i_15/O
                         net (fo=1, routed)           1.213    15.331    DATAMEM/readData_reg[6]_i_15_n_0
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.316    15.647 r  DATAMEM/readData_reg[6]_i_5/O
                         net (fo=1, routed)           0.000    15.647    DATAMEM/readData_reg[6]_i_5_n_0
    SLICE_X10Y61         MUXF7 (Prop_muxf7_I1_O)      0.247    15.894 r  DATAMEM/readData_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    15.894    DATAMEM/readData_reg[6]_i_2_n_0
    SLICE_X10Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    15.992 r  DATAMEM/readData_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    15.992    DATAMEM/dataMemoryArray[6]
    SLICE_X10Y61         LDCE                                         r  DATAMEM/readData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            REGISTERFILE/registers_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 1.511ns (14.492%)  route 8.915ns (85.508%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][4]/C
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  REGISTERFILE/registers_reg[1][4]/Q
                         net (fo=88, routed)          4.965     5.443    CONTROLUNIT/Q[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.295     5.738 r  CONTROLUNIT/readData_reg[7]_i_8/O
                         net (fo=1, routed)           0.471     6.209    PC/DI[0]
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.616 r  PC/readData_reg[7]_i_3/O[1]
                         net (fo=148, routed)         3.479    10.095    DATAMEM/out[5]
    SLICE_X7Y61          LUT3 (Prop_lut3_I1_O)        0.331    10.426 r  DATAMEM/registers[1][5]_i_1/O
                         net (fo=1, routed)           0.000    10.426    REGISTERFILE/D[5]
    SLICE_X7Y61          FDRE                                         r  REGISTERFILE/registers_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readData2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.331ns  (logic 4.158ns (40.245%)  route 6.173ns (59.755%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][4]/C
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  REGISTERFILE/registers_reg[1][4]/Q
                         net (fo=88, routed)          6.173     6.651    readData2_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.680    10.331 r  readData2_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.331    readData2[4]
    W18                                                               r  readData2[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/dataMemoryArray_reg[209][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][5]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][5]/Q
                         net (fo=88, routed)          0.132     0.273    DATAMEM/readData_reg[7]_i_107_0[5]
    SLICE_X6Y61          LDCE                                         r  DATAMEM/dataMemoryArray_reg[209][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/dataMemoryArray_reg[227][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.773%)  route 0.137ns (49.227%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][1]/C
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][1]/Q
                         net (fo=86, routed)          0.137     0.278    DATAMEM/readData_reg[7]_i_107_0[1]
    SLICE_X8Y53          LDCE                                         r  DATAMEM/dataMemoryArray_reg[227][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][2]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/dataMemoryArray_reg[105][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.589%)  route 0.138ns (49.411%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][2]_rep__0/C
    SLICE_X9Y61          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][2]_rep__0/Q
                         net (fo=64, routed)          0.138     0.279    DATAMEM/readData_reg[7]_i_94_0[2]
    SLICE_X11Y62         LDCE                                         r  DATAMEM/dataMemoryArray_reg[105][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][2]_rep__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/dataMemoryArray_reg[101][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][2]_rep__0/C
    SLICE_X9Y61          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][2]_rep__0/Q
                         net (fo=64, routed)          0.139     0.280    DATAMEM/readData_reg[7]_i_94_0[2]
    SLICE_X9Y63          LDCE                                         r  DATAMEM/dataMemoryArray_reg[101][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][3]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/dataMemoryArray_reg[103][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][3]_rep__0/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][3]_rep__0/Q
                         net (fo=64, routed)          0.148     0.289    DATAMEM/readData_reg[7]_i_94_0[3]
    SLICE_X10Y62         LDCE                                         r  DATAMEM/dataMemoryArray_reg[103][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][6]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/dataMemoryArray_reg[98][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.098%)  route 0.158ns (52.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][6]_rep/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][6]_rep/Q
                         net (fo=86, routed)          0.158     0.299    DATAMEM/readData_reg[7]_i_94_0[6]
    SLICE_X11Y61         LDCE                                         r  DATAMEM/dataMemoryArray_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/dataMemoryArray_reg[234][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.052%)  route 0.159ns (52.948%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]/C
    SLICE_X11Y53         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][0]/Q
                         net (fo=86, routed)          0.159     0.300    DATAMEM/readData_reg[7]_i_107_0[0]
    SLICE_X10Y53         LDCE                                         r  DATAMEM/dataMemoryArray_reg[234][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][6]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/dataMemoryArray_reg[100][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.372%)  route 0.170ns (54.628%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][6]_rep/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][6]_rep/Q
                         net (fo=86, routed)          0.170     0.311    DATAMEM/readData_reg[7]_i_94_0[6]
    SLICE_X8Y63          LDCE                                         r  DATAMEM/dataMemoryArray_reg[100][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/dataMemoryArray_reg[224][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.274%)  route 0.177ns (55.726%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]/C
    SLICE_X11Y53         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][0]/Q
                         net (fo=86, routed)          0.177     0.318    DATAMEM/readData_reg[7]_i_107_0[0]
    SLICE_X10Y52         LDCE                                         r  DATAMEM/dataMemoryArray_reg[224][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGISTERFILE/registers_reg[1][0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            DATAMEM/dataMemoryArray_reg[237][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.274%)  route 0.177ns (55.726%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDSE                         0.000     0.000 r  REGISTERFILE/registers_reg[1][0]/C
    SLICE_X11Y53         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  REGISTERFILE/registers_reg[1][0]/Q
                         net (fo=86, routed)          0.177     0.318    DATAMEM/readData_reg[7]_i_107_0[0]
    SLICE_X11Y52         LDCE                                         r  DATAMEM/dataMemoryArray_reg[237][0]/D
  -------------------------------------------------------------------    -------------------





