top.extension.topo_extensions:
  module_topology: ["mavis", "perfect_frontend", "renaming_stage", "rob", "dispatch_stage", "physical_regfile", "write_back_stage"]
  binding_topology: ["perfect_frontend.ports.fetch_backend_inst_out", "renaming_stage.ports.preceding_renaming_inst_in",
                    "renaming_stage.ports.renaming_following_inst_out", "rob.ports.preceding_rob_inst_in",
                    "renaming_stage.ports.renaming_following_inst_out", "dispatch_stage.ports.preceding_dispatch_inst_in",
                    "rob.ports.Rob_cmt_inst_out", "renaming_stage.ports.Rob_cmt_inst_in",
                    "renaming_stage.ports.renaming_preceding_credit_out", "perfect_frontend.ports.backend_fetch_credit_in",
                    "rob.ports.rob_preceding_credit_out", "renaming_stage.ports.rob_renaming_credit_in",
                    "dispatch_stage.ports.dispatch_preceding_credit_out", "renaming_stage.ports.following_renaming_credit_in",
                    # dispatch -> physical regfile
                    "dispatch_stage.ports.dispatch_physical_reg_read_out", "physical_regfile.ports.preceding_physical_regfile_read_in",
                    # physical regfile -> dispatch
                    "physical_regfile.ports.physical_regfile_following_read_out", "dispatch_stage.ports.dispatch_physical_reg_read_in",
                    # write back -> physical regfile
                    "write_back_stage.ports.write_back_following_port_out", "physical_regfile.ports.preceding_physical_regfile_write_in",
                    # write back -> rob
                     "write_back_stage.ports.write_back_following_port_out", "rob.ports.write_back_rob_finish_in",
                    # write back -> dispatch
                     "write_back_stage.ports.write_back_following_port_out", "dispatch_stage.ports.write_back_dispatch_port_in",
                    # rob ->lsu
                    "rob.ports.Rob_lsu_wakeup_out", "func_LSU.ports.Rob_lsu_wakeup_in", 
                    # renaming -> lsu
                    "renaming_stage.ports.renaming_lsu_allocate_out", "func_LSU.ports.renaming_lsu_allocate_in",
                    # lsu -> renaming
                    "func_LSU.ports.lsu_renaming_ldq_credit_out", "renaming_stage.ports.lsu_renaming_ldq_credit_in", 
                    "func_LSU.ports.lsu_renaming_stq_credit_out", "renaming_stage.ports.lsu_renaming_stq_credit_in",
                    "func_LSU.ports.lsu_renaming_allocate_out", "renaming_stage.ports.lsu_renaming_allocate_in", 
                    ]


  fu_credit_map: [  ["LSU", "10"],
                    ["ALU1", "2"],
                    ["ALU2", "2"],
                    ["ALU3", "2"],
                    ["ALU4", "2"]
                 ]
  fu_map: [
    ["LSU", "FuncType::STU", "FuncType::LDU"],
    ["ALU1", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"],
    ["ALU2", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"],
    ["ALU3", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"],
    ["ALU4", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"]
    ]
