<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: CPUID_VERSION_INFO_EDX Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPUID_VERSION_INFO_EDX Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a17e7bbe6cbdd94bce2950fdf1d516c86"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a22af9e6d6a8e94b91405e2df33ed3484"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#af33d71d0128d35745883c231c0795e7d">FPU</a>:1</td></tr>
<tr class="separator:a22af9e6d6a8e94b91405e2df33ed3484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c10ee84a4dd02aa3655ff37a38aaf0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a7a503c65df4c15ec5b09f1fccc90332a">VME</a>:1</td></tr>
<tr class="separator:ad0c10ee84a4dd02aa3655ff37a38aaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d003d917b862361a3f3e604a63cdd4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a454b8c4326b73aa3ce8622039163fcb5">DE</a>:1</td></tr>
<tr class="separator:a69d003d917b862361a3f3e604a63cdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b2e03d24e935e95393d2917d1e0de5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a1fb792102c7125541fc66e8b085edcd9">PSE</a>:1</td></tr>
<tr class="separator:a48b2e03d24e935e95393d2917d1e0de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aea01c3c92907510371c6113ec1a2a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#acff3b5638d0bfcfe869a1cb42f7728a3">TSC</a>:1</td></tr>
<tr class="separator:a5aea01c3c92907510371c6113ec1a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0756df7b81df21596f1ba4657724b4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a60034dcce9df90f7c8dac948b0986ddd">MSR</a>:1</td></tr>
<tr class="separator:aaa0756df7b81df21596f1ba4657724b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206e2d3687afdc209e18ff9385ef8fe7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a9569826323e6b0cad5814c5103c51b40">PAE</a>:1</td></tr>
<tr class="separator:a206e2d3687afdc209e18ff9385ef8fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfb44e4fac7e52694104088b5deb814"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a3ab9e6b6ab17daa4e69fdfc219c6142e">MCE</a>:1</td></tr>
<tr class="separator:abdfb44e4fac7e52694104088b5deb814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436f97760badb4fa9fb1020b7b215dc4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a9a986a07a44ce2c39b50c3be994bf0d6">CX8</a>:1</td></tr>
<tr class="separator:a436f97760badb4fa9fb1020b7b215dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eeb64390adcf3729f4dd72d2cf45aec"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a84954bb254bd5272c5c588526c4a67b8">APIC</a>:1</td></tr>
<tr class="separator:a4eeb64390adcf3729f4dd72d2cf45aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3c8042cfd6eb5a967373caec78802e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a46894926ee278da848c80e232f2d25db">Reserved1</a>:1</td></tr>
<tr class="separator:a4b3c8042cfd6eb5a967373caec78802e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3001ee59f8265f41220bd7881dba3b7b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#acfca6bdf3694b2135bbc4358a023c379">SEP</a>:1</td></tr>
<tr class="separator:a3001ee59f8265f41220bd7881dba3b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d74530b213372c793a6d7093310e2d6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a1c17c6c9c7b8f594ace74e2a780bf3ec">MTRR</a>:1</td></tr>
<tr class="separator:a7d74530b213372c793a6d7093310e2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab412f58630d998d122ecb34f42f7cb1d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#aa904f76faa237ed7becd6b289079c20c">PGE</a>:1</td></tr>
<tr class="separator:ab412f58630d998d122ecb34f42f7cb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd042a7a32247637f497a94d82a1acc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a8b5dffb751621bc7f4fe906f28eef07f">MCA</a>:1</td></tr>
<tr class="separator:a0bd042a7a32247637f497a94d82a1acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf02c6b219ba0547c5adc8ea9cc2066f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#afaf43b33b7d7edfdb216b53209e18463">CMOV</a>:1</td></tr>
<tr class="separator:aaf02c6b219ba0547c5adc8ea9cc2066f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab031b8f585025dd0f87c640d81a0186b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a83dbca3b7cb7bb5536dae8139ad95fb5">PAT</a>:1</td></tr>
<tr class="separator:ab031b8f585025dd0f87c640d81a0186b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d977666ff32dbb5097600bbb7bd0b05"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a9e39d841602070740f4476a88a9ffe77">PSE_36</a>:1</td></tr>
<tr class="separator:a2d977666ff32dbb5097600bbb7bd0b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9bbb030879f7ae8f4c818f3d58d5ad1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#aae7957b14e52463b61a09db71306e9e5">PSN</a>:1</td></tr>
<tr class="separator:ab9bbb030879f7ae8f4c818f3d58d5ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13051bd4cd8818eda52c7ff763a666e0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#af7a63c4162e824e2d5867139bb9cbb61">CLFSH</a>:1</td></tr>
<tr class="separator:a13051bd4cd8818eda52c7ff763a666e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65fa44a795064e483683539e9b31a45"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#ac3ce492e746e69c77a5a19e1b8beea9e">Reserved2</a>:1</td></tr>
<tr class="separator:ab65fa44a795064e483683539e9b31a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2257f3d2e4145accfcda5677153a6cca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a71a54b885b0dc8c22f6621b3b88e6111">DS</a>:1</td></tr>
<tr class="separator:a2257f3d2e4145accfcda5677153a6cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef27d5b8aab163b0eeef162c964ae58"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a96d0c2f9510f4f7e1221b9aefb18563d">ACPI</a>:1</td></tr>
<tr class="separator:aeef27d5b8aab163b0eeef162c964ae58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1e1ff7dbfa74884ab28145f5492e46"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#ab4722dcfaab28f55c1ba89ea39b51ddf">MMX</a>:1</td></tr>
<tr class="separator:a2c1e1ff7dbfa74884ab28145f5492e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23cb5e2392c7574632da5ed435fdd7f6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#ab26d52546b62b28c028234814a0e9fa9">FXSR</a>:1</td></tr>
<tr class="separator:a23cb5e2392c7574632da5ed435fdd7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b94ea55d3086b1bdc946441cac3578c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a18e6acf2f2c4715d4687bd9c0b9c1eb4">SSE</a>:1</td></tr>
<tr class="separator:a3b94ea55d3086b1bdc946441cac3578c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f73c6fc95f2831e69c199a790389093"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#ad4000c0e7334a4c1b849ba707b7b144f">SSE2</a>:1</td></tr>
<tr class="separator:a5f73c6fc95f2831e69c199a790389093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5ef641b374afde74d2c61905f47943"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a07db53586948f74aa2dafb261c4a57d7">SS</a>:1</td></tr>
<tr class="separator:a2a5ef641b374afde74d2c61905f47943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eae1d328883c85587e04e4d6b752d44"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a52f94846804fa54f762f24299bedd7ab">HTT</a>:1</td></tr>
<tr class="separator:a8eae1d328883c85587e04e4d6b752d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac658d964a1b5af7f0c93b4b58ec66204"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#aba78fcc547a852751c23561fe417b7ca">TM</a>:1</td></tr>
<tr class="separator:ac658d964a1b5af7f0c93b4b58ec66204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03990fb8fe3d8932c42c444a0e602c1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#aca6ec6e15477fd4eb2075a734c6ed6b2">Reserved3</a>:1</td></tr>
<tr class="separator:a03990fb8fe3d8932c42c444a0e602c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfee1becce6b2ebe4a62a9ee393e0ed"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a42448deb194ddab79eb399e5bbd528c9">PBE</a>:1</td></tr>
<tr class="separator:a3dfee1becce6b2ebe4a62a9ee393e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e7bbe6cbdd94bce2950fdf1d516c86"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a17e7bbe6cbdd94bce2950fdf1d516c86">Bits</a></td></tr>
<tr class="separator:a17e7bbe6cbdd94bce2950fdf1d516c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339c77be209de06932921567ed15addc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a339c77be209de06932921567ed15addc">Uint32</a></td></tr>
<tr class="separator:a339c77be209de06932921567ed15addc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPUID Version Information returned in EDX for CPUID leaf <a class="el" href="_intel_2_cpuid_8h.html#a819193f89ceae70a467c8d6c75a1ae8a">CPUID_VERSION_INFO</a>. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a96d0c2f9510f4f7e1221b9aefb18563d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::ACPI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control. </p>

</div>
</div>
<a class="anchor" id="a84954bb254bd5272c5c588526c4a67b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::APIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 9] APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated). </p>

</div>
</div>
<a class="anchor" id="a17e7bbe6cbdd94bce2950fdf1d516c86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CPUID_VERSION_INFO_EDX::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="af7a63c4162e824e2d5867139bb9cbb61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::CLFSH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 19] CLFLUSH Instruction. CLFLUSH Instruction is supported. </p>

</div>
</div>
<a class="anchor" id="afaf43b33b7d7edfdb216b53209e18463"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::CMOV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 15] Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported. </p>

</div>
</div>
<a class="anchor" id="a9a986a07a44ce2c39b50c3be994bf0d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::CX8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 8] CMPXCHG8B Instruction. The compare-and-exchange 8 bytes(64 bits) instruction is supported (implicitly locked and atomic). </p>

</div>
</div>
<a class="anchor" id="a454b8c4326b73aa3ce8622039163fcb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 2] Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5. </p>

</div>
</div>
<a class="anchor" id="a71a54b885b0dc8c22f6621b3b88e6111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::DS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 21] Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities. </p>

</div>
</div>
<a class="anchor" id="af33d71d0128d35745883c231c0795e7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::FPU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] Floating Point Unit On-Chip. The processor contains an x87 FPU. </p>

</div>
</div>
<a class="anchor" id="ab26d52546b62b28c028234814a0e9fa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::FXSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 24] FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions. </p>

</div>
</div>
<a class="anchor" id="a52f94846804fa54f762f24299bedd7ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::HTT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 28] Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package. </p>

</div>
</div>
<a class="anchor" id="a8b5dffb751621bc7f4fe906f28eef07f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::MCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 14] Machine Check Architecture. A value of 1 indicates the Machine Check Architecture of reporting machine errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported. </p>

</div>
</div>
<a class="anchor" id="a3ab9e6b6ab17daa4e69fdfc219c6142e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::MCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature. </p>

</div>
</div>
<a class="anchor" id="ab4722dcfaab28f55c1ba89ea39b51ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::MMX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] Intel MMX Technology. The processor supports the Intel MMX technology. </p>

</div>
</div>
<a class="anchor" id="a60034dcce9df90f7c8dac948b0986ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 5] Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent. </p>

</div>
</div>
<a class="anchor" id="a1c17c6c9c7b8f594ace74e2a780bf3ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::MTRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported. </p>

</div>
</div>
<a class="anchor" id="a9569826323e6b0cad5814c5103c51b40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::PAE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 6] Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1. </p>

</div>
</div>
<a class="anchor" id="a83dbca3b7cb7bb5536dae8139ad95fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::PAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity. </p>

</div>
</div>
<a class="anchor" id="a42448deb194ddab79eb399e5bbd528c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::PBE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 31] Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability. </p>

</div>
</div>
<a class="anchor" id="aa904f76faa237ed7becd6b289079c20c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::PGE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 13] Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature. </p>

</div>
</div>
<a class="anchor" id="a1fb792102c7125541fc66e8b085edcd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::PSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs. </p>

</div>
</div>
<a class="anchor" id="a9e39d841602070740f4476a88a9ffe77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::PSE_36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 17] 36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size. </p>

</div>
</div>
<a class="anchor" id="aae7957b14e52463b61a09db71306e9e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::PSN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled. </p>

</div>
</div>
<a class="anchor" id="a46894926ee278da848c80e232f2d25db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3ce492e746e69c77a5a19e1b8beea9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca6ec6e15477fd4eb2075a734c6ed6b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfca6bdf3694b2135bbc4358a023c379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::SEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported. </p>

</div>
</div>
<a class="anchor" id="a07db53586948f74aa2dafb261c4a57d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::SS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 27] Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus. </p>

</div>
</div>
<a class="anchor" id="a18e6acf2f2c4715d4687bd9c0b9c1eb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::SSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 25] SSE. The processor supports the SSE extensions. </p>

</div>
</div>
<a class="anchor" id="ad4000c0e7334a4c1b849ba707b7b144f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::SSE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 26] SSE2. The processor supports the SSE2 extensions. </p>

</div>
</div>
<a class="anchor" id="aba78fcc547a852751c23561fe417b7ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::TM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 29] Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC). </p>

</div>
</div>
<a class="anchor" id="acff3b5638d0bfcfe869a1cb42f7728a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::TSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 4] Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege. </p>

</div>
</div>
<a class="anchor" id="a339c77be209de06932921567ed15addc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="a7a503c65df4c15ec5b09f1fccc90332a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> CPUID_VERSION_INFO_EDX::VME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 1] Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html">CPUID_VERSION_INFO_EDX</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:51:10 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
