0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Memory Address Register/Memory Address Register.sim/sim_1/synth/timing/xsim/Temp_Reg_time_synth.v,1702367407,verilog,,,,DFF;DFF_0;DFF_1;DFF_2;DFF_3;Temp_Reg;glbl,,,,,,,,
