-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity load_conv3x3_weights is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_AWVALID : OUT STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_AWREADY : IN STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_3x3_all_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_3x3_all_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_3x3_all_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_3x3_all_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_3x3_all_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_3x3_all_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_3x3_all_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_3x3_all_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_3x3_all_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_WVALID : OUT STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_WREADY : IN STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_conv_weight_3x3_all_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_conv_weight_3x3_all_V_WLAST : OUT STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_ARVALID : OUT STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_ARREADY : IN STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_3x3_all_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_3x3_all_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_3x3_all_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_3x3_all_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_3x3_all_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_3x3_all_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_3x3_all_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_3x3_all_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_3x3_all_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_RVALID : IN STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_RREADY : OUT STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_conv_weight_3x3_all_V_RLAST : IN STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_3x3_all_V_BVALID : IN STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_BREADY : OUT STD_LOGIC;
    m_axi_conv_weight_3x3_all_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_3x3_all_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_3x3_all_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_weight_3x3_all_V_offset : IN STD_LOGIC_VECTOR (25 downto 0);
    conv3x3_weight_ptr : IN STD_LOGIC_VECTOR (15 downto 0);
    c_out : IN STD_LOGIC_VECTOR (5 downto 0);
    c_in : IN STD_LOGIC_VECTOR (5 downto 0);
    in_channels_after_pa : IN STD_LOGIC_VECTOR (6 downto 0);
    ddr_stage_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ddr_stage_V_ce0 : OUT STD_LOGIC;
    ddr_stage_V_we0 : OUT STD_LOGIC;
    ddr_stage_V_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    ddr_stage_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    weight3x3_tile_buffe_287 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_287_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_288 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_288_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_289 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_289_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_290 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_290_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_291 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_291_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_292 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_292_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_293 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_293_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_294 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_294_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_295 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_295_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_296 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_296_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_297 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_297_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_298 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_298_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_299 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_299_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_300 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_300_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_301 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_301_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_302 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_302_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_303 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_303_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_304 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_304_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_395 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_395_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_396 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_396_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_397 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_397_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_398 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_398_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_399 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_399_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_400 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_400_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_401 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_401_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_402 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_402_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_403 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_403_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_80 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_80_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_79 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_79_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_78 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_78_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_77 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_77_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_76 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_76_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_75 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_75_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_74 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_74_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_73 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_73_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_72 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_72_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_53 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_53_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_52 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_52_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_51 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_51_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_50 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_50_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_49 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_49_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_48 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_48_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_47 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_47_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_46 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_46_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_45 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_45_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_44 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_44_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_43 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_43_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_42 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_42_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_41 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_41_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_40 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_40_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_39 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_39_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_38 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_38_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_37 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_37_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_36 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_36_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_35 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_35_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_34 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_34_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_33 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_33_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_32 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_32_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_31 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_31_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_30_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_29_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_28_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_27_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_26_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_25_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_24_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_23_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_22_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_21_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_20_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_19_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_18_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_17_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_16_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_15_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_14_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_13_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_12_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_11_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_10_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_9_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_8_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_7_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_6_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_5_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_4_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_3_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_2_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_1_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_305 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_305_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_306 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_306_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_307 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_307_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_308 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_308_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_309 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_309_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_310 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_310_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_311 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_311_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_312 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_312_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_313 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_313_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_314 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_314_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_315 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_315_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_316 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_316_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_317 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_317_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_318 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_318_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_319 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_319_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_320 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_320_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_321 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_321_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_322 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_322_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_323 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_323_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_324 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_324_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_325 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_325_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_326 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_326_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_327 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_327_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_328 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_328_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_329 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_329_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_330 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_330_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_331 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_331_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_332 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_332_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_333 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_333_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_334 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_334_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_335 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_335_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_336 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_336_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_337 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_337_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_338 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_338_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_339 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_339_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_340 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_340_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_341 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_341_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_342 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_342_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_343 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_343_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_344 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_344_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_345 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_345_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_346 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_346_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_347 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_347_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_348 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_348_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_349 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_349_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_350 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_350_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_351 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_351_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_352 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_352_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_353 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_353_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_354 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_354_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_355 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_355_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_356 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_356_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_357 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_357_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_358 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_358_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_359 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_359_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_360 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_360_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_361 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_361_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_362 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_362_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_363 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_363_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_364 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_364_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_365 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_365_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_366 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_366_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_367 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_367_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_368 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_368_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_369 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_369_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_370 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_370_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_371 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_371_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_372 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_372_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_373 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_373_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_374 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_374_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_375 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_375_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_376 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_376_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_377 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_377_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_378 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_378_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_379 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_379_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_380 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_380_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_381 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_381_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_382 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_382_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_383 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_383_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_384 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_384_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_385 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_385_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_386 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_386_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_387 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_387_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_388 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_388_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_389 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_389_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_390 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_390_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_391 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_391_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_392 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_392_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_393 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_393_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_394 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_394_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_404 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_404_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_405 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_405_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_406 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_406_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_407 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_407_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_408 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_408_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_409 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_409_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_410 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_410_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_411 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_411_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_412 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_412_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_413 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_413_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_414 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_414_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_415 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_415_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_416 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_416_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_417 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_417_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_418 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_418_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_419 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_419_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_420 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_420_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_421 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_421_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_422 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_422_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_423 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_423_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_424 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_424_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_425 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_425_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_426 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_426_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_427 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_427_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_428 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_428_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_429 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_429_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_430 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_430_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_431 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_431_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_432 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_432_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_433 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_433_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_434 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_434_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_435 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_435_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_436 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_436_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_437 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_437_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_438 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_438_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_439 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_439_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_440 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_440_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_441 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_441_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_442 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_442_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_443 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_443_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_444 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_444_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_445 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_445_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_446 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_446_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_447 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_447_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_448 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_448_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_449 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_449_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_450 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_450_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_451 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_451_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_452 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_452_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_453 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_453_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_454 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_454_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_455 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_455_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_456 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_456_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_457 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_457_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_458 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_458_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_459 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_459_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_460 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_460_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_461 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_461_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_462 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_462_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_463 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_463_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_464 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_464_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_465 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_465_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_466 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_466_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_467 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_467_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_468 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_468_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_469 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_469_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_470 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_470_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_471 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_471_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_472 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_472_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_473 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_473_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_474 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_474_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_99 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_99_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_98 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_98_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_97 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_97_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_96 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_96_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_95 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_95_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_94 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_94_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_93 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_93_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_92 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_92_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_91 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_91_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_90 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_90_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_89 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_89_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_88 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_88_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_87 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_87_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_86 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_86_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_85 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_85_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_84 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_84_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_83 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_83_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_82 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_82_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_81 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_81_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_71 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_71_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_70 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_70_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_69 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_69_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_68 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_68_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_67 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_67_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_66 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_66_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_65 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_65_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_64 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_64_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_63 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_63_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_62 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_62_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_61 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_61_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_60 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_60_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_59 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_59_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_58 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_58_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_57 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_57_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_56 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_56_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_55 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_55_ap_vld : OUT STD_LOGIC;
    weight3x3_tile_buffe_54 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight3x3_tile_buffe_54_ap_vld : OUT STD_LOGIC );
end;


architecture behav of load_conv3x3_weights is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv_weight_3x3_all_V_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal conv_weight_3x3_all_V_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln208_reg_3626 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_reg_827 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_0_reg_827_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state10_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten21_reg_839 : STD_LOGIC_VECTOR (4 downto 0);
    signal i1_0_reg_850 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten_reg_861 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_0_reg_872 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_0_reg_883 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_3601_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_reg_3609 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_fu_956_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln321_reg_3615 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln208_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_reg_3626_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_978_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_3630 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal conv_weight_3x3_all_3_reg_3635 : STD_LOGIC_VECTOR (511 downto 0);
    signal sub_ln216_fu_1203_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_reg_3640 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state14_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln212_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_3645 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln212_fu_1215_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal icmp_ln213_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln213_reg_3654 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_1_fu_1259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_1_reg_3659 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_1_reg_3659_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_2_fu_1279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_2_reg_3663 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_2_reg_3663_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_3_fu_1299_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_3_reg_3667 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_3_reg_3667_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_4_fu_1319_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_4_reg_3671 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_4_reg_3671_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_5_fu_1339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_5_reg_3675 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_5_reg_3675_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_6_fu_1359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_6_reg_3679 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_6_reg_3679_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_7_fu_1379_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_7_reg_3683 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_7_reg_3683_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_8_fu_1399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_8_reg_3687 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_8_reg_3687_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_9_fu_1419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_9_reg_3691 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_9_reg_3691_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_10_fu_1439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_10_reg_3695 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_10_reg_3695_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_11_fu_1459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_11_reg_3699 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_11_reg_3699_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_12_fu_1479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_12_reg_3703 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_12_reg_3703_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_13_fu_1499_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_13_reg_3707 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_13_reg_3707_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_14_fu_1519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_14_reg_3711 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_14_reg_3711_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_15_fu_1539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_15_reg_3715 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_15_reg_3715_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_16_fu_1559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_16_reg_3719 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_16_reg_3719_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln218_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln218_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln212_fu_1585_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln212_reg_3728 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln213_fu_1605_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln213_reg_3734 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln213_reg_3734_pp1_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln216_1_fu_1629_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln216_1_reg_3739 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln213_2_fu_1635_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln213_2_reg_3744 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln213_2_reg_3744_pp1_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln216_fu_1643_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln216_reg_3749 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_fu_1647_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln213_3_fu_1659_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state14 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_phi_mux_i_0_phi_fu_831_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_i1_0_phi_fu_854_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_row_0_phi_fu_876_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln210_fu_984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln218_fu_1714_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_2_fu_962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln647_fu_1719_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal shl_ln206_1_fu_913_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln206_2_fu_920_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln_fu_906_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln210_fu_924_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln210_fu_934_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln210_1_fu_930_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln210_2_fu_938_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln210_1_fu_942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln321_1_fu_952_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln321_fu_948_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln414_fu_989_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1_fu_993_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_fu_1007_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_1_fu_1019_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_2_fu_1031_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_3_fu_1043_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_4_fu_1055_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_5_fu_1067_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_6_fu_1079_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_7_fu_1091_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_8_fu_1103_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_9_fu_1115_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_10_fu_1127_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_11_fu_1139_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_12_fu_1151_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_13_fu_1163_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln414_14_fu_1175_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln2_fu_1191_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln216_fu_1199_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln213_fu_1187_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_2_fu_1221_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln414_1_fu_1241_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln414_mid1_fu_1245_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_16_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_15_fu_1267_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_17_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_1_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_16_fu_1287_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_18_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_2_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_17_fu_1307_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_19_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_3_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_18_fu_1327_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_20_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_4_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_19_fu_1347_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_21_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_5_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_20_fu_1367_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_22_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_6_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_21_fu_1387_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_23_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_7_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_22_fu_1407_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_24_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_8_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_23_fu_1427_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_25_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_9_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_24_fu_1447_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_26_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_10_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_25_fu_1467_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_27_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_11_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_26_fu_1487_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_28_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_12_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_27_fu_1507_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_29_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_13_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_28_fu_1527_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_30_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_14_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln414_29_fu_1547_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln414_31_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_15_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln214_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln218_fu_1567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln218_fu_1233_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln213_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_fu_1593_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln216_mid1_fu_1617_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln216_2_fu_1625_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln213_1_fu_1613_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln213_1_fu_1653_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln218_17_fu_1667_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp10_fu_1682_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln214_fu_1679_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln213_1_fu_1673_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln216_fu_1694_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln216_1_fu_1690_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln216_fu_1700_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal index_fu_1704_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln216_1_fu_1710_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3601_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3601_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3601_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal grp_fu_3601_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3601_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3601_p20 : STD_LOGIC_VECTOR (10 downto 0);

    component FracNet_mac_muladbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    FracNet_mac_muladbkb_U4 : component FracNet_mac_muladbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 7,
        din2_WIDTH => 6,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_3601_p0,
        din1 => grp_fu_3601_p1,
        din2 => grp_fu_3601_p2,
        dout => grp_fu_3601_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state14) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state14)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state14);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_0_reg_883_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                col_0_reg_883 <= ap_const_lv2_0;
            elsif (((icmp_ln212_fu_1209_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                col_0_reg_883 <= col_fu_1647_p2;
            end if; 
        end if;
    end process;

    i1_0_reg_850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i1_0_reg_850 <= ap_const_lv2_0;
            elsif (((icmp_ln212_reg_3645 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                i1_0_reg_850 <= select_ln212_reg_3728;
            end if; 
        end if;
    end process;

    i_0_reg_827_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln208_reg_3626 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_0_reg_827 <= i_reg_3630;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_0_reg_827 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten21_reg_839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                indvar_flatten21_reg_839 <= ap_const_lv5_0;
            elsif (((icmp_ln212_fu_1209_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten21_reg_839 <= add_ln212_fu_1215_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_861_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                indvar_flatten_reg_861 <= ap_const_lv4_0;
            elsif (((icmp_ln212_fu_1209_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten_reg_861 <= select_ln213_3_fu_1659_p3;
            end if; 
        end if;
    end process;

    row_0_reg_872_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                row_0_reg_872 <= ap_const_lv2_0;
            elsif (((icmp_ln212_reg_3645 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                row_0_reg_872 <= select_ln213_2_reg_3744;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln321_reg_3615 <= add_ln321_fu_956_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln212_fu_1209_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                and_ln218_reg_3723 <= and_ln218_fu_1579_p2;
                icmp_ln213_reg_3654 <= icmp_ln213_fu_1227_p2;
                select_ln213_reg_3734 <= select_ln213_fu_1605_p3;
                select_ln218_10_reg_3695 <= select_ln218_10_fu_1439_p3;
                select_ln218_11_reg_3699 <= select_ln218_11_fu_1459_p3;
                select_ln218_12_reg_3703 <= select_ln218_12_fu_1479_p3;
                select_ln218_13_reg_3707 <= select_ln218_13_fu_1499_p3;
                select_ln218_14_reg_3711 <= select_ln218_14_fu_1519_p3;
                select_ln218_15_reg_3715 <= select_ln218_15_fu_1539_p3;
                select_ln218_16_reg_3719 <= select_ln218_16_fu_1559_p3;
                select_ln218_1_reg_3659 <= select_ln218_1_fu_1259_p3;
                select_ln218_2_reg_3663 <= select_ln218_2_fu_1279_p3;
                select_ln218_3_reg_3667 <= select_ln218_3_fu_1299_p3;
                select_ln218_4_reg_3671 <= select_ln218_4_fu_1319_p3;
                select_ln218_5_reg_3675 <= select_ln218_5_fu_1339_p3;
                select_ln218_6_reg_3679 <= select_ln218_6_fu_1359_p3;
                select_ln218_7_reg_3683 <= select_ln218_7_fu_1379_p3;
                select_ln218_8_reg_3687 <= select_ln218_8_fu_1399_p3;
                select_ln218_9_reg_3691 <= select_ln218_9_fu_1419_p3;
                sub_ln216_1_reg_3739 <= sub_ln216_1_fu_1629_p2;
                trunc_ln216_reg_3749 <= trunc_ln216_fu_1643_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln208_reg_3626 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                conv_weight_3x3_all_3_reg_3635 <= m_axi_conv_weight_3x3_all_V_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_0_reg_827_pp0_iter1_reg <= i_0_reg_827;
                icmp_ln208_reg_3626 <= icmp_ln208_fu_972_p2;
                icmp_ln208_reg_3626_pp0_iter1_reg <= icmp_ln208_reg_3626;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_3630 <= i_fu_978_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln212_reg_3645 <= icmp_ln212_fu_1209_p2;
                select_ln213_2_reg_3744_pp1_iter1_reg <= select_ln213_2_reg_3744;
                select_ln213_reg_3734_pp1_iter1_reg <= select_ln213_reg_3734;
                select_ln218_10_reg_3695_pp1_iter1_reg <= select_ln218_10_reg_3695;
                select_ln218_11_reg_3699_pp1_iter1_reg <= select_ln218_11_reg_3699;
                select_ln218_12_reg_3703_pp1_iter1_reg <= select_ln218_12_reg_3703;
                select_ln218_13_reg_3707_pp1_iter1_reg <= select_ln218_13_reg_3707;
                select_ln218_14_reg_3711_pp1_iter1_reg <= select_ln218_14_reg_3711;
                select_ln218_15_reg_3715_pp1_iter1_reg <= select_ln218_15_reg_3715;
                select_ln218_16_reg_3719_pp1_iter1_reg <= select_ln218_16_reg_3719;
                select_ln218_1_reg_3659_pp1_iter1_reg <= select_ln218_1_reg_3659;
                select_ln218_2_reg_3663_pp1_iter1_reg <= select_ln218_2_reg_3663;
                select_ln218_3_reg_3667_pp1_iter1_reg <= select_ln218_3_reg_3667;
                select_ln218_4_reg_3671_pp1_iter1_reg <= select_ln218_4_reg_3671;
                select_ln218_5_reg_3675_pp1_iter1_reg <= select_ln218_5_reg_3675;
                select_ln218_6_reg_3679_pp1_iter1_reg <= select_ln218_6_reg_3679;
                select_ln218_7_reg_3683_pp1_iter1_reg <= select_ln218_7_reg_3683;
                select_ln218_8_reg_3687_pp1_iter1_reg <= select_ln218_8_reg_3687;
                select_ln218_9_reg_3691_pp1_iter1_reg <= select_ln218_9_reg_3691;
                sub_ln216_reg_3640 <= sub_ln216_fu_1203_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln212_fu_1209_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                select_ln212_reg_3728 <= select_ln212_fu_1585_p3;
                select_ln213_2_reg_3744 <= select_ln213_2_fu_1635_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp_reg_3609 <= grp_fu_3601_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_conv_weight_3x3_all_V_ARREADY, ap_CS_fsm_state3, ap_enable_reg_pp0_iter1, icmp_ln208_fu_972_p2, ap_enable_reg_pp0_iter0, icmp_ln212_fu_1209_p2, ap_enable_reg_pp1_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((m_axi_conv_weight_3x3_all_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln208_fu_972_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln208_fu_972_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln212_fu_1209_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln212_fu_1209_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln210_1_fu_942_p2 <= std_logic_vector(unsigned(zext_ln210_1_fu_930_p1) + unsigned(zext_ln210_2_fu_938_p1));
    add_ln210_fu_924_p2 <= std_logic_vector(unsigned(zext_ln206_2_fu_920_p1) + unsigned(shl_ln_fu_906_p3));
    add_ln212_fu_1215_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(indvar_flatten21_reg_839));
    add_ln213_1_fu_1653_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_861) + unsigned(ap_const_lv4_1));
    add_ln216_fu_1694_p2 <= std_logic_vector(unsigned(zext_ln214_fu_1679_p1) + unsigned(select_ln213_1_fu_1673_p3));
    add_ln321_fu_956_p2 <= std_logic_vector(unsigned(zext_ln321_1_fu_952_p1) + unsigned(zext_ln321_fu_948_p1));
    and_ln218_fu_1579_p2 <= (xor_ln218_fu_1567_p2 and icmp_ln214_fu_1573_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state17 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_conv_weight_3x3_all_V_RVALID, ap_enable_reg_pp0_iter1, icmp_ln208_reg_3626)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln208_reg_3626 = ap_const_lv1_0) and (m_axi_conv_weight_3x3_all_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_conv_weight_3x3_all_V_RVALID, ap_enable_reg_pp0_iter1, icmp_ln208_reg_3626)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln208_reg_3626 = ap_const_lv1_0) and (m_axi_conv_weight_3x3_all_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter1_assign_proc : process(m_axi_conv_weight_3x3_all_V_RVALID, icmp_ln208_reg_3626)
    begin
                ap_block_state11_pp0_stage0_iter1 <= ((icmp_ln208_reg_3626 = ap_const_lv1_0) and (m_axi_conv_weight_3x3_all_V_RVALID = ap_const_logic_0));
    end process;

        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state10_assign_proc : process(icmp_ln208_fu_972_p2)
    begin
        if ((icmp_ln208_fu_972_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state14_assign_proc : process(icmp_ln212_fu_1209_p2)
    begin
        if ((icmp_ln212_fu_1209_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i1_0_phi_fu_854_p4_assign_proc : process(i1_0_reg_850, ap_CS_fsm_pp1_stage0, icmp_ln212_reg_3645, select_ln212_reg_3728, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln212_reg_3645 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_i1_0_phi_fu_854_p4 <= select_ln212_reg_3728;
        else 
            ap_phi_mux_i1_0_phi_fu_854_p4 <= i1_0_reg_850;
        end if; 
    end process;


    ap_phi_mux_i_0_phi_fu_831_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln208_reg_3626, i_0_reg_827, i_reg_3630)
    begin
        if (((icmp_ln208_reg_3626 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_0_phi_fu_831_p4 <= i_reg_3630;
        else 
            ap_phi_mux_i_0_phi_fu_831_p4 <= i_0_reg_827;
        end if; 
    end process;


    ap_phi_mux_row_0_phi_fu_876_p4_assign_proc : process(row_0_reg_872, ap_CS_fsm_pp1_stage0, icmp_ln212_reg_3645, select_ln213_2_reg_3744, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln212_reg_3645 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_row_0_phi_fu_876_p4 <= select_ln213_2_reg_3744;
        else 
            ap_phi_mux_row_0_phi_fu_876_p4 <= row_0_reg_872;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    col_fu_1647_p2 <= std_logic_vector(unsigned(select_ln213_fu_1605_p3) + unsigned(ap_const_lv2_1));

    conv_weight_3x3_all_V_blk_n_AR_assign_proc : process(m_axi_conv_weight_3x3_all_V_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv_weight_3x3_all_V_blk_n_AR <= m_axi_conv_weight_3x3_all_V_ARREADY;
        else 
            conv_weight_3x3_all_V_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    conv_weight_3x3_all_V_blk_n_R_assign_proc : process(m_axi_conv_weight_3x3_all_V_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln208_reg_3626)
    begin
        if (((icmp_ln208_reg_3626 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_weight_3x3_all_V_blk_n_R <= m_axi_conv_weight_3x3_all_V_RVALID;
        else 
            conv_weight_3x3_all_V_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    ddr_stage_V_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln210_fu_984_p1, zext_ln218_fu_1714_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ddr_stage_V_address0 <= zext_ln218_fu_1714_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ddr_stage_V_address0 <= zext_ln210_fu_984_p1(8 - 1 downto 0);
        else 
            ddr_stage_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    ddr_stage_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ddr_stage_V_ce0 <= ap_const_logic_1;
        else 
            ddr_stage_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ddr_stage_V_d0 <= conv_weight_3x3_all_3_reg_3635;

    ddr_stage_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln208_reg_3626_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln208_reg_3626_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ddr_stage_V_we0 <= ap_const_logic_1;
        else 
            ddr_stage_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3601_p0 <= grp_fu_3601_p00(6 - 1 downto 0);
    grp_fu_3601_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_out),11));
    grp_fu_3601_p1 <= grp_fu_3601_p10(7 - 1 downto 0);
    grp_fu_3601_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_channels_after_pa),11));
    grp_fu_3601_p2 <= grp_fu_3601_p20(6 - 1 downto 0);
    grp_fu_3601_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_in),11));
    i_2_fu_1221_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(ap_phi_mux_i1_0_phi_fu_854_p4));
    i_fu_978_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_phi_fu_831_p4) + unsigned(ap_const_lv5_1));
    icmp_ln208_fu_972_p2 <= "1" when (ap_phi_mux_i_0_phi_fu_831_p4 = ap_const_lv5_12) else "0";
    icmp_ln212_fu_1209_p2 <= "1" when (indvar_flatten21_reg_839 = ap_const_lv5_12) else "0";
    icmp_ln213_fu_1227_p2 <= "1" when (indvar_flatten_reg_861 = ap_const_lv4_9) else "0";
    icmp_ln214_fu_1573_p2 <= "1" when (col_0_reg_883 = ap_const_lv2_3) else "0";
    icmp_ln414_10_fu_1121_p2 <= "1" when (or_ln414_9_fu_1115_p2 = ap_const_lv5_A) else "0";
    icmp_ln414_11_fu_1133_p2 <= "1" when (or_ln414_10_fu_1127_p2 = ap_const_lv5_B) else "0";
    icmp_ln414_12_fu_1145_p2 <= "1" when (or_ln414_11_fu_1139_p2 = ap_const_lv5_C) else "0";
    icmp_ln414_13_fu_1157_p2 <= "1" when (or_ln414_12_fu_1151_p2 = ap_const_lv5_D) else "0";
    icmp_ln414_14_fu_1169_p2 <= "1" when (or_ln414_13_fu_1163_p2 = ap_const_lv5_E) else "0";
    icmp_ln414_15_fu_1181_p2 <= "1" when (or_ln414_14_fu_1175_p2 = ap_const_lv5_F) else "0";
    icmp_ln414_16_fu_1253_p2 <= "1" when (shl_ln414_mid1_fu_1245_p3 = ap_const_lv5_0) else "0";
    icmp_ln414_17_fu_1273_p2 <= "1" when (or_ln414_15_fu_1267_p2 = ap_const_lv5_1) else "0";
    icmp_ln414_18_fu_1293_p2 <= "1" when (or_ln414_16_fu_1287_p2 = ap_const_lv5_2) else "0";
    icmp_ln414_19_fu_1313_p2 <= "1" when (or_ln414_17_fu_1307_p2 = ap_const_lv5_3) else "0";
    icmp_ln414_1_fu_1013_p2 <= "1" when (or_ln414_fu_1007_p2 = ap_const_lv5_1) else "0";
    icmp_ln414_20_fu_1333_p2 <= "1" when (or_ln414_18_fu_1327_p2 = ap_const_lv5_4) else "0";
    icmp_ln414_21_fu_1353_p2 <= "1" when (or_ln414_19_fu_1347_p2 = ap_const_lv5_5) else "0";
    icmp_ln414_22_fu_1373_p2 <= "1" when (or_ln414_20_fu_1367_p2 = ap_const_lv5_6) else "0";
    icmp_ln414_23_fu_1393_p2 <= "1" when (or_ln414_21_fu_1387_p2 = ap_const_lv5_7) else "0";
    icmp_ln414_24_fu_1413_p2 <= "1" when (or_ln414_22_fu_1407_p2 = ap_const_lv5_8) else "0";
    icmp_ln414_25_fu_1433_p2 <= "1" when (or_ln414_23_fu_1427_p2 = ap_const_lv5_9) else "0";
    icmp_ln414_26_fu_1453_p2 <= "1" when (or_ln414_24_fu_1447_p2 = ap_const_lv5_A) else "0";
    icmp_ln414_27_fu_1473_p2 <= "1" when (or_ln414_25_fu_1467_p2 = ap_const_lv5_B) else "0";
    icmp_ln414_28_fu_1493_p2 <= "1" when (or_ln414_26_fu_1487_p2 = ap_const_lv5_C) else "0";
    icmp_ln414_29_fu_1513_p2 <= "1" when (or_ln414_27_fu_1507_p2 = ap_const_lv5_D) else "0";
    icmp_ln414_2_fu_1025_p2 <= "1" when (or_ln414_1_fu_1019_p2 = ap_const_lv5_2) else "0";
    icmp_ln414_30_fu_1533_p2 <= "1" when (or_ln414_28_fu_1527_p2 = ap_const_lv5_E) else "0";
    icmp_ln414_31_fu_1553_p2 <= "1" when (or_ln414_29_fu_1547_p2 = ap_const_lv5_F) else "0";
    icmp_ln414_3_fu_1037_p2 <= "1" when (or_ln414_2_fu_1031_p2 = ap_const_lv5_3) else "0";
    icmp_ln414_4_fu_1049_p2 <= "1" when (or_ln414_3_fu_1043_p2 = ap_const_lv5_4) else "0";
    icmp_ln414_5_fu_1061_p2 <= "1" when (or_ln414_4_fu_1055_p2 = ap_const_lv5_5) else "0";
    icmp_ln414_6_fu_1073_p2 <= "1" when (or_ln414_5_fu_1067_p2 = ap_const_lv5_6) else "0";
    icmp_ln414_7_fu_1085_p2 <= "1" when (or_ln414_6_fu_1079_p2 = ap_const_lv5_7) else "0";
    icmp_ln414_8_fu_1097_p2 <= "1" when (or_ln414_7_fu_1091_p2 = ap_const_lv5_8) else "0";
    icmp_ln414_9_fu_1109_p2 <= "1" when (or_ln414_8_fu_1103_p2 = ap_const_lv5_9) else "0";
    icmp_ln414_fu_1001_p2 <= "1" when (shl_ln1_fu_993_p3 = ap_const_lv5_0) else "0";
    index_fu_1704_p2 <= std_logic_vector(unsigned(zext_ln216_1_fu_1690_p1) + unsigned(sext_ln216_fu_1700_p1));
    m_axi_conv_weight_3x3_all_V_ARADDR <= zext_ln321_2_fu_962_p1(32 - 1 downto 0);
    m_axi_conv_weight_3x3_all_V_ARBURST <= ap_const_lv2_0;
    m_axi_conv_weight_3x3_all_V_ARCACHE <= ap_const_lv4_0;
    m_axi_conv_weight_3x3_all_V_ARID <= ap_const_lv1_0;
    m_axi_conv_weight_3x3_all_V_ARLEN <= ap_const_lv32_12;
    m_axi_conv_weight_3x3_all_V_ARLOCK <= ap_const_lv2_0;
    m_axi_conv_weight_3x3_all_V_ARPROT <= ap_const_lv3_0;
    m_axi_conv_weight_3x3_all_V_ARQOS <= ap_const_lv4_0;
    m_axi_conv_weight_3x3_all_V_ARREGION <= ap_const_lv4_0;
    m_axi_conv_weight_3x3_all_V_ARSIZE <= ap_const_lv3_0;
    m_axi_conv_weight_3x3_all_V_ARUSER <= ap_const_lv1_0;

    m_axi_conv_weight_3x3_all_V_ARVALID_assign_proc : process(m_axi_conv_weight_3x3_all_V_ARREADY, ap_CS_fsm_state3)
    begin
        if (((m_axi_conv_weight_3x3_all_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_conv_weight_3x3_all_V_ARVALID <= ap_const_logic_1;
        else 
            m_axi_conv_weight_3x3_all_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_conv_weight_3x3_all_V_AWADDR <= ap_const_lv32_0;
    m_axi_conv_weight_3x3_all_V_AWBURST <= ap_const_lv2_0;
    m_axi_conv_weight_3x3_all_V_AWCACHE <= ap_const_lv4_0;
    m_axi_conv_weight_3x3_all_V_AWID <= ap_const_lv1_0;
    m_axi_conv_weight_3x3_all_V_AWLEN <= ap_const_lv32_0;
    m_axi_conv_weight_3x3_all_V_AWLOCK <= ap_const_lv2_0;
    m_axi_conv_weight_3x3_all_V_AWPROT <= ap_const_lv3_0;
    m_axi_conv_weight_3x3_all_V_AWQOS <= ap_const_lv4_0;
    m_axi_conv_weight_3x3_all_V_AWREGION <= ap_const_lv4_0;
    m_axi_conv_weight_3x3_all_V_AWSIZE <= ap_const_lv3_0;
    m_axi_conv_weight_3x3_all_V_AWUSER <= ap_const_lv1_0;
    m_axi_conv_weight_3x3_all_V_AWVALID <= ap_const_logic_0;
    m_axi_conv_weight_3x3_all_V_BREADY <= ap_const_logic_0;

    m_axi_conv_weight_3x3_all_V_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln208_reg_3626, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln208_reg_3626 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_conv_weight_3x3_all_V_RREADY <= ap_const_logic_1;
        else 
            m_axi_conv_weight_3x3_all_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_conv_weight_3x3_all_V_WDATA <= ap_const_lv512_lc_1;
    m_axi_conv_weight_3x3_all_V_WID <= ap_const_lv1_0;
    m_axi_conv_weight_3x3_all_V_WLAST <= ap_const_logic_0;
    m_axi_conv_weight_3x3_all_V_WSTRB <= ap_const_lv64_0;
    m_axi_conv_weight_3x3_all_V_WUSER <= ap_const_lv1_0;
    m_axi_conv_weight_3x3_all_V_WVALID <= ap_const_logic_0;
    or_ln213_fu_1599_p2 <= (icmp_ln213_fu_1227_p2 or and_ln218_fu_1579_p2);
    or_ln414_10_fu_1127_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_B);
    or_ln414_11_fu_1139_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_C);
    or_ln414_12_fu_1151_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_D);
    or_ln414_13_fu_1163_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_E);
    or_ln414_14_fu_1175_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_F);
    or_ln414_15_fu_1267_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_1);
    or_ln414_16_fu_1287_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_2);
    or_ln414_17_fu_1307_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_3);
    or_ln414_18_fu_1327_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_4);
    or_ln414_19_fu_1347_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_5);
    or_ln414_1_fu_1019_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_2);
    or_ln414_20_fu_1367_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_6);
    or_ln414_21_fu_1387_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_7);
    or_ln414_22_fu_1407_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_8);
    or_ln414_23_fu_1427_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_9);
    or_ln414_24_fu_1447_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_A);
    or_ln414_25_fu_1467_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_B);
    or_ln414_26_fu_1487_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_C);
    or_ln414_27_fu_1507_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_D);
    or_ln414_28_fu_1527_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_E);
    or_ln414_29_fu_1547_p2 <= (shl_ln414_mid1_fu_1245_p3 or ap_const_lv5_F);
    or_ln414_2_fu_1031_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_3);
    or_ln414_3_fu_1043_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_4);
    or_ln414_4_fu_1055_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_5);
    or_ln414_5_fu_1067_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_6);
    or_ln414_6_fu_1079_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_7);
    or_ln414_7_fu_1091_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_8);
    or_ln414_8_fu_1103_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_9);
    or_ln414_9_fu_1115_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_A);
    or_ln414_fu_1007_p2 <= (shl_ln1_fu_993_p3 or ap_const_lv5_1);
    row_fu_1593_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(select_ln218_fu_1233_p3));
    select_ln212_fu_1585_p3 <= 
        i_2_fu_1221_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        ap_phi_mux_i1_0_phi_fu_854_p4;
    select_ln213_1_fu_1673_p3 <= 
        sub_ln216_1_reg_3739 when (and_ln218_reg_3723(0) = '1') else 
        select_ln218_17_fu_1667_p3;
    select_ln213_2_fu_1635_p3 <= 
        row_fu_1593_p2 when (and_ln218_fu_1579_p2(0) = '1') else 
        select_ln218_fu_1233_p3;
    select_ln213_3_fu_1659_p3 <= 
        ap_const_lv4_1 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        add_ln213_1_fu_1653_p2;
    select_ln213_fu_1605_p3 <= 
        ap_const_lv2_0 when (or_ln213_fu_1599_p2(0) = '1') else 
        col_0_reg_883;
    select_ln218_10_fu_1439_p3 <= 
        icmp_ln414_25_fu_1433_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_9_fu_1109_p2;
    select_ln218_11_fu_1459_p3 <= 
        icmp_ln414_26_fu_1453_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_10_fu_1121_p2;
    select_ln218_12_fu_1479_p3 <= 
        icmp_ln414_27_fu_1473_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_11_fu_1133_p2;
    select_ln218_13_fu_1499_p3 <= 
        icmp_ln414_28_fu_1493_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_12_fu_1145_p2;
    select_ln218_14_fu_1519_p3 <= 
        icmp_ln414_29_fu_1513_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_13_fu_1157_p2;
    select_ln218_15_fu_1539_p3 <= 
        icmp_ln414_30_fu_1533_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_14_fu_1169_p2;
    select_ln218_16_fu_1559_p3 <= 
        icmp_ln414_31_fu_1553_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_15_fu_1181_p2;
    select_ln218_17_fu_1667_p3 <= 
        ap_const_lv5_0 when (icmp_ln213_reg_3654(0) = '1') else 
        sub_ln216_reg_3640;
    select_ln218_1_fu_1259_p3 <= 
        icmp_ln414_16_fu_1253_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_fu_1001_p2;
    select_ln218_2_fu_1279_p3 <= 
        icmp_ln414_17_fu_1273_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_1_fu_1013_p2;
    select_ln218_3_fu_1299_p3 <= 
        icmp_ln414_18_fu_1293_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_2_fu_1025_p2;
    select_ln218_4_fu_1319_p3 <= 
        icmp_ln414_19_fu_1313_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_3_fu_1037_p2;
    select_ln218_5_fu_1339_p3 <= 
        icmp_ln414_20_fu_1333_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_4_fu_1049_p2;
    select_ln218_6_fu_1359_p3 <= 
        icmp_ln414_21_fu_1353_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_5_fu_1061_p2;
    select_ln218_7_fu_1379_p3 <= 
        icmp_ln414_22_fu_1373_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_6_fu_1073_p2;
    select_ln218_8_fu_1399_p3 <= 
        icmp_ln414_23_fu_1393_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_7_fu_1085_p2;
    select_ln218_9_fu_1419_p3 <= 
        icmp_ln414_24_fu_1413_p2 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        icmp_ln414_8_fu_1097_p2;
    select_ln218_fu_1233_p3 <= 
        ap_const_lv2_0 when (icmp_ln213_fu_1227_p2(0) = '1') else 
        ap_phi_mux_row_0_phi_fu_876_p4;
        sext_ln216_1_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(index_fu_1704_p2),32));

        sext_ln216_fu_1700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln216_fu_1694_p2),6));

    shl_ln1_fu_993_p3 <= (trunc_ln414_fu_989_p1 & ap_const_lv4_0);
    shl_ln206_1_fu_913_p3 <= (tmp_reg_3609 & ap_const_lv1_0);
    shl_ln216_mid1_fu_1617_p3 <= (row_fu_1593_p2 & ap_const_lv2_0);
    shl_ln2_fu_1191_p3 <= (ap_phi_mux_row_0_phi_fu_876_p4 & ap_const_lv2_0);
    shl_ln414_mid1_fu_1245_p3 <= (trunc_ln414_1_fu_1241_p1 & ap_const_lv4_0);
    shl_ln_fu_906_p3 <= (tmp_reg_3609 & ap_const_lv4_0);
    sub_ln216_1_fu_1629_p2 <= std_logic_vector(unsigned(zext_ln216_2_fu_1625_p1) - unsigned(zext_ln213_1_fu_1613_p1));
    sub_ln216_fu_1203_p2 <= std_logic_vector(unsigned(zext_ln216_fu_1199_p1) - unsigned(zext_ln213_fu_1187_p1));
    tmp10_fu_1682_p4 <= ((trunc_ln216_reg_3749 & ap_const_lv1_0) & select_ln212_reg_3728);
    trunc_ln210_fu_934_p1 <= conv3x3_weight_ptr(15 - 1 downto 0);
    trunc_ln216_fu_1643_p1 <= select_ln212_fu_1585_p3(1 - 1 downto 0);
    trunc_ln414_1_fu_1241_p1 <= i_2_fu_1221_p2(1 - 1 downto 0);
    trunc_ln414_fu_989_p1 <= ap_phi_mux_i1_0_phi_fu_854_p4(1 - 1 downto 0);
    trunc_ln647_fu_1719_p1 <= ddr_stage_V_q0(32 - 1 downto 0);
    weight3x3_tile_buffe <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_1 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_10 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_10_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_10_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_11 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_11_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_11_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_12 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_12_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_12_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_13 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_13_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_13_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_14 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_14_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_14_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_15 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_15_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_15_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_16 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_16_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_16_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_17 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_17_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_17_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_18 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_18_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_18_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_19 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_19_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_19_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_1_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_1_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_2 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_20 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_20_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_20_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_21 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_21_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_21_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_22 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_22_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_22_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_23 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_23_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_23_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_24 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_24_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_24_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_24_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_25 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_25_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_25_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_26 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_26_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_26_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_26_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_27 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_27_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_27_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_27_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_28 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_287 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_287_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_287_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_287_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_288 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_288_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_288_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_288_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_289 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_289_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_289_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_289_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_28_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_28_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_28_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_29 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_290 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_290_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_290_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_290_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_291 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_291_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_291_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_291_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_292 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_292_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_292_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_292_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_293 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_293_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_293_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_293_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_294 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_294_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_294_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_294_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_295 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_295_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_295_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_295_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_296 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_296_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_296_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_296_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_297 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_297_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_297_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_297_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_298 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_298_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_298_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_298_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_299 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_299_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_299_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_299_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_29_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_29_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_29_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_2_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_2_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_3 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_30 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_300 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_300_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_300_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_300_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_301 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_301_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_301_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_301_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_302 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_302_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_302_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_302_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_303 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_303_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_303_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_303_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_304 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_304_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_304_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_304_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_305 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_305_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_305_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_305_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_306 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_306_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_306_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_306_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_307 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_307_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_307_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_307_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_308 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_308_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_308_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_308_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_309 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_309_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_309_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_309_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_30_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_30_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_30_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_31 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_310 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_310_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_310_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_310_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_311 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_311_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_311_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_311_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_312 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_312_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_312_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_312_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_313 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_313_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_313_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_313_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_314 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_314_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_314_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_314_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_315 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_315_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_315_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_315_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_316 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_316_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_316_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_316_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_317 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_317_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_317_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_317_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_318 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_318_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_318_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_318_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_319 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_319_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_319_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_319_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_31_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_31_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_31_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_32 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_320 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_320_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_320_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_320_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_321 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_321_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_321_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_321_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_322 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_322_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_322_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_322_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_323 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_323_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_323_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_323_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_324 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_324_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_324_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_324_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_325 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_325_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_325_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_325_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_326 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_326_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_326_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_326_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_327 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_327_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_327_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_327_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_328 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_328_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_328_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_328_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_329 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_329_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_329_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_329_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_32_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_32_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_32_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_33 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_330 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_330_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_330_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_330_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_331 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_331_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_331_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_331_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_332 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_332_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_332_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_332_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_333 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_333_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_333_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_333_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_334 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_334_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_334_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_334_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_335 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_335_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_335_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_335_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_336 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_336_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_336_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_336_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_337 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_337_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_337_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_337_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_338 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_338_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_338_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_338_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_339 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_339_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_339_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_339_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_33_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_33_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_33_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_34 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_340 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_340_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_340_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_340_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_341 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_341_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_341_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_341_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_342 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_342_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_342_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_342_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_343 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_343_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_343_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_343_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_344 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_344_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_344_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_344_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_345 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_345_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_345_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_345_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_346 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_346_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_346_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_346_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_347 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_347_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_347_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_347_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_348 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_348_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_348_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_348_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_349 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_349_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_349_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_349_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_34_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_34_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_34_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_35 <= ddr_stage_V_q0(223 downto 192);
    weight3x3_tile_buffe_350 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_350_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_350_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_350_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_351 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_351_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_351_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_351_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_352 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_352_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_352_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_352_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_353 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_353_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_353_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_353_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_354 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_354_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_354_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_354_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_355 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_355_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_355_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_355_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_356 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_356_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_356_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_356_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_357 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_357_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_357_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_357_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_358 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_358_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_358_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_358_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_359 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_359_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_359_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_359_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_35_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_35_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_35_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_36 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_360 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_360_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_360_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_360_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_361 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_361_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_361_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_361_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_362 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_362_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_362_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_362_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_363 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_363_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_363_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_363_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_364 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_364_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_364_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_364_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_365 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_365_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_365_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_365_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_366 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_366_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_366_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_366_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_367 <= trunc_ln647_fu_1719_p1;

    weight3x3_tile_buffe_367_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_1_reg_3659_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_1_reg_3659_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_367_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_367_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_368 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_368_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_368_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_368_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_369 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_369_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_369_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_369_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_36_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_36_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_36_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_37 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_370 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_370_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_370_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_370_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_371 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_371_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_371_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_371_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_372 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_372_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_372_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_372_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_373 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_373_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_373_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_373_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_374 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_374_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_374_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_374_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_375 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_375_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_375_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_375_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_376 <= ddr_stage_V_q0(63 downto 32);

    weight3x3_tile_buffe_376_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_2_reg_3663_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_2_reg_3663_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_376_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_376_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_377 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_377_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_377_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_377_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_378 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_378_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_378_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_378_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_379 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_379_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_379_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_379_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_37_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_37_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_37_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_38 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_380 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_380_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_380_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_380_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_381 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_381_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_381_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_381_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_382 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_382_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_382_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_382_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_383 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_383_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_383_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_383_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_384 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_384_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_384_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_384_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_385 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_385_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_385_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_385_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_386 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_386_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_386_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_386_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_387 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_387_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_387_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_387_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_388 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_388_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_388_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_388_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_389 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_389_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_389_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_389_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_38_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_38_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_38_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_39 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_390 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_390_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_390_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_390_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_391 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_391_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_391_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_391_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_392 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_392_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_392_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_392_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_393 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_393_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_393_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_393_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_394 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_394_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_394_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_394_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_395 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_395_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_395_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_395_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_396 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_396_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_396_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_396_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_397 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_397_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_397_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_397_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_398 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_398_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_398_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_398_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_399 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_399_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_399_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_399_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_39_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_39_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_39_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_3_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_3_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_4 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_40 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_400 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_400_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_400_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_400_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_401 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_401_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_401_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_401_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_402 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_402_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_402_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_402_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_403 <= ddr_stage_V_q0(95 downto 64);

    weight3x3_tile_buffe_403_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_3_reg_3667_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_3_reg_3667_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_403_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_403_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_404 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_404_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_404_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_404_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_405 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_405_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_405_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_405_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_406 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_406_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_406_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_406_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_407 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_407_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_407_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_407_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_408 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_408_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_408_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_408_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_409 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_409_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_409_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_409_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_40_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_40_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_40_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_41 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_410 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_410_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_410_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_410_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_411 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_411_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_411_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_411_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_412 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_412_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_412_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_412_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_413 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_413_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_413_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_413_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_414 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_414_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_414_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_414_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_415 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_415_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_415_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_415_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_416 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_416_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_416_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_416_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_417 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_417_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_417_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_417_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_418 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_418_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_418_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_418_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_419 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_419_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_419_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_419_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_41_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_41_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_41_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_42 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_420 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_420_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_420_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_420_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_421 <= ddr_stage_V_q0(191 downto 160);

    weight3x3_tile_buffe_421_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_421_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_421_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_422 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_422_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_422_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_422_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_423 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_423_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_423_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_423_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_424 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_424_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_424_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_424_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_425 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_425_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_425_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_425_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_426 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_426_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_426_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_426_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_427 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_427_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_427_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_427_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_428 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_428_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_428_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_428_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_429 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_429_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_429_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_429_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_42_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_42_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_42_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_43 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_430 <= ddr_stage_V_q0(223 downto 192);

    weight3x3_tile_buffe_430_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_7_reg_3683_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_7_reg_3683_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_430_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_430_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_431 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_431_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_431_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_431_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_432 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_432_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_432_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_432_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_433 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_433_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_433_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_433_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_434 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_434_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_434_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_434_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_435 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_435_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_435_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_435_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_436 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_436_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_436_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_436_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_437 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_437_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_437_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_437_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_438 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_438_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_438_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_438_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_439 <= ddr_stage_V_q0(255 downto 224);

    weight3x3_tile_buffe_439_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_8_reg_3687_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_8_reg_3687_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_439_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_439_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_43_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_43_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_43_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_44 <= ddr_stage_V_q0(191 downto 160);
    weight3x3_tile_buffe_440 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_440_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_440_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_440_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_441 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_441_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_441_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_441_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_442 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_442_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_442_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_442_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_443 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_443_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_443_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_443_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_444 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_444_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_444_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_444_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_445 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_445_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_445_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_445_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_446 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_446_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_446_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_446_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_447 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_447_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_447_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_447_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_448 <= ddr_stage_V_q0(287 downto 256);

    weight3x3_tile_buffe_448_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_448_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_448_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_449 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_449_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_449_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_449_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_44_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_6_reg_3679_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_6_reg_3679_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_44_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_44_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_45 <= ddr_stage_V_q0(159 downto 128);
    weight3x3_tile_buffe_450 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_450_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_450_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_450_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_451 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_451_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_451_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_451_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_452 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_452_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_452_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_452_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_453 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_453_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_453_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_453_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_454 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_454_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_454_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_454_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_455 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_455_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_455_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_455_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_456 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_456_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_456_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_456_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_457 <= ddr_stage_V_q0(319 downto 288);

    weight3x3_tile_buffe_457_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_457_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_457_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_458 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_458_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_458_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_458_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_459 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_459_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_459_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_459_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_45_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_45_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_45_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_46 <= ddr_stage_V_q0(159 downto 128);
    weight3x3_tile_buffe_460 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_460_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_460_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_460_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_461 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_461_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_461_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_461_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_462 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_462_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_462_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_462_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_463 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_463_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_463_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_463_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_464 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_464_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_464_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_464_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_465 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_465_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_465_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_465_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_466 <= ddr_stage_V_q0(351 downto 320);

    weight3x3_tile_buffe_466_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_11_reg_3699_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_11_reg_3699_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_466_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_466_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_467 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_467_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_467_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_467_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_468 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_468_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_468_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_468_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_469 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_469_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_469_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_469_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_46_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_46_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_46_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_47 <= ddr_stage_V_q0(159 downto 128);
    weight3x3_tile_buffe_470 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_470_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_470_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_470_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_471 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_471_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_471_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_471_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_472 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_472_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_472_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_472_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_473 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_473_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_473_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_473_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_474 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_474_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_474_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_474_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_47_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_47_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_47_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_48 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_48_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_48_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_48_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_49 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_49_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_49_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_49_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_4_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_4_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_5 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_50 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_50_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_50_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_50_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_51 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_51_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_51_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_51_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_52 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_52_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_52_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_52_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_53 <= ddr_stage_V_q0(159 downto 128);

    weight3x3_tile_buffe_53_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_5_reg_3675_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_5_reg_3675_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_53_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_53_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_54 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_54_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_54_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_54_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_55 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_55_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_55_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_55_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_56 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_56_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_56_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_56_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_57 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_57_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_57_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_57_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_58 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_58_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_58_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_58_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_59 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_59_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_59_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_59_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_5_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_5_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_6 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_60 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_60_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_60_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_60_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_61 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_61_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_61_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_61_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_62 <= ddr_stage_V_q0(511 downto 480);

    weight3x3_tile_buffe_62_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_16_reg_3719_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_16_reg_3719_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_62_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_62_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_63 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_63_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_63_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_63_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_64 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_64_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_64_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_64_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_65 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_65_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_65_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_65_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_66 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_66_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_66_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_66_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_67 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_67_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_67_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_67_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_68 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_68_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_68_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_68_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_69 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_69_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_69_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_69_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_6_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_6_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_7 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_70 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_70_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_70_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_70_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_71 <= ddr_stage_V_q0(479 downto 448);

    weight3x3_tile_buffe_71_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_15_reg_3715_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_15_reg_3715_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_71_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_71_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_72 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_72_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_72_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_72_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_73 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_73_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_73_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_73_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_74 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_74_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_74_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_74_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_75 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_75_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_75_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_75_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_76 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_76_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_76_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_76_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_77 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_77_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_77_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_77_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_78 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_78_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_78_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_78_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_79 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_79_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_79_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_79_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_7_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_7_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_8 <= ddr_stage_V_q0(319 downto 288);
    weight3x3_tile_buffe_80 <= ddr_stage_V_q0(127 downto 96);

    weight3x3_tile_buffe_80_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_4_reg_3671_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_4_reg_3671_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_80_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_80_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_81 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_81_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_81_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_81_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_82 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_82_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_82_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_82_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_83 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_83_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_83_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_83_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_84 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_84_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_84_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_84_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_85 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_85_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_85_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_85_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_86 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_86_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_86_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_86_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_87 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_87_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_87_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_87_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_88 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_88_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_88_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_88_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_89 <= ddr_stage_V_q0(447 downto 416);

    weight3x3_tile_buffe_89_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_14_reg_3711_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_14_reg_3711_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_89_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_89_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_8_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_8_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_9 <= ddr_stage_V_q0(287 downto 256);
    weight3x3_tile_buffe_90 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_90_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_90_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_90_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_91 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_91_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_91_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_91_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_92 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_92_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_92_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_92_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_93 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_93_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_93_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_93_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_94 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_94_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_94_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_94_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_95 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_95_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_95_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_95_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_96 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_96_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_96_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_96_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_97 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_97_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_97_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_97_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_98 <= ddr_stage_V_q0(415 downto 384);

    weight3x3_tile_buffe_98_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_13_reg_3707_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0) and (select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0) and (select_ln218_13_reg_3707_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_98_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_98_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    weight3x3_tile_buffe_99 <= ddr_stage_V_q0(383 downto 352);

    weight3x3_tile_buffe_99_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_12_reg_3703_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_12_reg_3703_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_99_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_99_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_9_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_9_reg_3691_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_9_reg_3691_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_9_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight3x3_tile_buffe_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, select_ln218_10_reg_3695_pp1_iter1_reg, select_ln213_reg_3734_pp1_iter1_reg, select_ln213_2_reg_3744_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_0)) and not((select_ln213_reg_3734_pp1_iter1_reg = ap_const_lv2_1)) and not((select_ln213_2_reg_3744_pp1_iter1_reg = ap_const_lv2_1)) and (select_ln218_10_reg_3695_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            weight3x3_tile_buffe_ap_vld <= ap_const_logic_1;
        else 
            weight3x3_tile_buffe_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln218_fu_1567_p2 <= (icmp_ln213_fu_1227_p2 xor ap_const_lv1_1);
    zext_ln206_2_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln206_1_fu_913_p3),15));
    zext_ln210_1_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln210_fu_924_p2),16));
    zext_ln210_2_fu_938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln210_fu_934_p1),16));
    zext_ln210_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_827_pp0_iter1_reg),64));
    zext_ln213_1_fu_1613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_fu_1593_p2),5));
    zext_ln213_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_row_0_phi_fu_876_p4),5));
    zext_ln214_fu_1679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln213_reg_3734),5));
    zext_ln216_1_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp10_fu_1682_p4),6));
    zext_ln216_2_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln216_mid1_fu_1617_p3),5));
    zext_ln216_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1191_p3),5));
    zext_ln218_fu_1714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln216_1_fu_1710_p1),64));
    zext_ln321_1_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv_weight_3x3_all_V_offset),27));
    zext_ln321_2_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_reg_3615),64));
    zext_ln321_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln210_1_fu_942_p2),27));
end behav;
