<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PCIe Addres Generator &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../../../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../../../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../../../../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../../../../search.html" />
    <link rel="next" title="Address Manager" href="comp/readme.html" />
    <link rel="prev" title="Header Manager" href="../readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: c97597ba
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../../readme.html">DMA Calypte</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../../readme.html#provided-dma-configurations">Provided DMA configurations</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../../readme.html#subcomponents">Subcomponents</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="../../../readme.html">RX DMA Calypte</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../tx/readme.html">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../../../../pcie.html">PCIe Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../../readme.html">DMA Calypte</a></li>
          <li class="breadcrumb-item"><a href="../../../readme.html">RX DMA Calypte</a></li>
          <li class="breadcrumb-item"><a href="../readme.html">Header Manager</a></li>
      <li class="breadcrumb-item active">PCIe Addres Generator</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../../../../_sources/comp/dma/dma_calypte/comp/rx/comp/hdr_manager/comp/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="pcie-addres-generator">
<span id="rx-dma-pcie-addr-gen"></span><h1>PCIe Addres Generator<a class="headerlink" href="#pcie-addres-generator" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-pcie_addr_gen">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">PCIE_ADDR_GEN</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-pcie_addr_gen" title="Link to this definition"></a></dt>
<dd><p>This module generates pcie headers acording to packets size. The module generates
number of geneaders depending on INPUT_SIZE and BLOCK_SIZE. Number of generated headers
is round up INPUT_SIZE/BLOCK_SIZE</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-pcie_addr_gen-channels"><td><p>CHANNELS</p></td>
<td><p>integer</p></td>
<td><p>UNDEFINED</p></td>
<td><p>number of managed channels</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_addr_gen-block_size"><td><p>BLOCK_SIZE</p></td>
<td><p>integer</p></td>
<td><p>UNDEFINED</p></td>
<td><p>size of sent segments in bytes</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_addr_gen-addr_width"><td><p>ADDR_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>64</p></td>
<td><p>RAM address width</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_addr_gen-pointer_width"><td><p>POINTER_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>16</p></td>
<td><p>width of a pointer to the ring buffer log2(NUMBER_OF_ITEMS)</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-pcie_addr_gen-pkt_mtu"><td><p>PKT_MTU</p></td>
<td><p>integer</p></td>
<td><p>2**12</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_addr_gen-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>ADDRES REQUEST INTERFACE (To SW manager)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-addr_channel"><td><p>ADDR_CHANNEL</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Address requesting for channel</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-addr_base"><td><p>ADDR_BASE</p></td>
<td><p>std_logic_vector(ADDR_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Address base for channel</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-addr_mask"><td><p>ADDR_MASK</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>righ buffer size. log2(NUMBER_OF_MAX_ITEMS)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-addr_sw_pointer"><td><p>ADDR_SW_POINTER</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>SW pointer to ring buffer</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>HW UPDATE ADDRESS INTERFACE (To SW manager)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-pointer_update_chan"><td><p>POINTER_UPDATE_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-pointer_update_data"><td><p>POINTER_UPDATE_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-pointer_update_en"><td><p>POINTER_UPDATE_EN</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>RESET ADDRESS MANAGER</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-channel_reset"><td><p>CHANNEL_RESET</p></td>
<td><p>std_logic_vector(CHANNELS-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>if one bit of this signal is set, the coresponding channel’s HW address is reset</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>REQUEST ADDRES FOR CHANNEL (Metadata instructions)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-input_disc"><td><p>INPUT_DISC</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Requested channel</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-input_channel"><td><p>INPUT_CHANNEL</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-input_size"><td><p>INPUT_SIZE</p></td>
<td><p>std_logic_vector(log2(PKT_MTU+1) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-input_src_rdy"><td><p>INPUT_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-input_dst_rdy"><td><p>INPUT_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>RESPONSE ADDRES (To be inserted to the PCIex header)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-out_addr"><td><p>OUT_ADDR</p></td>
<td><p>std_logic_vector(ADDR_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Address to RAM</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-out_offset"><td><p>OUT_OFFSET</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-out_addr_vld"><td><p>OUT_ADDR_VLD</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-out_disc"><td><p>OUT_DISC</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-out_last"><td><p>OUT_LAST</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_addr_gen-out_first"><td><p>OUT_FIRST</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_addr_gen-out_dst_rdy"><td><p>OUT_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>this signal have two clock delay. If you want to stop receiving new</p></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../readme.html" class="btn btn-neutral float-left" title="Header Manager" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="comp/readme.html" class="btn btn-neutral float-right" title="Address Manager" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>