 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 23 15:10:43 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2748/Y (AOI22X1TS)                      0.39       3.57 r
  U1266/Y (NAND4XLTS)                      0.23       3.80 f
  U2753/Y (NOR4XLTS)                       0.46       4.26 r
  U2754/Y (AOI22X1TS)                      0.26       4.52 f
  U1198/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_12_/D (DFFRX2TS)                0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_12_/CK (DFFRX2TS)               0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.43


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U3028/Y (AOI22X1TS)                      0.39       3.57 r
  U1299/Y (NAND4XLTS)                      0.23       3.80 f
  U3033/Y (NOR4XLTS)                       0.46       4.26 r
  U3034/Y (AOI22X1TS)                      0.26       4.52 f
  U1211/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_4_/D (DFFRX2TS)                 0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_4_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.43


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U3063/Y (AOI22X1TS)                      0.39       3.57 r
  U1298/Y (NAND4XLTS)                      0.23       3.80 f
  U3068/Y (NOR4XLTS)                       0.46       4.26 r
  U3069/Y (AOI22X1TS)                      0.26       4.52 f
  U1201/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_3_/D (DFFRX2TS)                 0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_3_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.43


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U3098/Y (AOI22X1TS)                      0.39       3.57 r
  U1248/Y (NAND4XLTS)                      0.23       3.80 f
  U3103/Y (NOR4XLTS)                       0.46       4.26 r
  U3104/Y (AOI22X1TS)                      0.26       4.52 f
  U1199/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_2_/D (DFFRX2TS)                 0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_2_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.43


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U3133/Y (AOI22X1TS)                      0.39       3.57 r
  U1230/Y (NAND4XLTS)                      0.23       3.80 f
  U3138/Y (NOR4XLTS)                       0.46       4.26 r
  U3139/Y (AOI22X1TS)                      0.26       4.52 f
  U1206/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_1_/D (DFFRX2TS)                 0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_1_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.43


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2871/Y (AOI22X1TS)                      0.39       3.57 r
  U1243/Y (NAND4XLTS)                      0.23       3.80 f
  U2876/Y (NOR4XLTS)                       0.47       4.27 r
  U2894/Y (AOI22X1TS)                      0.24       4.51 f
  U1209/Y (AO22XLTS)                       0.43       4.94 f
  cout_reg_8_/D (DFFRX2TS)                 0.00       4.94 f
  data arrival time                                   4.94

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_8_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.94
  -----------------------------------------------------------
  slack (MET)                                         4.45


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2906/Y (AOI22X1TS)                      0.39       3.57 r
  U1251/Y (NAND4XLTS)                      0.23       3.80 f
  U2911/Y (NOR4XLTS)                       0.47       4.27 r
  U2929/Y (AOI22X1TS)                      0.24       4.51 f
  U1212/Y (AO22XLTS)                       0.43       4.94 f
  cout_reg_7_/D (DFFRX2TS)                 0.00       4.94 f
  data arrival time                                   4.94

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_7_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.94
  -----------------------------------------------------------
  slack (MET)                                         4.45


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2941/Y (AOI22X1TS)                      0.39       3.57 r
  U1227/Y (NAND4XLTS)                      0.23       3.80 f
  U2946/Y (NOR4XLTS)                       0.47       4.27 r
  U2964/Y (AOI22X1TS)                      0.24       4.51 f
  U1203/Y (AO22XLTS)                       0.43       4.94 f
  cout_reg_6_/D (DFFRX2TS)                 0.00       4.94 f
  data arrival time                                   4.94

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_6_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.94
  -----------------------------------------------------------
  slack (MET)                                         4.45


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2639/Y (AOI22X1TS)                      0.39       3.57 r
  U1245/Y (NAND4XLTS)                      0.23       3.80 f
  U2647/Y (NOR4XLTS)                       0.46       4.26 r
  U2649/Y (AOI22X1TS)                      0.26       4.52 f
  U1202/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_15_/D (DFFRXLTS)                0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_15_/CK (DFFRXLTS)               0.00       9.75 r
  library setup time                      -0.34       9.41
  data required time                                  9.41
  -----------------------------------------------------------
  data required time                                  9.41
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2678/Y (AOI22X1TS)                      0.39       3.57 r
  U1224/Y (NAND4XLTS)                      0.23       3.80 f
  U2683/Y (NOR4XLTS)                       0.46       4.26 r
  U2684/Y (AOI22X1TS)                      0.26       4.52 f
  U1204/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_14_/D (DFFRXLTS)                0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_14_/CK (DFFRXLTS)               0.00       9.75 r
  library setup time                      -0.34       9.41
  data required time                                  9.41
  -----------------------------------------------------------
  data required time                                  9.41
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2993/Y (AOI22X1TS)                      0.39       3.57 r
  U1273/Y (NAND4XLTS)                      0.23       3.80 f
  U2998/Y (NOR4XLTS)                       0.46       4.26 r
  U2999/Y (AOI22X1TS)                      0.26       4.52 f
  U1197/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_5_/D (DFFRXLTS)                 0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_5_/CK (DFFRXLTS)                0.00       9.75 r
  library setup time                      -0.34       9.41
  data required time                                  9.41
  -----------------------------------------------------------
  data required time                                  9.41
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U3168/Y (AOI22X1TS)                      0.39       3.57 r
  U1264/Y (NAND4XLTS)                      0.23       3.80 f
  U3173/Y (NOR4XLTS)                       0.46       4.26 r
  U3174/Y (AOI22X1TS)                      0.26       4.52 f
  U1200/Y (AO22XLTS)                       0.43       4.95 f
  cout_reg_0_/D (DFFRXLTS)                 0.00       4.95 f
  data arrival time                                   4.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_0_/CK (DFFRXLTS)                0.00       9.75 r
  library setup time                      -0.34       9.41
  data required time                                  9.41
  -----------------------------------------------------------
  data required time                                  9.41
  data arrival time                                  -4.95
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2602/Y (NOR2X1TS)                       0.66       2.55 f
  U2638/Y (CLKBUFX2TS)                     0.63       3.18 f
  U2766/Y (AOI22X1TS)                      0.39       3.57 r
  U1242/Y (NAND4XLTS)                      0.22       3.79 f
  U2771/Y (NOR4XLTS)                       0.47       4.26 r
  U2789/Y (AOI22X1TS)                      0.24       4.49 f
  U1210/Y (AO22XLTS)                       0.43       4.93 f
  cout_reg_11_/D (DFFRX2TS)                0.00       4.93 f
  data arrival time                                   4.93

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_11_/CK (DFFRX2TS)               0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.93
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2601/Y (NOR2X1TS)                       0.65       2.55 f
  U2637/Y (CLKBUFX2TS)                     0.66       3.21 f
  U2801/Y (AOI22X1TS)                      0.34       3.55 r
  U1290/Y (NAND4XLTS)                      0.23       3.79 f
  U2806/Y (NOR4XLTS)                       0.47       4.25 r
  U2824/Y (AOI22X1TS)                      0.24       4.49 f
  U1208/Y (AO22XLTS)                       0.43       4.92 f
  cout_reg_10_/D (DFFRX2TS)                0.00       4.92 f
  data arrival time                                   4.92

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_10_/CK (DFFRX2TS)               0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.92
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2601/Y (NOR2X1TS)                       0.65       2.55 f
  U2637/Y (CLKBUFX2TS)                     0.66       3.21 f
  U2836/Y (AOI22X1TS)                      0.34       3.55 r
  U1247/Y (NAND4XLTS)                      0.23       3.79 f
  U2841/Y (NOR4XLTS)                       0.47       4.25 r
  U2859/Y (AOI22X1TS)                      0.24       4.49 f
  U1207/Y (AO22XLTS)                       0.43       4.92 f
  cout_reg_9_/D (DFFRX2TS)                 0.00       4.92 f
  data arrival time                                   4.92

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_9_/CK (DFFRX2TS)                0.00       9.75 r
  library setup time                      -0.36       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -4.92
  -----------------------------------------------------------
  slack (MET)                                         4.46


  Startpoint: raddr[0] (input port clocked by clk2)
  Endpoint: cout_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  raddr[0] (in)                            0.02       1.02 r
  U2403/Y (CLKBUFX2TS)                     0.17       1.19 r
  U2393/Y (NAND2BXLTS)                     0.71       1.90 r
  U2601/Y (NOR2X1TS)                       0.65       2.55 f
  U2637/Y (CLKBUFX2TS)                     0.66       3.21 f
  U2713/Y (AOI22X1TS)                      0.34       3.55 r
  U1291/Y (NAND4XLTS)                      0.23       3.79 f
  U2718/Y (NOR4XLTS)                       0.46       4.25 r
  U2719/Y (AOI22X1TS)                      0.26       4.51 f
  U1205/Y (AO22XLTS)                       0.43       4.94 f
  cout_reg_13_/D (DFFRX1TS)                0.00       4.94 f
  data arrival time                                   4.94

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  cout_reg_13_/CK (DFFRX1TS)               0.00       9.75 r
  library setup time                      -0.34       9.41
  data required time                                  9.41
  -----------------------------------------------------------
  data required time                                  9.41
  data arrival time                                  -4.94
  -----------------------------------------------------------
  slack (MET)                                         4.47


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1356/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__15_/D (DFFQX1TS)              0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1336/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__14_/D (DFFQX1TS)              0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1321/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__13_/D (DFFQX1TS)              0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1325/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__12_/D (DFFQX1TS)              0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1323/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__11_/D (DFFQX1TS)              0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1988/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__10_/D (DFFQX1TS)              0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1983/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__9_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1979/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__8_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1971/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__7_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1965/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__6_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1960/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__5_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1955/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__4_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1949/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__3_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1943/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__2_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1935/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__1_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2411/Y (NOR2X1TS)                       0.68       2.51 r
  U2413/Y (INVX2TS)                        0.40       2.92 f
  U1931/Y (AO22XLTS)                       0.52       3.43 f
  mem_reg_0__0_/D (DFFQX1TS)               0.00       3.43 f
  data arrival time                                   3.43

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_0__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1918/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__15_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1912/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__14_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1901/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__13_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1895/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__12_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1891/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__11_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1885/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__10_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1879/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__9_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1872/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__8_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1868/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__7_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1861/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__6_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1855/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__5_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U1848/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__4_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U2133/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__3_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U2127/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__2_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U2117/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__1_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2430/Y (NOR2X1TS)                       0.67       2.50 r
  U2431/Y (INVX2TS)                        0.40       2.91 f
  U2112/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_1__0_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_1__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2098/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__15_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2096/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__14_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2088/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__13_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2080/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__12_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2074/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__11_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2067/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__10_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2060/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__9_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2051/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__8_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2046/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__7_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2042/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__6_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2035/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__5_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2029/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__4_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2023/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__3_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2018/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__2_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2012/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__1_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2433/Y (NOR2X1TS)                       0.67       2.50 r
  U2434/Y (INVX2TS)                        0.40       2.91 f
  U2005/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_2__0_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_2__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1995/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__15_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1702/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__14_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1699/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__13_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1691/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__12_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1684/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__11_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1677/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__10_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1672/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__9_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1667/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__8_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1659/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__7_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1652/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__6_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1647/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__5_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1641/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__4_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1633/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__3_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1625/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__2_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1620/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__1_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2436/Y (NOR2X1TS)                       0.67       2.50 r
  U2437/Y (INVX2TS)                        0.40       2.91 f
  U1614/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_3__0_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_3__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1603/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__15_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1596/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__14_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1590/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__13_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1586/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__12_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1579/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__11_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1572/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__10_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1565/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__9_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1561/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__8_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1840/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__7_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1832/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__6_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1824/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__5_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1821/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__4_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1816/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__3_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1808/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__2_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1799/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__1_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2439/Y (NOR2X1TS)                       0.67       2.50 r
  U2440/Y (INVX2TS)                        0.40       2.91 f
  U1795/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_4__0_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_4__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1783/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__15_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1774/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__14_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1766/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__13_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1761/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__12_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1754/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__11_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1748/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__10_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1739/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__9_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1734/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__8_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1728/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__7_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1722/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__6_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1717/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__5_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1706/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__4_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U2063/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__3_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1713/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__2_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1716/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__1_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2442/Y (NOR2X1TS)                       0.67       2.50 r
  U2443/Y (INVX2TS)                        0.40       2.91 f
  U1727/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_5__0_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_5__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1744/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__15_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1747/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__14_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1760/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__13_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1770/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__12_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1781/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__11_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1788/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__10_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1798/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__9_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1810/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__8_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1818/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__7_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1827/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__6_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1835/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__5_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1845/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__4_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1571/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__3_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1578/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__2_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1589/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__1_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2445/Y (NOR2X1TS)                       0.67       2.50 r
  U2446/Y (INVX2TS)                        0.40       2.91 f
  U1602/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_6__0_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_6__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1629/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__15_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1640/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__14_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1644/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__13_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1655/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__12_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1666/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__11_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1673/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__10_/D (DFFQX1TS)              0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1680/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__9_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1690/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__8_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U1697/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__7_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U2000/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__6_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U2009/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__5_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U2021/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__4_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U2034/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__3_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U2048/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__2_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U2056/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__1_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2410/Y (NAND3X1TS)                      0.36       1.84 f
  U2448/Y (NOR2X1TS)                       0.67       2.50 r
  U2449/Y (INVX2TS)                        0.40       2.91 f
  U2065/Y (AO22XLTS)                       0.52       3.42 f
  mem_reg_7__0_/D (DFFQX1TS)               0.00       3.42 f
  data arrival time                                   3.42

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_7__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                         6.05


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1601/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1606/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1607/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1609/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1613/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1615/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1618/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1623/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1626/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1628/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1635/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1639/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1642/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1645/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1649/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_56__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2554/Y (NOR2X1TS)                       0.66       2.48 r
  U2555/Y (INVX2TS)                        0.40       2.88 f
  U1653/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_56__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_56__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1657/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1660/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1665/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1668/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1670/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1674/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1679/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1681/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1686/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1689/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1692/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1698/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1700/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1847/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1994/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_57__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2556/Y (NOR2X1TS)                       0.66       2.48 r
  U2557/Y (INVX2TS)                        0.40       2.88 f
  U1996/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_57__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_57__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U1999/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2002/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2003/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2008/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2010/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2015/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2017/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2020/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2024/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2026/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2031/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2032/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2037/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2040/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2043/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_58__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2558/Y (NOR2X1TS)                       0.66       2.48 r
  U2559/Y (INVX2TS)                        0.40       2.88 f
  U2047/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_58__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_58__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2049/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2057/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2059/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2064/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2066/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2070/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2076/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2078/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2083/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2085/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2092/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2093/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2097/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2100/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2103/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_59__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2560/Y (NOR2X1TS)                       0.66       2.48 r
  U2561/Y (INVX2TS)                        0.40       2.88 f
  U2107/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_59__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_59__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U2109/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U2113/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U2115/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U2119/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U2125/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U2128/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U2130/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1919/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1849/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1854/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1856/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1860/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1863/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1867/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1869/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_60__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2562/Y (NOR2X1TS)                       0.66       2.48 r
  U2563/Y (INVX2TS)                        0.40       2.88 f
  U1873/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_60__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_60__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1877/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1880/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1883/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1886/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1889/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1894/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1896/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1900/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1902/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1909/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1913/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1916/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1921/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1923/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1926/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_61__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2564/Y (NOR2X1TS)                       0.66       2.48 r
  U2565/Y (INVX2TS)                        0.40       2.88 f
  U1928/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_61__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_61__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1932/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1937/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1941/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1945/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1947/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1950/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1951/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1956/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1961/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1962/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1967/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1969/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1973/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1977/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1982/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_62__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2566/Y (NOR2X1TS)                       0.66       2.48 r
  U2567/Y (INVX2TS)                        0.40       2.88 f
  U1985/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_62__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_62__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2364/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2363/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2362/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2361/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2360/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2359/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2358/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2357/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2356/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2355/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2354/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2353/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2352/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2351/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2350/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_63__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2553/Y (NAND3X1TS)                      0.38       1.81 f
  U2568/Y (NOR2X1TS)                       0.66       2.48 r
  U2569/Y (INVX2TS)                        0.40       2.88 f
  U2349/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_63__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_63__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2164/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2169/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2176/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2181/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2269/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2272/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2278/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2283/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2286/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2291/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2298/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2302/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2307/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2311/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2231/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_24__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2485/Y (NOR2X1TS)                       0.66       2.48 r
  U2486/Y (INVX2TS)                        0.40       2.88 f
  U2236/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_24__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_24__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2241/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2246/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2252/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2258/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2262/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2263/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2261/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2257/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2256/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2254/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2253/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2250/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2247/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2245/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2243/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2487/Y (NOR2X1TS)                       0.66       2.48 r
  U2488/Y (INVX2TS)                        0.40       2.88 f
  U2242/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_25__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_25__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2238/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2237/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2234/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2232/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2230/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2314/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2312/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2309/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2306/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2303/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2300/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2299/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2296/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2293/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2290/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_26__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2489/Y (NOR2X1TS)                       0.66       2.48 r
  U2490/Y (INVX2TS)                        0.40       2.88 f
  U2288/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_26__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_26__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2282/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2280/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2277/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2273/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2270/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2268/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2227/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2182/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2178/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2177/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2173/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2170/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2168/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2163/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2161/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2491/Y (NOR2X1TS)                       0.66       2.48 r
  U2492/Y (INVX2TS)                        0.40       2.88 f
  U2159/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_27__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_27__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2155/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2153/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2150/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2149/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2146/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2143/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2138/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2226/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2221/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2214/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2211/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2208/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2206/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2203/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2200/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_28__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2493/Y (NOR2X1TS)                       0.66       2.48 r
  U2494/Y (INVX2TS)                        0.40       2.88 f
  U2198/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_28__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_28__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2194/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2190/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2187/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2183/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2332/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2345/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2346/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2344/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2321/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2335/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2322/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2336/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2342/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2329/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2325/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2495/Y (NOR2X1TS)                       0.66       2.48 r
  U2496/Y (INVX2TS)                        0.40       2.88 f
  U2339/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_29__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_29__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1339/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1399/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1346/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1388/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1344/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1317/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1500/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1509/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1524/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1539/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1555/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1417/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1427/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1449/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1460/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_30__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2497/Y (NOR2X1TS)                       0.66       2.48 r
  U2498/Y (INVX2TS)                        0.40       2.88 f
  U1477/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_30__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_30__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1482/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__15_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1476/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__14_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1465/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__13_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1458/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__12_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1450/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__11_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1446/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__10_/D (DFFQX1TS)             0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1437/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__9_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1434/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__8_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1431/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__7_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1420/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__6_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1412/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__5_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1559/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__4_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1554/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__3_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1544/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__2_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1538/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__1_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_31__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2484/Y (NAND3X1TS)                      0.34       1.81 f
  U2499/Y (NOR2X1TS)                       0.66       2.48 r
  U2500/Y (INVX2TS)                        0.40       2.88 f
  U1534/Y (AO22XLTS)                       0.52       3.40 f
  mem_reg_31__0_/D (DFFQX1TS)              0.00       3.40 f
  data arrival time                                   3.40

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_31__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2120/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2116/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2110/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2102/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2099/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2094/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2087/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2082/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2077/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2075/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2072/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2068/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2062/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2058/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2054/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_48__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2537/Y (NOR2X1TS)                       0.66       2.47 r
  U2538/Y (INVX2TS)                        0.40       2.87 f
  U2045/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_48__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_48__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1911/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1930/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1940/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1954/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1964/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1981/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1314/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1376/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1351/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1398/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1363/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1306/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1492/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1501/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1516/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_40__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2520/Y (NOR2X1TS)                       0.66       2.47 r
  U2521/Y (INVX2TS)                        0.40       2.87 f
  U1533/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_40__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_40__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U2038/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U2033/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U2027/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U2016/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U2011/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U2004/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1997/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1701/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1696/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1693/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1688/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1682/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1675/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1671/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1669/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_49__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2539/Y (NOR2X1TS)                       0.66       2.47 r
  U2540/Y (INVX2TS)                        0.40       2.87 f
  U1662/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_49__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_49__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1658/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1651/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1646/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1643/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1636/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1630/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1624/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1619/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1616/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1608/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1600/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1595/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1588/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1581/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1574/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_50__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2541/Y (NOR2X1TS)                       0.66       2.47 r
  U2542/Y (INVX2TS)                        0.40       2.87 f
  U1569/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_50__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_50__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1563/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1843/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1839/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1834/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1830/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1823/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1815/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1811/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1807/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1801/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1794/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1791/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1784/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1779/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1773/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_51__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2543/Y (NOR2X1TS)                       0.66       2.47 r
  U2544/Y (INVX2TS)                        0.40       2.87 f
  U1767/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_51__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_51__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1763/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1757/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1751/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1746/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1742/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1738/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1736/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1731/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1725/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1719/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1715/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1714/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1705/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1320/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1704/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_52__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2545/Y (NOR2X1TS)                       0.66       2.47 r
  U2546/Y (INVX2TS)                        0.40       2.87 f
  U1707/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_52__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_52__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1711/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1718/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1720/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1724/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1726/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1729/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1735/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1737/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1743/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1745/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1750/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1753/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1756/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1762/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1764/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_53__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2547/Y (NOR2X1TS)                       0.66       2.47 r
  U2548/Y (INVX2TS)                        0.40       2.87 f
  U1769/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_53__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_53__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1772/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1780/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1782/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1785/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1790/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1792/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1793/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1797/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1800/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1806/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1809/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1814/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1817/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1820/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1822/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_54__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2549/Y (NOR2X1TS)                       0.66       2.47 r
  U2550/Y (INVX2TS)                        0.40       2.87 f
  U1828/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_54__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_54__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1831/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1833/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1838/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1841/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1632/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1562/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1566/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1570/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1573/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1576/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1580/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1584/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1587/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1591/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1594/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_55__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2536/Y (NAND3X1TS)                      0.37       1.80 f
  U2551/Y (NOR2X1TS)                       0.66       2.47 r
  U2552/Y (INVX2TS)                        0.40       2.87 f
  U1598/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_55__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_55__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1553/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1410/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1425/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1441/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1456/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1473/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1485/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1469/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1453/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1418/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1557/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1529/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1511/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1490/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1372/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_41__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2522/Y (NOR2X1TS)                       0.66       2.47 r
  U2523/Y (INVX2TS)                        0.40       2.87 f
  U1390/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_41__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_41__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1312/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1308/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1403/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1395/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1334/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1335/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1400/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1382/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1361/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1328/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1305/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1495/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1504/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1514/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1525/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_42__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2524/Y (NOR2X1TS)                       0.66       2.47 r
  U2525/Y (INVX2TS)                        0.40       2.87 f
  U1536/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_42__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_42__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1546/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1547/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1444/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1413/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1419/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1430/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1440/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1454/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1464/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1470/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1478/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1481/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1483/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1479/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1471/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_43__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2526/Y (NOR2X1TS)                       0.66       2.47 r
  U2527/Y (INVX2TS)                        0.40       2.87 f
  U1466/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_43__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_43__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1461/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1455/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1448/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1439/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1433/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1428/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1422/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1416/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1408/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1558/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1552/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1551/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1548/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1541/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1531/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_44__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2528/Y (NOR2X1TS)                       0.66       2.47 r
  U2529/Y (INVX2TS)                        0.40       2.87 f
  U1527/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_44__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_44__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1520/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1515/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1510/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1506/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1499/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1497/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1489/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1318/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1337/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1340/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1348/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1368/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1377/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1401/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1369/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_45__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2530/Y (NOR2X1TS)                       0.66       2.47 r
  U2531/Y (INVX2TS)                        0.40       2.87 f
  U1309/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_45__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_45__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1374/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1402/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1371/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1338/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1991/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1984/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1978/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1972/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1970/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1963/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1959/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1952/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1948/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1946/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1938/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_46__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2532/Y (NOR2X1TS)                       0.66       2.47 r
  U2533/Y (INVX2TS)                        0.40       2.87 f
  U1933/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_46__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_46__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1927/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1922/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1917/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1910/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1906/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1903/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1897/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1890/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1884/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1881/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1870/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1865/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1857/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U1851/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U2131/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_47__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2519/Y (NAND3X1TS)                      0.37       1.80 f
  U2534/Y (NOR2X1TS)                       0.66       2.47 r
  U2535/Y (INVX2TS)                        0.40       2.87 f
  U2123/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_47__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_47__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U2079/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__15_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U2091/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__14_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U2101/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__13_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U2108/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__12_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U2118/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__11_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U2129/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__10_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1853/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__9_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1864/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__8_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1878/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__7_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1887/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__6_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1898/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__5_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1905/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__4_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1914/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__3_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1924/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__2_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1934/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__1_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2451/Y (NOR2X1TS)                       0.66       2.47 r
  U2452/Y (INVX2TS)                        0.40       2.87 f
  U1942/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_8__0_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_8__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1980/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1990/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1327/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1360/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1379/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1397/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1384/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1353/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1349/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1330/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1373/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1404/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U2331/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1313/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1493/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2468/Y (NOR2X1TS)                       0.66       2.47 r
  U2469/Y (INVX2TS)                        0.40       2.87 f
  U1505/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_16__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_16__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1957/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__15_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__15_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1966/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__14_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__14_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1975/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__13_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__13_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1986/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__12_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__12_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1345/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__11_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__11_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1380/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__10_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__10_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1324/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__9_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__9_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1392/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__8_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__8_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1387/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__7_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__7_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1358/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__6_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__6_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1332/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__5_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__5_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1307/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__4_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__4_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1496/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__3_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__3_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1502/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__2_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__2_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1513/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__1_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__1_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2453/Y (NOR2X1TS)                       0.66       2.47 r
  U2454/Y (INVX2TS)                        0.40       2.87 f
  U1523/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_9__0_/D (DFFQX1TS)               0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_9__0_/CK (DFFQX1TS)              0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1542/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1549/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1556/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1415/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1423/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1429/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1445/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1457/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1468/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1474/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1486/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1475/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1462/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1443/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1424/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2455/Y (NOR2X1TS)                       0.66       2.47 r
  U2456/Y (INVX2TS)                        0.40       2.87 f
  U1411/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_10__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_10__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1543/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1517/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1507/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1488/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1347/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1391/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1365/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1341/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1352/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1355/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1385/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1494/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1532/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1426/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1463/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2457/Y (NOR2X1TS)                       0.66       2.47 r
  U2458/Y (INVX2TS)                        0.40       2.87 f
  U1484/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_11__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_11__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1436/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1409/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1530/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1508/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1487/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1366/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1319/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1354/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1974/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1953/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1929/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1904/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U1871/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U2126/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U2106/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2459/Y (NOR2X1TS)                       0.66       2.47 r
  U2460/Y (INVX2TS)                        0.40       2.87 f
  U2089/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_12__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_12__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U2050/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U2019/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1846/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1676/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1654/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1631/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1610/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1577/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1844/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1825/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1802/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1776/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1759/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1730/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1708/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2461/Y (NOR2X1TS)                       0.66       2.47 r
  U2462/Y (INVX2TS)                        0.40       2.87 f
  U1710/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_13__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_13__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1741/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1755/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1771/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1789/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1805/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1819/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1837/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1568/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1583/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1593/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1605/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1621/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1638/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1648/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1664/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2463/Y (NOR2X1TS)                       0.66       2.47 r
  U2464/Y (INVX2TS)                        0.40       2.87 f
  U1687/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_14__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_14__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2001/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2014/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2025/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2039/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2053/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2073/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2084/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2105/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U2124/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U1852/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U1862/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U1876/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U1892/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U1908/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U1920/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2450/Y (NAND3X1TS)                      0.33       1.80 f
  U2465/Y (NOR2X1TS)                       0.66       2.47 r
  U2466/Y (INVX2TS)                        0.40       2.87 f
  U1939/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_15__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_15__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1526/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1537/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1545/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1407/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1421/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1432/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1438/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1451/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1467/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1480/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1472/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1447/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1414/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1550/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1518/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2470/Y (NOR2X1TS)                       0.66       2.47 r
  U2471/Y (INVX2TS)                        0.40       2.87 f
  U1498/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_17__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_17__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U1375/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U1383/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2347/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2320/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2333/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2315/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2317/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2337/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2326/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2185/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2189/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2195/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2202/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2207/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2210/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_18__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2472/Y (NOR2X1TS)                       0.66       2.47 r
  U2473/Y (INVX2TS)                        0.40       2.87 f
  U2215/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_18__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_18__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2140/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2148/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2152/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2154/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2160/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2165/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2171/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2175/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2180/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2266/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2271/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2274/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2281/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2289/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2294/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_19__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2474/Y (NOR2X1TS)                       0.66       2.47 r
  U2475/Y (INVX2TS)                        0.40       2.87 f
  U2297/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_19__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_19__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2304/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2310/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2265/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2233/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2235/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2239/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2244/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2248/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2251/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2255/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2259/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2264/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2260/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2249/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2240/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2476/Y (NOR2X1TS)                       0.66       2.47 r
  U2477/Y (INVX2TS)                        0.40       2.87 f
  U2229/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_20__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_20__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2301/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2295/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2285/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2276/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2267/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2179/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2167/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2156/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2144/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2139/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2158/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2224/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2219/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2217/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2212/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_21__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2478/Y (NOR2X1TS)                       0.66       2.47 r
  U2479/Y (INVX2TS)                        0.40       2.87 f
  U2204/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_21__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_21__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2191/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2292/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2327/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2334/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2348/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U1310/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2330/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2338/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2316/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2341/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2318/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2319/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2184/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2186/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2192/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2480/Y (NOR2X1TS)                       0.66       2.47 r
  U2481/Y (INVX2TS)                        0.40       2.87 f
  U2197/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_22__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_22__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2201/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__15_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2205/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__14_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2209/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__13_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2213/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__12_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2216/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__11_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2218/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__10_/D (DFFQX1TS)             0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2220/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__9_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2222/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__8_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2343/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__7_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2225/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__6_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2135/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__5_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2137/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__4_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2141/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__3_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2145/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__2_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2151/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__1_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_23__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  caddr[5] (in)                            0.02       1.02 f
  U2395/Y (NAND3BXLTS)                     0.30       1.32 f
  U2409/Y (INVX2TS)                        0.15       1.48 r
  U2467/Y (NAND3X1TS)                      0.33       1.80 f
  U2482/Y (NOR2X1TS)                       0.66       2.47 r
  U2483/Y (INVX2TS)                        0.40       2.87 f
  U2157/Y (AO22XLTS)                       0.52       3.39 f
  mem_reg_23__0_/D (DFFQX1TS)              0.00       3.39 f
  data arrival time                                   3.39

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_23__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.09


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1521/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1519/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1512/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1503/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1491/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1315/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1329/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1359/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1381/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1389/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1393/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1364/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1357/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1322/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1350/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_32__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2503/Y (NOR2X1TS)                       0.66       2.45 r
  U2504/Y (INVX2TS)                        0.40       2.86 f
  U1316/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_32__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_32__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1331/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1362/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1394/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1405/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1396/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1386/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1378/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1370/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1342/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1326/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1311/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1989/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1987/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1976/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1968/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_33__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2505/Y (NOR2X1TS)                       0.66       2.45 r
  U2506/Y (INVX2TS)                        0.40       2.86 f
  U1958/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_33__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_33__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1944/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1936/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1925/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1915/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1907/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1899/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1888/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1882/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1875/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1866/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1858/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U1850/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U2134/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U2122/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U2114/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_34__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2507/Y (NOR2X1TS)                       0.66       2.45 r
  U2508/Y (INVX2TS)                        0.40       2.86 f
  U2104/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_34__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_34__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2090/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2081/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2069/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2061/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2052/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2044/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2036/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2030/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2022/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2013/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U2007/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U1998/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U1993/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U1695/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U1685/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_35__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2509/Y (NOR2X1TS)                       0.66       2.45 r
  U2510/Y (INVX2TS)                        0.40       2.86 f
  U1678/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_35__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_35__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1663/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1656/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1560/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1637/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1627/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1617/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1612/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1604/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1599/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1592/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1582/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1575/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1567/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1703/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1836/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_36__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2511/Y (NOR2X1TS)                       0.66       2.45 r
  U2512/Y (INVX2TS)                        0.40       2.86 f
  U1829/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_36__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_36__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1812/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1804/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1796/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1787/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1777/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1768/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1758/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1749/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1740/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1733/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1723/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1709/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1775/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1712/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1721/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_37__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2513/Y (NOR2X1TS)                       0.66       2.45 r
  U2514/Y (INVX2TS)                        0.40       2.86 f
  U1732/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_37__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_37__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1752/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1765/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1778/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1786/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1803/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1813/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1826/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1842/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1564/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1585/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1597/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1611/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1622/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1634/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1650/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_38__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2515/Y (NOR2X1TS)                       0.66       2.45 r
  U2516/Y (INVX2TS)                        0.40       2.86 f
  U1661/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_38__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_38__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U1683/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__15_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__15_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U1694/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__14_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__14_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U1992/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__13_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__13_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2006/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__12_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__12_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2028/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__11_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__11_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2041/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__10_/D (DFFQX1TS)             0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__10_/CK (DFFQX1TS)            0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2055/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__9_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__9_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2071/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__8_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__8_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2086/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__7_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__7_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2095/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__6_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__6_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2111/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__5_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__5_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2121/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__4_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__4_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U2132/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__3_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__3_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U1859/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__2_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__2_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U1874/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__1_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__1_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: caddr[5] (input port clocked by clk2)
  Endpoint: mem_reg_39__0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  caddr[5] (in)                            0.03       1.03 r
  U2501/Y (AND3X1TS)                       0.40       1.43 r
  U2502/Y (NAND3X1TS)                      0.36       1.79 f
  U2517/Y (NOR2X1TS)                       0.66       2.45 r
  U2518/Y (INVX2TS)                        0.40       2.86 f
  U1893/Y (AO22XLTS)                       0.52       3.37 f
  mem_reg_39__0_/D (DFFQX1TS)              0.00       3.37 f
  data arrival time                                   3.37

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  mem_reg_39__0_/CK (DFFQX1TS)             0.00       9.75 r
  library setup time                      -0.27       9.48
  data required time                                  9.48
  -----------------------------------------------------------
  data required time                                  9.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         6.10


  Startpoint: cout_reg_15_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[15] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_15_/CK (DFFRXLTS)               0.00 #     0.00 r
  cout_reg_15_/Q (DFFRXLTS)                0.95       0.95 r
  cout[15] (out)                           0.00       0.95 r
  data arrival time                                   0.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         7.80


  Startpoint: cout_reg_14_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[14] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_14_/CK (DFFRXLTS)               0.00 #     0.00 r
  cout_reg_14_/Q (DFFRXLTS)                0.95       0.95 r
  cout[14] (out)                           0.00       0.95 r
  data arrival time                                   0.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         7.80


  Startpoint: cout_reg_5_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[5] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_5_/CK (DFFRXLTS)                0.00 #     0.00 r
  cout_reg_5_/Q (DFFRXLTS)                 0.95       0.95 r
  cout[5] (out)                            0.00       0.95 r
  data arrival time                                   0.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         7.80


  Startpoint: cout_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[0] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_0_/CK (DFFRXLTS)                0.00 #     0.00 r
  cout_reg_0_/Q (DFFRXLTS)                 0.95       0.95 r
  cout[0] (out)                            0.00       0.95 r
  data arrival time                                   0.95

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         7.80


  Startpoint: cout_reg_13_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[13] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_13_/CK (DFFRX1TS)               0.00 #     0.00 r
  cout_reg_13_/Q (DFFRX1TS)                0.92       0.92 f
  cout[13] (out)                           0.00       0.92 f
  data arrival time                                   0.92

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         7.83


  Startpoint: cout_reg_12_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[12] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_12_/CK (DFFRX2TS)               0.00 #     0.00 r
  cout_reg_12_/Q (DFFRX2TS)                0.88       0.88 f
  cout[12] (out)                           0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_11_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[11] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_11_/CK (DFFRX2TS)               0.00 #     0.00 r
  cout_reg_11_/Q (DFFRX2TS)                0.88       0.88 f
  cout[11] (out)                           0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_10_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[10] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_10_/CK (DFFRX2TS)               0.00 #     0.00 r
  cout_reg_10_/Q (DFFRX2TS)                0.88       0.88 f
  cout[10] (out)                           0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_9_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[9] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_9_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_9_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[9] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_8_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[8] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_8_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_8_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[8] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_7_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[7] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_7_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_7_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[7] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_6_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[6] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_6_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_6_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[6] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_4_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[4] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_4_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_4_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[4] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_3_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[3] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_3_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_3_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[3] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_2_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[2] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_2_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_2_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[2] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


  Startpoint: cout_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: cout[1] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk2 (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cout_reg_1_/CK (DFFRX2TS)                0.00 #     0.00 r
  cout_reg_1_/Q (DFFRX2TS)                 0.88       0.88 f
  cout[1] (out)                            0.00       0.88 f
  data arrival time                                   0.88

  clock clk2 (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.25       9.75
  output external delay                   -1.00       8.75
  data required time                                  8.75
  -----------------------------------------------------------
  data required time                                  8.75
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         7.87


1
