{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 23:55:35 2024 " "Info: Processing started: Sun Apr 14 23:55:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q5 -c Q5 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Q5 -c Q5 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file q5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q5-behavioral " "Info: Found design unit 1: Q5-behavioral" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Q5 " "Info: Found entity 1: Q5" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q5 " "Info: Elaborating entity \"Q5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Q5.vhd(38) " "Info (10041): Inferred latch for \"count\[0\]\" at Q5.vhd(38)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Q5.vhd(38) " "Info (10041): Inferred latch for \"count\[1\]\" at Q5.vhd(38)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Q5.vhd(38) " "Info (10041): Inferred latch for \"count\[2\]\" at Q5.vhd(38)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s7 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s7\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s6 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s6\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s5 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s5\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s4 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s4\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s3 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s3\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s2 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s2\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s1 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s1\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls.s0 Q5.vhd(30) " "Info (10041): Inferred latch for \"ls.s0\" at Q5.vhd(30)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s7 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s7\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s6 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s6\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s5 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s5\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s4 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s4\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s3 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s3\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s2 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s2\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s1 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s1\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s0 Q5.vhd(22) " "Info (10041): Inferred latch for \"ns.s0\" at Q5.vhd(22)" {  } { { "Q5.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q5/Q5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 23:55:36 2024 " "Info: Processing ended: Sun Apr 14 23:55:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
