DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I0"
duLibraryName "NSK600_lib"
duName "dig_transit1"
elements [
]
mwi 0
uid 244,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "5"
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_additional_io\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_additional_io\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_additional_io"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_additional_io"
)
(vvPair
variable "date"
value "2011-02-09"
)
(vvPair
variable "day"
value "Mi"
)
(vvPair
variable "day_long"
value "Mittwoch"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "nsk600_top_additional_io"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "nsk600_top_additional_io"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "Februar"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_additional_io\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_additional_io\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision Synthesis 2005c.115\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "18:10:08"
)
(vvPair
variable "unit"
value "nsk600_top_additional_io"
)
(vvPair
variable "user"
value "CHSTRUE"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,46100,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,60400,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "40850,44500,44150,45500"
st "
ABB CH
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,52400,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 90
xt "56500,4625,58000,5375"
)
(Line
uid 112,0
sl 0
ro 90
xt "56000,5000,56500,5000"
pts [
"56500,5000"
"56000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "59000,4500,65200,5500"
st "P1LY_SSI_TXD"
blo "59000,5300"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "56500,5625,58000,6375"
)
(Line
uid 118,0
sl 0
ro 270
xt "56000,6000,56500,6000"
pts [
"56000,6000"
"56500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "59000,5500,65300,6500"
st "P1LY_SSI_RXD"
blo "59000,6300"
tm "WireNameMgr"
)
)
)
*14 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "56500,6625,58000,7375"
)
(Line
uid 124,0
sl 0
ro 270
xt "56000,7000,56500,7000"
pts [
"56000,7000"
"56500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "59000,6500,63400,7500"
st "P1LY_DCD"
blo "59000,7300"
tm "WireNameMgr"
)
)
)
*15 (PortIoOut
uid 127,0
shape (CompositeShape
uid 128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 129,0
sl 0
ro 270
xt "56500,7625,58000,8375"
)
(Line
uid 130,0
sl 0
ro 270
xt "56000,8000,56500,8000"
pts [
"56000,8000"
"56500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "59000,7500,65100,8500"
st "P1LY_SSI_CLK"
blo "59000,8300"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 133,0
shape (CompositeShape
uid 134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 135,0
sl 0
ro 90
xt "56500,9625,58000,10375"
)
(Line
uid 136,0
sl 0
ro 90
xt "56000,10000,56500,10000"
pts [
"56500,10000"
"56000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
)
xt "59000,9500,65900,10500"
st "P1LY_LIFE_SIGN"
blo "59000,10300"
tm "WireNameMgr"
)
)
)
*17 (PortIoOut
uid 139,0
shape (CompositeShape
uid 140,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 141,0
sl 0
ro 270
xt "56500,10625,58000,11375"
)
(Line
uid 142,0
sl 0
ro 270
xt "56000,11000,56500,11000"
pts [
"56000,11000"
"56500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 143,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 144,0
va (VaSet
)
xt "59000,10500,65100,11500"
st "P1LY_SSI_FSP"
blo "59000,11300"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 145,0
shape (CompositeShape
uid 146,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 147,0
sl 0
ro 90
xt "56500,12625,58000,13375"
)
(Line
uid 148,0
sl 0
ro 90
xt "56000,13000,56500,13000"
pts [
"56500,13000"
"56000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 149,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
)
xt "59000,12500,65800,13500"
st "P1LY_WARNING"
blo "59000,13300"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 90
xt "56500,13625,58000,14375"
)
(Line
uid 154,0
sl 0
ro 90
xt "56000,14000,56500,14000"
pts [
"56500,14000"
"56000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "59000,13500,64700,14500"
st "P1LY_ALARM"
blo "59000,14300"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 157,0
shape (CompositeShape
uid 158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 159,0
sl 0
ro 270
xt "54500,15625,56000,16375"
)
(Line
uid 160,0
sl 0
ro 270
xt "54000,16000,54500,16000"
pts [
"54000,16000"
"54500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 161,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162,0
va (VaSet
)
xt "57000,15500,64600,16500"
st "P1LY_GPIO_0_LOS"
blo "57000,16300"
tm "WireNameMgr"
)
)
)
*21 (HdlText
uid 163,0
optionalChildren [
*22 (EmbeddedText
uid 168,0
commentText (CommentText
uid 169,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 170,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,6000,29000,40000"
)
oxt "0,0,18000,5000"
text (MLText
uid 171,0
va (VaSet
)
xt "7200,6200,22500,39200"
st "
-- eb2 4                                        
netarm_porta(7) <= P1LY_SSI_TXD;
netarm_porta(6) <= P1LY_LIFE_SIGN;
netarm_porta(5) <= P1LY_ALARM;
netarm_porta(4) <= P1LY_WARNING;

P1LY_SSI_RXD <= netarm_porta(3);
P1LY_DCD     <= netarm_porta(2);
P1LY_SSI_CLK <= netarm_porta(0);

P1LY_SSI_FSP <= P1LY_LIFE_SIGN;
--P1LY_GPIO_0  <= P1LY_WARNING;

P1LY_GPIO_5  <= P1LY_ALARM;
P1LY_GPIO_7  <= P1LY_GPIO_1;
P1LY_GPIO_8  <= P1LY_GPIO_2;
P1LY_GPIO_9  <= P1LY_GPIO_3;
P1LY_GPIO_10 <= P1LY_GPIO_4;

process (clk, reset_n)
begin
  if reset_n = '0' then
    P1LY_GPIO_0_LOS <= '1';
  elsif clk'event and clk = '1' then
    P1LY_GPIO_0_LOS <= status_mux.los;
  end if;
end process;







"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 34000
visibleWidth 22000
)
)
)
]
shape (Rectangle
uid 164,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,3000,46000,30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 165,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 166,0
va (VaSet
font "Arial,8,1"
)
xt "41150,8000,42850,9000"
st "eb3"
blo "41150,8800"
tm "HdlTextNameMgr"
)
*24 (Text
uid 167,0
va (VaSet
font "Arial,8,1"
)
xt "41150,9000,41950,10000"
st "5"
blo "41150,9800"
tm "HdlTextNumberMgr"
)
]
)
)
*25 (PortIoOut
uid 172,0
shape (CompositeShape
uid 173,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 174,0
sl 0
ro 270
xt "54500,16625,56000,17375"
)
(Line
uid 175,0
sl 0
ro 270
xt "54000,17000,54500,17000"
pts [
"54000,17000"
"54500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 176,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177,0
va (VaSet
)
xt "57000,16500,62700,17500"
st "P1LY_GPIO_5"
blo "57000,17300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 178,0
shape (CompositeShape
uid 179,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 180,0
sl 0
ro 90
xt "54500,18625,56000,19375"
)
(Line
uid 181,0
sl 0
ro 90
xt "54000,19000,54500,19000"
pts [
"54500,19000"
"54000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 182,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183,0
va (VaSet
)
xt "57000,18500,62700,19500"
st "P1LY_GPIO_1"
blo "57000,19300"
tm "WireNameMgr"
)
)
)
*27 (PortIoOut
uid 184,0
shape (CompositeShape
uid 185,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 186,0
sl 0
ro 270
xt "54500,19625,56000,20375"
)
(Line
uid 187,0
sl 0
ro 270
xt "54000,20000,54500,20000"
pts [
"54000,20000"
"54500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 188,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "57000,19500,62700,20500"
st "P1LY_GPIO_7"
blo "57000,20300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 190,0
shape (CompositeShape
uid 191,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 192,0
sl 0
ro 90
xt "54500,21625,56000,22375"
)
(Line
uid 193,0
sl 0
ro 90
xt "54000,22000,54500,22000"
pts [
"54500,22000"
"54000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 194,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 195,0
va (VaSet
)
xt "57000,21500,62700,22500"
st "P1LY_GPIO_2"
blo "57000,22300"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 196,0
shape (CompositeShape
uid 197,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 198,0
sl 0
ro 270
xt "54500,22625,56000,23375"
)
(Line
uid 199,0
sl 0
ro 270
xt "54000,23000,54500,23000"
pts [
"54000,23000"
"54500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 200,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 201,0
va (VaSet
)
xt "57000,22500,62700,23500"
st "P1LY_GPIO_8"
blo "57000,23300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 202,0
shape (CompositeShape
uid 203,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 204,0
sl 0
ro 90
xt "54500,24625,56000,25375"
)
(Line
uid 205,0
sl 0
ro 90
xt "54000,25000,54500,25000"
pts [
"54500,25000"
"54000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 206,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 207,0
va (VaSet
)
xt "57000,24500,62700,25500"
st "P1LY_GPIO_3"
blo "57000,25300"
tm "WireNameMgr"
)
)
)
*31 (PortIoOut
uid 208,0
shape (CompositeShape
uid 209,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 210,0
sl 0
ro 270
xt "54500,25625,56000,26375"
)
(Line
uid 211,0
sl 0
ro 270
xt "54000,26000,54500,26000"
pts [
"54000,26000"
"54500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 212,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 213,0
va (VaSet
)
xt "57000,25500,62700,26500"
st "P1LY_GPIO_9"
blo "57000,26300"
tm "WireNameMgr"
)
)
)
*32 (PortIoIn
uid 214,0
shape (CompositeShape
uid 215,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 216,0
sl 0
ro 90
xt "54500,27625,56000,28375"
)
(Line
uid 217,0
sl 0
ro 90
xt "54000,28000,54500,28000"
pts [
"54500,28000"
"54000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 218,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "57000,27500,62700,28500"
st "P1LY_GPIO_4"
blo "57000,28300"
tm "WireNameMgr"
)
)
)
*33 (PortIoOut
uid 220,0
shape (CompositeShape
uid 221,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 222,0
sl 0
ro 270
xt "54500,28625,56000,29375"
)
(Line
uid 223,0
sl 0
ro 270
xt "54000,29000,54500,29000"
pts [
"54000,29000"
"54500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 224,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 225,0
va (VaSet
)
xt "57000,28500,63100,29500"
st "P1LY_GPIO_10"
blo "57000,29300"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 226,0
shape (CompositeShape
uid 227,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 228,0
sl 0
ro 270
xt "52500,32625,54000,33375"
)
(Line
uid 229,0
sl 0
ro 270
xt "52000,33000,52500,33000"
pts [
"52000,33000"
"52500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 230,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "55000,32500,62200,33500"
st "P1LY_RS485_EN1"
blo "55000,33300"
tm "WireNameMgr"
)
)
)
*35 (PortIoOut
uid 232,0
shape (CompositeShape
uid 233,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 234,0
sl 0
ro 270
xt "52500,34625,54000,35375"
)
(Line
uid 235,0
sl 0
ro 270
xt "52000,35000,52500,35000"
pts [
"52000,35000"
"52500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 236,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237,0
va (VaSet
)
xt "55000,34500,62100,35500"
st "P1LY_RS485_TX1"
blo "55000,35300"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 238,0
shape (CompositeShape
uid 239,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 240,0
sl 0
ro 90
xt "52500,35625,54000,36375"
)
(Line
uid 241,0
sl 0
ro 90
xt "52000,36000,52500,36000"
pts [
"52500,36000"
"52000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 242,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 243,0
va (VaSet
)
xt "55000,35500,62200,36500"
st "P1LY_RS485_RX1"
blo "55000,36300"
tm "WireNameMgr"
)
)
)
*37 (Blk
uid 244,0
shape (Rectangle
uid 245,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,32000,46000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 246,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 247,0
va (VaSet
font "Arial,8,1"
)
xt "39500,35500,44500,36500"
st "NSK600_lib"
blo "39500,36300"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 248,0
va (VaSet
font "Arial,8,1"
)
xt "39500,36500,44700,37500"
st "dig_transit1"
blo "39500,37300"
tm "BlkNameMgr"
)
*40 (Text
uid 249,0
va (VaSet
font "Arial,8,1"
)
xt "39500,37500,40500,38500"
st "I0"
blo "39500,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 250,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 251,0
text (MLText
uid 252,0
va (VaSet
font "Courier New,8,0"
)
xt "39500,45500,39500,45500"
)
header ""
)
elements [
]
)
)
*41 (PortIoOut
uid 253,0
shape (CompositeShape
uid 254,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 255,0
sl 0
ro 270
xt "52500,38625,54000,39375"
)
(Line
uid 256,0
sl 0
ro 270
xt "52000,39000,52500,39000"
pts [
"52000,39000"
"52500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 257,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
)
xt "55000,38500,62200,39500"
st "P1LY_RS485_EN2"
blo "55000,39300"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 259,0
shape (CompositeShape
uid 260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 261,0
sl 0
ro 270
xt "52500,40625,54000,41375"
)
(Line
uid 262,0
sl 0
ro 270
xt "52000,41000,52500,41000"
pts [
"52000,41000"
"52500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 263,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
)
xt "55000,40500,62100,41500"
st "P1LY_RS485_TX2"
blo "55000,41300"
tm "WireNameMgr"
)
)
)
*43 (PortIoIn
uid 265,0
shape (CompositeShape
uid 266,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 267,0
sl 0
ro 90
xt "52500,41625,54000,42375"
)
(Line
uid 268,0
sl 0
ro 90
xt "52000,42000,52500,42000"
pts [
"52500,42000"
"52000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 269,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
)
xt "55000,41500,62200,42500"
st "P1LY_RS485_RX2"
blo "55000,42300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 415,0
decl (Decl
n "P1LY_SSI_FSP"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 416,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19600,37000,20400"
st "P1LY_SSI_FSP    : std_logic"
)
)
*45 (Net
uid 417,0
decl (Decl
n "P1LY_WARNING"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 418,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,37000,10000"
st "P1LY_WARNING    : std_logic"
)
)
*46 (Net
uid 419,0
decl (Decl
n "P1LY_ALARM"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 420,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,37000,2800"
st "P1LY_ALARM      : std_logic"
)
)
*47 (Net
uid 421,0
decl (Decl
n "P1LY_GPIO_0_LOS"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 422,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,37000,11600"
st "P1LY_GPIO_0_LOS : std_logic"
)
)
*48 (Net
uid 423,0
decl (Decl
n "P1LY_GPIO_5"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 424,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,37000,13200"
st "P1LY_GPIO_5     : std_logic"
)
)
*49 (Net
uid 425,0
decl (Decl
n "P1LY_GPIO_1"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 426,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,37000,3600"
st "P1LY_GPIO_1     : std_logic"
)
)
*50 (Net
uid 427,0
decl (Decl
n "P1LY_GPIO_7"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 428,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,37000,14000"
st "P1LY_GPIO_7     : std_logic"
)
)
*51 (Net
uid 429,0
decl (Decl
n "P1LY_GPIO_2"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 430,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,37000,4400"
st "P1LY_GPIO_2     : std_logic"
)
)
*52 (Net
uid 431,0
decl (Decl
n "P1LY_GPIO_8"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 432,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,37000,14800"
st "P1LY_GPIO_8     : std_logic"
)
)
*53 (Net
uid 433,0
decl (Decl
n "P1LY_GPIO_3"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 434,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,37000,5200"
st "P1LY_GPIO_3     : std_logic"
)
)
*54 (Net
uid 435,0
decl (Decl
n "P1LY_GPIO_9"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 436,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14800,37000,15600"
st "P1LY_GPIO_9     : std_logic"
)
)
*55 (Net
uid 437,0
decl (Decl
n "P1LY_GPIO_4"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 438,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,37000,6000"
st "P1LY_GPIO_4     : std_logic"
)
)
*56 (Net
uid 439,0
decl (Decl
n "P1LY_GPIO_10"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 440,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,37000,12400"
st "P1LY_GPIO_10    : std_logic"
)
)
*57 (Net
uid 441,0
decl (Decl
n "P1LY_LIFE_SIGN"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 442,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,37000,6800"
st "P1LY_LIFE_SIGN  : std_logic"
)
)
*58 (Net
uid 443,0
decl (Decl
n "P1LY_SSI_TXD"
t "std_logic"
o 15
suid 15,0
)
declText (MLText
uid 444,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,37000,9200"
st "P1LY_SSI_TXD    : std_logic"
)
)
*59 (Net
uid 445,0
decl (Decl
n "P1LY_SSI_RXD"
t "std_logic"
o 16
suid 16,0
)
declText (MLText
uid 446,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20400,37000,21200"
st "P1LY_SSI_RXD    : std_logic"
)
)
*60 (Net
uid 447,0
decl (Decl
n "P1LY_DCD"
t "std_logic"
o 17
suid 17,0
)
declText (MLText
uid 448,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,37000,10800"
st "P1LY_DCD        : std_logic"
)
)
*61 (Net
uid 449,0
decl (Decl
n "P1LY_SSI_CLK"
t "std_logic"
o 18
suid 18,0
)
declText (MLText
uid 450,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18800,37000,19600"
st "P1LY_SSI_CLK    : std_logic"
)
)
*62 (Net
uid 451,0
decl (Decl
n "P1LY_RS485_EN1"
t "std_logic"
o 19
suid 19,0
)
declText (MLText
uid 452,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15600,37000,16400"
st "P1LY_RS485_EN1  : std_logic"
)
)
*63 (Net
uid 453,0
decl (Decl
n "P1LY_RS485_TX1"
t "std_logic"
o 20
suid 20,0
)
declText (MLText
uid 454,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17200,37000,18000"
st "P1LY_RS485_TX1  : std_logic"
)
)
*64 (Net
uid 455,0
decl (Decl
n "P1LY_RS485_RX1"
t "std_logic"
o 21
suid 21,0
)
declText (MLText
uid 456,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,37000,7600"
st "P1LY_RS485_RX1  : std_logic"
)
)
*65 (Net
uid 457,0
decl (Decl
n "P1LY_RS485_EN2"
t "std_logic"
o 22
suid 22,0
)
declText (MLText
uid 458,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16400,37000,17200"
st "P1LY_RS485_EN2  : std_logic"
)
)
*66 (Net
uid 459,0
decl (Decl
n "P1LY_RS485_TX2"
t "std_logic"
o 23
suid 23,0
)
declText (MLText
uid 460,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18000,37000,18800"
st "P1LY_RS485_TX2  : std_logic"
)
)
*67 (Net
uid 461,0
decl (Decl
n "P1LY_RS485_RX2"
t "std_logic"
o 24
suid 24,0
)
declText (MLText
uid 462,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,37000,8400"
st "P1LY_RS485_RX2  : std_logic"
)
)
*68 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "46000,11000,56000,11000"
pts [
"56000,11000"
"46000,11000"
]
)
start &17
end &21
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
isHidden 1
)
xt "53000,10000,59100,11000"
st "P1LY_SSI_FSP"
blo "53000,10800"
tm "WireNameMgr"
)
)
on &44
)
*69 (Wire
uid 277,0
shape (OrthoPolyLine
uid 278,0
va (VaSet
vasetType 3
)
xt "46000,13000,56000,13000"
pts [
"56000,13000"
"46000,13000"
]
)
start &18
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282,0
va (VaSet
isHidden 1
)
xt "53000,12000,59800,13000"
st "P1LY_WARNING"
blo "53000,12800"
tm "WireNameMgr"
)
)
on &45
)
*70 (Wire
uid 283,0
shape (OrthoPolyLine
uid 284,0
va (VaSet
vasetType 3
)
xt "46000,14000,56000,14000"
pts [
"46000,14000"
"56000,14000"
]
)
start &21
end &19
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
isHidden 1
)
xt "48000,13000,53700,14000"
st "P1LY_ALARM"
blo "48000,13800"
tm "WireNameMgr"
)
)
on &46
)
*71 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "46000,16000,54000,16000"
pts [
"54000,16000"
"46000,16000"
]
)
start &20
end &21
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
)
xt "51000,15000,58600,16000"
st "P1LY_GPIO_0_LOS"
blo "51000,15800"
tm "WireNameMgr"
)
)
on &47
)
*72 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "46000,17000,54000,17000"
pts [
"46000,17000"
"54000,17000"
]
)
start &21
end &25
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
)
xt "48000,16000,53700,17000"
st "P1LY_GPIO_5"
blo "48000,16800"
tm "WireNameMgr"
)
)
on &48
)
*73 (Wire
uid 301,0
shape (OrthoPolyLine
uid 302,0
va (VaSet
vasetType 3
)
xt "46000,19000,54000,19000"
pts [
"54000,19000"
"46000,19000"
]
)
start &26
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306,0
va (VaSet
isHidden 1
)
xt "51000,18000,56700,19000"
st "P1LY_GPIO_1"
blo "51000,18800"
tm "WireNameMgr"
)
)
on &49
)
*74 (Wire
uid 307,0
shape (OrthoPolyLine
uid 308,0
va (VaSet
vasetType 3
)
xt "46000,20000,54000,20000"
pts [
"46000,20000"
"54000,20000"
]
)
start &21
end &27
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312,0
va (VaSet
isHidden 1
)
xt "48000,19000,53700,20000"
st "P1LY_GPIO_7"
blo "48000,19800"
tm "WireNameMgr"
)
)
on &50
)
*75 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
)
xt "46000,22000,54000,22000"
pts [
"54000,22000"
"46000,22000"
]
)
start &28
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
isHidden 1
)
xt "51000,21000,56700,22000"
st "P1LY_GPIO_2"
blo "51000,21800"
tm "WireNameMgr"
)
)
on &51
)
*76 (Wire
uid 319,0
shape (OrthoPolyLine
uid 320,0
va (VaSet
vasetType 3
)
xt "46000,23000,54000,23000"
pts [
"46000,23000"
"54000,23000"
]
)
start &21
end &29
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
isHidden 1
)
xt "48000,22000,53700,23000"
st "P1LY_GPIO_8"
blo "48000,22800"
tm "WireNameMgr"
)
)
on &52
)
*77 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
)
xt "46000,25000,54000,25000"
pts [
"54000,25000"
"46000,25000"
]
)
start &30
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
isHidden 1
)
xt "51000,24000,56700,25000"
st "P1LY_GPIO_3"
blo "51000,24800"
tm "WireNameMgr"
)
)
on &53
)
*78 (Wire
uid 331,0
shape (OrthoPolyLine
uid 332,0
va (VaSet
vasetType 3
)
xt "46000,26000,54000,26000"
pts [
"46000,26000"
"54000,26000"
]
)
start &21
end &31
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
)
xt "48000,25000,53700,26000"
st "P1LY_GPIO_9"
blo "48000,25800"
tm "WireNameMgr"
)
)
on &54
)
*79 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "46000,28000,54000,28000"
pts [
"54000,28000"
"46000,28000"
]
)
start &32
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
)
xt "51000,27000,56700,28000"
st "P1LY_GPIO_4"
blo "51000,27800"
tm "WireNameMgr"
)
)
on &55
)
*80 (Wire
uid 343,0
shape (OrthoPolyLine
uid 344,0
va (VaSet
vasetType 3
)
xt "46000,29000,54000,29000"
pts [
"46000,29000"
"54000,29000"
]
)
start &21
end &33
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 348,0
va (VaSet
isHidden 1
)
xt "48000,28000,54100,29000"
st "P1LY_GPIO_10"
blo "48000,28800"
tm "WireNameMgr"
)
)
on &56
)
*81 (Wire
uid 349,0
shape (OrthoPolyLine
uid 350,0
va (VaSet
vasetType 3
)
xt "46000,10000,56000,10000"
pts [
"56000,10000"
"46000,10000"
]
)
start &16
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 354,0
va (VaSet
isHidden 1
)
xt "53000,9000,59900,10000"
st "P1LY_LIFE_SIGN"
blo "53000,9800"
tm "WireNameMgr"
)
)
on &57
)
*82 (Wire
uid 355,0
shape (OrthoPolyLine
uid 356,0
va (VaSet
vasetType 3
)
xt "46000,5000,56000,5000"
pts [
"56000,5000"
"46000,5000"
]
)
start &12
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 360,0
va (VaSet
isHidden 1
)
xt "53000,4000,59200,5000"
st "P1LY_SSI_TXD"
blo "53000,4800"
tm "WireNameMgr"
)
)
on &58
)
*83 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
)
xt "46000,6000,56000,6000"
pts [
"56000,6000"
"46000,6000"
]
)
start &13
end &21
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
isHidden 1
)
xt "53000,5000,59300,6000"
st "P1LY_SSI_RXD"
blo "53000,5800"
tm "WireNameMgr"
)
)
on &59
)
*84 (Wire
uid 367,0
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
)
xt "46000,7000,56000,7000"
pts [
"56000,7000"
"46000,7000"
]
)
start &14
end &21
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
isHidden 1
)
xt "53000,6000,57400,7000"
st "P1LY_DCD"
blo "53000,6800"
tm "WireNameMgr"
)
)
on &60
)
*85 (Wire
uid 373,0
shape (OrthoPolyLine
uid 374,0
va (VaSet
vasetType 3
)
xt "46000,8000,56000,8000"
pts [
"56000,8000"
"46000,8000"
]
)
start &15
end &21
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
isHidden 1
)
xt "53000,7000,59100,8000"
st "P1LY_SSI_CLK"
blo "53000,7800"
tm "WireNameMgr"
)
)
on &61
)
*86 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "46000,33000,52000,33000"
pts [
"46000,33000"
"52000,33000"
]
)
start &37
end &34
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
isHidden 1
)
xt "48000,32000,55200,33000"
st "P1LY_RS485_EN1"
blo "48000,32800"
tm "WireNameMgr"
)
)
on &62
)
*87 (Wire
uid 385,0
shape (OrthoPolyLine
uid 386,0
va (VaSet
vasetType 3
)
xt "46000,35000,52000,35000"
pts [
"52000,35000"
"46000,35000"
]
)
start &35
end &37
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 390,0
va (VaSet
isHidden 1
)
xt "49000,34000,56100,35000"
st "P1LY_RS485_TX1"
blo "49000,34800"
tm "WireNameMgr"
)
)
on &63
)
*88 (Wire
uid 391,0
shape (OrthoPolyLine
uid 392,0
va (VaSet
vasetType 3
)
xt "46000,36000,52000,36000"
pts [
"46000,36000"
"52000,36000"
]
)
start &37
end &36
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
isHidden 1
)
xt "48000,35000,55200,36000"
st "P1LY_RS485_RX1"
blo "48000,35800"
tm "WireNameMgr"
)
)
on &64
)
*89 (Wire
uid 397,0
shape (OrthoPolyLine
uid 398,0
va (VaSet
vasetType 3
)
xt "46000,39000,52000,39000"
pts [
"46000,39000"
"52000,39000"
]
)
start &37
end &41
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
isHidden 1
)
xt "48000,38000,55200,39000"
st "P1LY_RS485_EN2"
blo "48000,38800"
tm "WireNameMgr"
)
)
on &65
)
*90 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
)
xt "46000,41000,52000,41000"
pts [
"46000,41000"
"52000,41000"
]
)
start &37
end &42
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
isHidden 1
)
xt "48000,40000,55100,41000"
st "P1LY_RS485_TX2"
blo "48000,40800"
tm "WireNameMgr"
)
)
on &66
)
*91 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "46000,42000,52000,42000"
pts [
"46000,42000"
"52000,42000"
]
)
start &37
end &43
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
)
xt "48000,41000,55200,42000"
st "P1LY_RS485_RX2"
blo "48000,41800"
tm "WireNameMgr"
)
)
on &67
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *92 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*94 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*96 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*97 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*98 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*99 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*100 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*101 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "263,110,1281,800"
viewArea "43258,-7959,80894,17948"
cachedDiagramExtent "0,0,73000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 652,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*120 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*122 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,21200,27100,22200"
st "Diagram Signals:"
blo "20000,22000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 24,0
usingSuid 1
emptyRow *123 (LEmptyRow
)
uid 54,0
optionalChildren [
*124 (RefLabelRowHdr
)
*125 (TitleRowHdr
)
*126 (FilterRowHdr
)
*127 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*128 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*129 (GroupColHdr
tm "GroupColHdrMgr"
)
*130 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*131 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*132 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*133 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*134 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*135 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*136 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_SSI_FSP"
t "std_logic"
o 1
suid 1,0
)
)
uid 463,0
)
*137 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_WARNING"
t "std_logic"
o 2
suid 2,0
)
)
uid 465,0
)
*138 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_ALARM"
t "std_logic"
o 3
suid 3,0
)
)
uid 467,0
)
*139 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_GPIO_0_LOS"
t "std_logic"
o 4
suid 4,0
)
)
uid 469,0
)
*140 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_GPIO_5"
t "std_logic"
o 5
suid 5,0
)
)
uid 471,0
)
*141 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_GPIO_1"
t "std_logic"
o 6
suid 6,0
)
)
uid 473,0
)
*142 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_GPIO_7"
t "std_logic"
o 7
suid 7,0
)
)
uid 475,0
)
*143 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_GPIO_2"
t "std_logic"
o 8
suid 8,0
)
)
uid 477,0
)
*144 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_GPIO_8"
t "std_logic"
o 9
suid 9,0
)
)
uid 479,0
)
*145 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_GPIO_3"
t "std_logic"
o 10
suid 10,0
)
)
uid 481,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_GPIO_9"
t "std_logic"
o 11
suid 11,0
)
)
uid 483,0
)
*147 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_GPIO_4"
t "std_logic"
o 12
suid 12,0
)
)
uid 485,0
)
*148 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_GPIO_10"
t "std_logic"
o 13
suid 13,0
)
)
uid 487,0
)
*149 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_LIFE_SIGN"
t "std_logic"
o 14
suid 14,0
)
)
uid 489,0
)
*150 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_SSI_TXD"
t "std_logic"
o 15
suid 15,0
)
)
uid 491,0
)
*151 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_SSI_RXD"
t "std_logic"
o 16
suid 16,0
)
)
uid 493,0
)
*152 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_DCD"
t "std_logic"
o 17
suid 17,0
)
)
uid 495,0
)
*153 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_SSI_CLK"
t "std_logic"
o 18
suid 18,0
)
)
uid 497,0
)
*154 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_EN1"
t "std_logic"
o 19
suid 19,0
)
)
uid 499,0
)
*155 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_TX1"
t "std_logic"
o 20
suid 20,0
)
)
uid 501,0
)
*156 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_RS485_RX1"
t "std_logic"
o 21
suid 21,0
)
)
uid 503,0
)
*157 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_EN2"
t "std_logic"
o 22
suid 22,0
)
)
uid 505,0
)
*158 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P1LY_RS485_TX2"
t "std_logic"
o 23
suid 23,0
)
)
uid 507,0
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "P1LY_RS485_RX2"
t "std_logic"
o 24
suid 24,0
)
)
uid 509,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*160 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *161 (MRCItem
litem &123
pos 24
dimension 20
)
uid 69,0
optionalChildren [
*162 (MRCItem
litem &124
pos 0
dimension 20
uid 70,0
)
*163 (MRCItem
litem &125
pos 1
dimension 23
uid 71,0
)
*164 (MRCItem
litem &126
pos 2
hidden 1
dimension 20
uid 72,0
)
*165 (MRCItem
litem &136
pos 0
dimension 20
uid 464,0
)
*166 (MRCItem
litem &137
pos 1
dimension 20
uid 466,0
)
*167 (MRCItem
litem &138
pos 2
dimension 20
uid 468,0
)
*168 (MRCItem
litem &139
pos 3
dimension 20
uid 470,0
)
*169 (MRCItem
litem &140
pos 4
dimension 20
uid 472,0
)
*170 (MRCItem
litem &141
pos 5
dimension 20
uid 474,0
)
*171 (MRCItem
litem &142
pos 6
dimension 20
uid 476,0
)
*172 (MRCItem
litem &143
pos 7
dimension 20
uid 478,0
)
*173 (MRCItem
litem &144
pos 8
dimension 20
uid 480,0
)
*174 (MRCItem
litem &145
pos 9
dimension 20
uid 482,0
)
*175 (MRCItem
litem &146
pos 10
dimension 20
uid 484,0
)
*176 (MRCItem
litem &147
pos 11
dimension 20
uid 486,0
)
*177 (MRCItem
litem &148
pos 12
dimension 20
uid 488,0
)
*178 (MRCItem
litem &149
pos 13
dimension 20
uid 490,0
)
*179 (MRCItem
litem &150
pos 14
dimension 20
uid 492,0
)
*180 (MRCItem
litem &151
pos 15
dimension 20
uid 494,0
)
*181 (MRCItem
litem &152
pos 16
dimension 20
uid 496,0
)
*182 (MRCItem
litem &153
pos 17
dimension 20
uid 498,0
)
*183 (MRCItem
litem &154
pos 18
dimension 20
uid 500,0
)
*184 (MRCItem
litem &155
pos 19
dimension 20
uid 502,0
)
*185 (MRCItem
litem &156
pos 20
dimension 20
uid 504,0
)
*186 (MRCItem
litem &157
pos 21
dimension 20
uid 506,0
)
*187 (MRCItem
litem &158
pos 22
dimension 20
uid 508,0
)
*188 (MRCItem
litem &159
pos 23
dimension 20
uid 510,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*189 (MRCItem
litem &127
pos 0
dimension 20
uid 74,0
)
*190 (MRCItem
litem &129
pos 1
dimension 50
uid 75,0
)
*191 (MRCItem
litem &130
pos 2
dimension 100
uid 76,0
)
*192 (MRCItem
litem &131
pos 3
dimension 50
uid 77,0
)
*193 (MRCItem
litem &132
pos 4
dimension 100
uid 78,0
)
*194 (MRCItem
litem &133
pos 5
dimension 100
uid 79,0
)
*195 (MRCItem
litem &134
pos 6
dimension 50
uid 80,0
)
*196 (MRCItem
litem &135
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *197 (LEmptyRow
)
uid 83,0
optionalChildren [
*198 (RefLabelRowHdr
)
*199 (TitleRowHdr
)
*200 (FilterRowHdr
)
*201 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*202 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*203 (GroupColHdr
tm "GroupColHdrMgr"
)
*204 (NameColHdr
tm "GenericNameColHdrMgr"
)
*205 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*206 (InitColHdr
tm "GenericValueColHdrMgr"
)
*207 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*208 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*209 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *210 (MRCItem
litem &197
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*211 (MRCItem
litem &198
pos 0
dimension 20
uid 98,0
)
*212 (MRCItem
litem &199
pos 1
dimension 23
uid 99,0
)
*213 (MRCItem
litem &200
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*214 (MRCItem
litem &201
pos 0
dimension 20
uid 102,0
)
*215 (MRCItem
litem &203
pos 1
dimension 50
uid 103,0
)
*216 (MRCItem
litem &204
pos 2
dimension 100
uid 104,0
)
*217 (MRCItem
litem &205
pos 3
dimension 100
uid 105,0
)
*218 (MRCItem
litem &206
pos 4
dimension 50
uid 106,0
)
*219 (MRCItem
litem &207
pos 5
dimension 50
uid 107,0
)
*220 (MRCItem
litem &208
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
