
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 14)  (89 543)  (89 543)  routing T_2_33.span4_horz_r_7 <X> T_2_33.lc_trk_g1_7
 (7 14)  (91 543)  (91 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (92 542)  (92 542)  routing T_2_33.span4_horz_r_7 <X> T_2_33.lc_trk_g1_7


IO_Tile_3_33

 (5 0)  (143 528)  (143 528)  routing T_3_33.span4_horz_r_9 <X> T_3_33.lc_trk_g0_1
 (7 0)  (145 528)  (145 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (146 528)  (146 528)  routing T_3_33.span4_horz_r_9 <X> T_3_33.lc_trk_g0_1
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (12 4)  (160 532)  (160 532)  routing T_3_33.lc_trk_g1_1 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (5 8)  (143 536)  (143 536)  routing T_3_33.span4_horz_r_1 <X> T_3_33.lc_trk_g1_1
 (7 8)  (145 536)  (145 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (8 9)  (146 537)  (146 537)  routing T_3_33.span4_horz_r_1 <X> T_3_33.lc_trk_g1_1
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (4 6)  (196 535)  (196 535)  routing T_4_33.span12_vert_6 <X> T_4_33.lc_trk_g0_6
 (4 7)  (196 534)  (196 534)  routing T_4_33.span12_vert_6 <X> T_4_33.lc_trk_g0_6
 (5 7)  (197 534)  (197 534)  routing T_4_33.span12_vert_6 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 1)  (250 529)  (250 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (5 1)  (251 529)  (251 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (6 1)  (252 529)  (252 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (11 2)  (267 531)  (267 531)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_l_13
 (12 2)  (268 531)  (268 531)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_l_13
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (11 12)  (267 540)  (267 540)  routing T_5_33.span4_vert_19 <X> T_5_33.span4_horz_l_15
 (12 12)  (268 540)  (268 540)  routing T_5_33.span4_vert_19 <X> T_5_33.span4_horz_l_15


IO_Tile_7_33

 (11 2)  (375 531)  (375 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (12 2)  (376 531)  (376 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (17 14)  (401 543)  (401 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (12 4)  (472 532)  (472 532)  routing T_9_33.lc_trk_g1_1 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (5 8)  (455 536)  (455 536)  routing T_9_33.span12_vert_1 <X> T_9_33.lc_trk_g1_1
 (7 8)  (457 536)  (457 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (458 536)  (458 536)  routing T_9_33.span12_vert_1 <X> T_9_33.lc_trk_g1_1
 (8 9)  (458 537)  (458 537)  routing T_9_33.span12_vert_1 <X> T_9_33.lc_trk_g1_1


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_2 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (6 11)  (510 538)  (510 538)  routing T_10_33.span12_vert_10 <X> T_10_33.lc_trk_g1_2
 (7 11)  (511 538)  (511 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (526 538)  (526 538)  routing T_10_33.lc_trk_g1_2 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (5 0)  (563 528)  (563 528)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (6 0)  (564 528)  (564 528)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (7 0)  (565 528)  (565 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (566 528)  (566 528)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (8 1)  (566 529)  (566 529)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (12 4)  (580 532)  (580 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (581 532)  (581 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (563 540)  (563 540)  routing T_11_33.span12_vert_5 <X> T_11_33.lc_trk_g1_5
 (7 12)  (565 540)  (565 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (566 540)  (566 540)  routing T_11_33.span12_vert_5 <X> T_11_33.lc_trk_g1_5
 (8 13)  (566 541)  (566 541)  routing T_11_33.span12_vert_5 <X> T_11_33.lc_trk_g1_5
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_19_33

 (5 0)  (999 528)  (999 528)  routing T_19_33.span4_vert_25 <X> T_19_33.lc_trk_g0_1
 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_25 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1002 529)  (1002 529)  routing T_19_33.span4_vert_25 <X> T_19_33.lc_trk_g0_1
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_1 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (6 6)  (1054 535)  (1054 535)  routing T_20_33.span12_vert_15 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (6 8)  (1054 536)  (1054 536)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g1_1
 (7 8)  (1055 536)  (1055 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (1056 536)  (1056 536)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g1_1
 (8 9)  (1056 537)  (1056 537)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g1_1
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (8 1)  (1368 529)  (1368 529)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_34 <X> T_27_33.lc_trk_g0_2
 (5 3)  (1419 530)  (1419 530)  routing T_27_33.span4_vert_34 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_34 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (4 11)  (1526 538)  (1526 538)  routing T_29_33.span4_vert_26 <X> T_29_33.lc_trk_g1_2
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_vert_26 <X> T_29_33.lc_trk_g1_2
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span4_vert_26 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 6)  (1581 535)  (1581 535)  routing T_30_33.span4_vert_23 <X> T_30_33.lc_trk_g0_7
 (6 6)  (1582 535)  (1582 535)  routing T_30_33.span4_vert_23 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (5 11)  (1635 538)  (1635 538)  routing T_31_33.span4_vert_18 <X> T_31_33.lc_trk_g1_2
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span4_vert_18 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_5_32

 (11 6)  (245 518)  (245 518)  routing T_5_32.sp4_v_b_9 <X> T_5_32.sp4_v_t_40
 (13 6)  (247 518)  (247 518)  routing T_5_32.sp4_v_b_9 <X> T_5_32.sp4_v_t_40


LogicTile_11_32

 (9 7)  (555 519)  (555 519)  routing T_11_32.sp4_v_b_4 <X> T_11_32.sp4_v_t_41


LogicTile_22_32

 (8 4)  (1152 516)  (1152 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4
 (9 4)  (1153 516)  (1153 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4
 (10 4)  (1154 516)  (1154 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4


LogicTile_26_32

 (8 7)  (1356 519)  (1356 519)  routing T_26_32.sp4_h_l_41 <X> T_26_32.sp4_v_t_41


LogicTile_15_31

 (8 0)  (770 496)  (770 496)  routing T_15_31.sp4_v_b_7 <X> T_15_31.sp4_h_r_1
 (9 0)  (771 496)  (771 496)  routing T_15_31.sp4_v_b_7 <X> T_15_31.sp4_h_r_1
 (10 0)  (772 496)  (772 496)  routing T_15_31.sp4_v_b_7 <X> T_15_31.sp4_h_r_1


LogicTile_19_31

 (8 3)  (990 499)  (990 499)  routing T_19_31.sp4_h_l_36 <X> T_19_31.sp4_v_t_36


LogicTile_23_31

 (8 12)  (1206 508)  (1206 508)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_h_r_10
 (9 12)  (1207 508)  (1207 508)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_h_r_10
 (10 12)  (1208 508)  (1208 508)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_h_r_10


LogicTile_27_31

 (8 15)  (1410 511)  (1410 511)  routing T_27_31.sp4_h_l_47 <X> T_27_31.sp4_v_t_47


LogicTile_29_31

 (11 2)  (1521 498)  (1521 498)  routing T_29_31.sp4_v_b_11 <X> T_29_31.sp4_v_t_39
 (12 3)  (1522 499)  (1522 499)  routing T_29_31.sp4_v_b_11 <X> T_29_31.sp4_v_t_39


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (6 4)  (11 484)  (11 484)  routing T_0_30.span12_horz_21 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (8 5)  (9 485)  (9 485)  routing T_0_30.span12_horz_21 <X> T_0_30.lc_trk_g0_5
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 488)  (11 488)  routing T_0_30.span12_horz_9 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 10)  (75 490)  (75 490)  routing T_2_30.sp12_h_r_1 <X> T_2_30.sp12_h_l_22
 (3 11)  (75 491)  (75 491)  routing T_2_30.sp12_h_r_1 <X> T_2_30.sp12_h_l_22


LogicTile_5_30

 (4 10)  (238 490)  (238 490)  routing T_5_30.sp4_h_r_6 <X> T_5_30.sp4_v_t_43
 (5 11)  (239 491)  (239 491)  routing T_5_30.sp4_h_r_6 <X> T_5_30.sp4_v_t_43


LogicTile_7_30

 (22 1)  (364 481)  (364 481)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (365 481)  (365 481)  routing T_7_30.sp12_h_l_17 <X> T_7_30.lc_trk_g0_2
 (25 1)  (367 481)  (367 481)  routing T_7_30.sp12_h_l_17 <X> T_7_30.lc_trk_g0_2
 (31 2)  (373 482)  (373 482)  routing T_7_30.lc_trk_g0_4 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 482)  (374 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (383 482)  (383 482)  LC_1 Logic Functioning bit
 (43 2)  (385 482)  (385 482)  LC_1 Logic Functioning bit
 (47 2)  (389 482)  (389 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (356 483)  (356 483)  routing T_7_30.sp4_h_r_4 <X> T_7_30.lc_trk_g0_4
 (15 3)  (357 483)  (357 483)  routing T_7_30.sp4_h_r_4 <X> T_7_30.lc_trk_g0_4
 (16 3)  (358 483)  (358 483)  routing T_7_30.sp4_h_r_4 <X> T_7_30.lc_trk_g0_4
 (17 3)  (359 483)  (359 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (369 483)  (369 483)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 483)  (371 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (382 483)  (382 483)  LC_1 Logic Functioning bit
 (42 3)  (384 483)  (384 483)  LC_1 Logic Functioning bit
 (17 5)  (359 485)  (359 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (32 14)  (374 494)  (374 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (383 494)  (383 494)  LC_7 Logic Functioning bit
 (43 14)  (385 494)  (385 494)  LC_7 Logic Functioning bit
 (48 14)  (390 494)  (390 494)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (369 495)  (369 495)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 495)  (371 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 495)  (373 495)  routing T_7_30.lc_trk_g0_2 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (40 15)  (382 495)  (382 495)  LC_7 Logic Functioning bit
 (42 15)  (384 495)  (384 495)  LC_7 Logic Functioning bit


LogicTile_9_30

 (4 11)  (442 491)  (442 491)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_h_l_43


LogicTile_10_30

 (15 8)  (507 488)  (507 488)  routing T_10_30.sp12_v_b_1 <X> T_10_30.lc_trk_g2_1
 (17 8)  (509 488)  (509 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (510 488)  (510 488)  routing T_10_30.sp12_v_b_1 <X> T_10_30.lc_trk_g2_1
 (26 8)  (518 488)  (518 488)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 488)  (524 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 488)  (525 488)  routing T_10_30.lc_trk_g2_1 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 488)  (528 488)  LC_4 Logic Functioning bit
 (38 8)  (530 488)  (530 488)  LC_4 Logic Functioning bit
 (47 8)  (539 488)  (539 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (510 489)  (510 489)  routing T_10_30.sp12_v_b_1 <X> T_10_30.lc_trk_g2_1
 (27 9)  (519 489)  (519 489)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 489)  (520 489)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 489)  (521 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 489)  (529 489)  LC_4 Logic Functioning bit
 (39 9)  (531 489)  (531 489)  LC_4 Logic Functioning bit
 (3 11)  (495 491)  (495 491)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_l_22
 (15 14)  (507 494)  (507 494)  routing T_10_30.sp4_v_t_32 <X> T_10_30.lc_trk_g3_5
 (16 14)  (508 494)  (508 494)  routing T_10_30.sp4_v_t_32 <X> T_10_30.lc_trk_g3_5
 (17 14)  (509 494)  (509 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_11_30

 (16 0)  (562 480)  (562 480)  routing T_11_30.sp4_v_b_9 <X> T_11_30.lc_trk_g0_1
 (17 0)  (563 480)  (563 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 480)  (564 480)  routing T_11_30.sp4_v_b_9 <X> T_11_30.lc_trk_g0_1
 (21 0)  (567 480)  (567 480)  routing T_11_30.sp4_v_b_11 <X> T_11_30.lc_trk_g0_3
 (22 0)  (568 480)  (568 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (569 480)  (569 480)  routing T_11_30.sp4_v_b_11 <X> T_11_30.lc_trk_g0_3
 (18 1)  (564 481)  (564 481)  routing T_11_30.sp4_v_b_9 <X> T_11_30.lc_trk_g0_1
 (21 1)  (567 481)  (567 481)  routing T_11_30.sp4_v_b_11 <X> T_11_30.lc_trk_g0_3
 (10 6)  (556 486)  (556 486)  routing T_11_30.sp4_v_b_11 <X> T_11_30.sp4_h_l_41
 (17 6)  (563 486)  (563 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 8)  (572 488)  (572 488)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (32 8)  (578 488)  (578 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 488)  (582 488)  LC_4 Logic Functioning bit
 (38 8)  (584 488)  (584 488)  LC_4 Logic Functioning bit
 (47 8)  (593 488)  (593 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (573 489)  (573 489)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 489)  (575 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 489)  (577 489)  routing T_11_30.lc_trk_g0_3 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 489)  (583 489)  LC_4 Logic Functioning bit
 (39 9)  (585 489)  (585 489)  LC_4 Logic Functioning bit
 (27 14)  (573 494)  (573 494)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 494)  (575 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 494)  (576 494)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_7/in_1
 (36 14)  (582 494)  (582 494)  LC_7 Logic Functioning bit
 (38 14)  (584 494)  (584 494)  LC_7 Logic Functioning bit
 (41 14)  (587 494)  (587 494)  LC_7 Logic Functioning bit
 (43 14)  (589 494)  (589 494)  LC_7 Logic Functioning bit
 (47 14)  (593 494)  (593 494)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (575 495)  (575 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0


LogicTile_20_30

 (3 13)  (1039 493)  (1039 493)  routing T_20_30.sp12_h_l_22 <X> T_20_30.sp12_h_r_1


LogicTile_22_30

 (3 5)  (1147 485)  (1147 485)  routing T_22_30.sp12_h_l_23 <X> T_22_30.sp12_h_r_0


LogicTile_23_30

 (3 5)  (1201 485)  (1201 485)  routing T_23_30.sp12_h_l_23 <X> T_23_30.sp12_h_r_0


RAM_Tile_25_30

 (1 3)  (1307 483)  (1307 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_r_17


LogicTile_27_30

 (2 0)  (1404 480)  (1404 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_30

 (2 4)  (1458 484)  (1458 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 7)  (1464 487)  (1464 487)  routing T_28_30.sp4_h_l_41 <X> T_28_30.sp4_v_t_41


LogicTile_30_30

 (10 15)  (1574 495)  (1574 495)  routing T_30_30.sp4_h_l_40 <X> T_30_30.sp4_v_t_47


LogicTile_31_30

 (8 11)  (1626 491)  (1626 491)  routing T_31_30.sp4_h_l_42 <X> T_31_30.sp4_v_t_42


LogicTile_5_29

 (9 11)  (243 475)  (243 475)  routing T_5_29.sp4_v_b_11 <X> T_5_29.sp4_v_t_42
 (10 11)  (244 475)  (244 475)  routing T_5_29.sp4_v_b_11 <X> T_5_29.sp4_v_t_42


LogicTile_7_29

 (9 11)  (351 475)  (351 475)  routing T_7_29.sp4_v_b_7 <X> T_7_29.sp4_v_t_42


LogicTile_10_29

 (14 4)  (506 468)  (506 468)  routing T_10_29.sp4_v_b_8 <X> T_10_29.lc_trk_g1_0
 (14 5)  (506 469)  (506 469)  routing T_10_29.sp4_v_b_8 <X> T_10_29.lc_trk_g1_0
 (16 5)  (508 469)  (508 469)  routing T_10_29.sp4_v_b_8 <X> T_10_29.lc_trk_g1_0
 (17 5)  (509 469)  (509 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 8)  (519 472)  (519 472)  routing T_10_29.lc_trk_g1_0 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 472)  (523 472)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 472)  (525 472)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 472)  (526 472)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 472)  (528 472)  LC_4 Logic Functioning bit
 (38 8)  (530 472)  (530 472)  LC_4 Logic Functioning bit
 (36 9)  (528 473)  (528 473)  LC_4 Logic Functioning bit
 (38 9)  (530 473)  (530 473)  LC_4 Logic Functioning bit
 (53 9)  (545 473)  (545 473)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (505 474)  (505 474)  routing T_10_29.sp4_v_b_8 <X> T_10_29.sp4_v_t_45
 (14 14)  (506 478)  (506 478)  routing T_10_29.sp12_v_t_3 <X> T_10_29.lc_trk_g3_4
 (14 15)  (506 479)  (506 479)  routing T_10_29.sp12_v_t_3 <X> T_10_29.lc_trk_g3_4
 (15 15)  (507 479)  (507 479)  routing T_10_29.sp12_v_t_3 <X> T_10_29.lc_trk_g3_4
 (17 15)  (509 479)  (509 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_16_29

 (5 12)  (821 476)  (821 476)  routing T_16_29.sp4_v_b_3 <X> T_16_29.sp4_h_r_9
 (4 13)  (820 477)  (820 477)  routing T_16_29.sp4_v_b_3 <X> T_16_29.sp4_h_r_9
 (6 13)  (822 477)  (822 477)  routing T_16_29.sp4_v_b_3 <X> T_16_29.sp4_h_r_9


LogicTile_20_29

 (5 15)  (1041 479)  (1041 479)  routing T_20_29.sp4_h_l_44 <X> T_20_29.sp4_v_t_44


LogicTile_5_28

 (4 14)  (238 462)  (238 462)  routing T_5_28.sp4_v_b_1 <X> T_5_28.sp4_v_t_44
 (6 14)  (240 462)  (240 462)  routing T_5_28.sp4_v_b_1 <X> T_5_28.sp4_v_t_44


LogicTile_7_28

 (19 7)  (361 455)  (361 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_10_28

 (15 2)  (507 450)  (507 450)  routing T_10_28.sp4_v_b_21 <X> T_10_28.lc_trk_g0_5
 (16 2)  (508 450)  (508 450)  routing T_10_28.sp4_v_b_21 <X> T_10_28.lc_trk_g0_5
 (17 2)  (509 450)  (509 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 12)  (514 460)  (514 460)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (515 460)  (515 460)  routing T_10_28.sp12_v_b_11 <X> T_10_28.lc_trk_g3_3
 (31 12)  (523 460)  (523 460)  routing T_10_28.lc_trk_g0_5 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 460)  (528 460)  LC_6 Logic Functioning bit
 (38 12)  (530 460)  (530 460)  LC_6 Logic Functioning bit
 (47 12)  (539 460)  (539 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (518 461)  (518 461)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 461)  (519 461)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 461)  (520 461)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 461)  (529 461)  LC_6 Logic Functioning bit
 (39 13)  (531 461)  (531 461)  LC_6 Logic Functioning bit


LogicTile_11_28

 (17 6)  (563 454)  (563 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (564 455)  (564 455)  routing T_11_28.sp4_r_v_b_29 <X> T_11_28.lc_trk_g1_5
 (21 14)  (567 462)  (567 462)  routing T_11_28.sp4_v_t_18 <X> T_11_28.lc_trk_g3_7
 (22 14)  (568 462)  (568 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 462)  (569 462)  routing T_11_28.sp4_v_t_18 <X> T_11_28.lc_trk_g3_7
 (27 14)  (573 462)  (573 462)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 462)  (575 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 462)  (576 462)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 462)  (577 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 462)  (579 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 462)  (580 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 462)  (582 462)  LC_7 Logic Functioning bit
 (38 14)  (584 462)  (584 462)  LC_7 Logic Functioning bit
 (47 14)  (593 462)  (593 462)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (31 15)  (577 463)  (577 463)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 463)  (582 463)  LC_7 Logic Functioning bit
 (38 15)  (584 463)  (584 463)  LC_7 Logic Functioning bit


LogicTile_16_28

 (19 3)  (835 451)  (835 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_19_28

 (2 14)  (984 462)  (984 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_20_28

 (3 7)  (1039 455)  (1039 455)  routing T_20_28.sp12_h_l_23 <X> T_20_28.sp12_v_t_23


LogicTile_22_28

 (8 15)  (1152 463)  (1152 463)  routing T_22_28.sp4_h_l_47 <X> T_22_28.sp4_v_t_47


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 4)  (12 436)  (12 436)  routing T_0_27.span12_horz_5 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 436)  (9 436)  routing T_0_27.span12_horz_5 <X> T_0_27.lc_trk_g0_5
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (8 5)  (9 437)  (9 437)  routing T_0_27.span12_horz_5 <X> T_0_27.lc_trk_g0_5
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 442)  (12 442)  routing T_0_27.span12_horz_3 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span12_horz_3 <X> T_0_27.lc_trk_g1_3
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (8 11)  (9 443)  (9 443)  routing T_0_27.span12_horz_3 <X> T_0_27.lc_trk_g1_3
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_7_27

 (17 7)  (359 439)  (359 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (28 8)  (370 440)  (370 440)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 440)  (371 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 440)  (372 440)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 440)  (373 440)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 440)  (374 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 440)  (376 440)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (41 8)  (383 440)  (383 440)  LC_4 Logic Functioning bit
 (43 8)  (385 440)  (385 440)  LC_4 Logic Functioning bit
 (48 8)  (390 440)  (390 440)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (41 9)  (383 441)  (383 441)  LC_4 Logic Functioning bit
 (43 9)  (385 441)  (385 441)  LC_4 Logic Functioning bit
 (17 10)  (359 442)  (359 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (360 443)  (360 443)  routing T_7_27.sp4_r_v_b_37 <X> T_7_27.lc_trk_g2_5


LogicTile_9_27

 (21 0)  (459 432)  (459 432)  routing T_9_27.sp4_v_b_11 <X> T_9_27.lc_trk_g0_3
 (22 0)  (460 432)  (460 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (461 432)  (461 432)  routing T_9_27.sp4_v_b_11 <X> T_9_27.lc_trk_g0_3
 (21 1)  (459 433)  (459 433)  routing T_9_27.sp4_v_b_11 <X> T_9_27.lc_trk_g0_3
 (31 4)  (469 436)  (469 436)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 436)  (471 436)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 436)  (479 436)  LC_2 Logic Functioning bit
 (43 4)  (481 436)  (481 436)  LC_2 Logic Functioning bit
 (26 5)  (464 437)  (464 437)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 437)  (465 437)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 437)  (466 437)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 437)  (467 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (478 437)  (478 437)  LC_2 Logic Functioning bit
 (42 5)  (480 437)  (480 437)  LC_2 Logic Functioning bit
 (51 5)  (489 437)  (489 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 10)  (455 442)  (455 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 12)  (460 444)  (460 444)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (461 444)  (461 444)  routing T_9_27.sp12_v_b_11 <X> T_9_27.lc_trk_g3_3
 (27 14)  (465 446)  (465 446)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 446)  (466 446)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 446)  (467 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (48 14)  (486 446)  (486 446)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (464 447)  (464 447)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 447)  (468 447)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 447)  (474 447)  LC_7 Logic Functioning bit
 (38 15)  (476 447)  (476 447)  LC_7 Logic Functioning bit
 (41 15)  (479 447)  (479 447)  LC_7 Logic Functioning bit
 (43 15)  (481 447)  (481 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (14 0)  (506 432)  (506 432)  routing T_10_27.sp4_v_b_0 <X> T_10_27.lc_trk_g0_0
 (19 0)  (511 432)  (511 432)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (16 1)  (508 433)  (508 433)  routing T_10_27.sp4_v_b_0 <X> T_10_27.lc_trk_g0_0
 (17 1)  (509 433)  (509 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (52 6)  (544 438)  (544 438)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (519 439)  (519 439)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 439)  (520 439)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 439)  (529 439)  LC_3 Logic Functioning bit
 (39 7)  (531 439)  (531 439)  LC_3 Logic Functioning bit
 (40 7)  (532 439)  (532 439)  LC_3 Logic Functioning bit
 (42 7)  (534 439)  (534 439)  LC_3 Logic Functioning bit
 (27 8)  (519 440)  (519 440)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 440)  (520 440)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 440)  (523 440)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 440)  (525 440)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 440)  (526 440)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 440)  (528 440)  LC_4 Logic Functioning bit
 (38 8)  (530 440)  (530 440)  LC_4 Logic Functioning bit
 (47 8)  (539 440)  (539 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (523 441)  (523 441)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 441)  (528 441)  LC_4 Logic Functioning bit
 (38 9)  (530 441)  (530 441)  LC_4 Logic Functioning bit
 (14 12)  (506 444)  (506 444)  routing T_10_27.sp4_v_t_21 <X> T_10_27.lc_trk_g3_0
 (14 13)  (506 445)  (506 445)  routing T_10_27.sp4_v_t_21 <X> T_10_27.lc_trk_g3_0
 (16 13)  (508 445)  (508 445)  routing T_10_27.sp4_v_t_21 <X> T_10_27.lc_trk_g3_0
 (17 13)  (509 445)  (509 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 15)  (514 447)  (514 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 447)  (515 447)  routing T_10_27.sp12_v_b_14 <X> T_10_27.lc_trk_g3_6


LogicTile_11_27

 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 434)  (580 434)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (38 2)  (584 434)  (584 434)  LC_1 Logic Functioning bit
 (27 3)  (573 435)  (573 435)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 435)  (574 435)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 435)  (575 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 435)  (577 435)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 435)  (583 435)  LC_1 Logic Functioning bit
 (39 3)  (585 435)  (585 435)  LC_1 Logic Functioning bit
 (46 3)  (592 435)  (592 435)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (568 436)  (568 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (14 13)  (560 445)  (560 445)  routing T_11_27.sp4_r_v_b_40 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_15_27

 (10 11)  (772 443)  (772 443)  routing T_15_27.sp4_h_l_39 <X> T_15_27.sp4_v_t_42


LogicTile_16_27

 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 5)  (819 437)  (819 437)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0


LogicTile_20_27

 (2 12)  (1038 444)  (1038 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_27

 (10 7)  (1208 439)  (1208 439)  routing T_23_27.sp4_h_l_46 <X> T_23_27.sp4_v_t_41


LogicTile_26_27

 (2 12)  (1350 444)  (1350 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_27

 (12 15)  (1522 447)  (1522 447)  routing T_29_27.sp4_h_l_46 <X> T_29_27.sp4_v_t_46


RAM_Tile_8_26

 (6 2)  (402 418)  (402 418)  routing T_8_26.sp4_v_b_9 <X> T_8_26.sp4_v_t_37
 (5 3)  (401 419)  (401 419)  routing T_8_26.sp4_v_b_9 <X> T_8_26.sp4_v_t_37


LogicTile_11_26

 (14 2)  (560 418)  (560 418)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (31 2)  (577 418)  (577 418)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (587 418)  (587 418)  LC_1 Logic Functioning bit
 (43 2)  (589 418)  (589 418)  LC_1 Logic Functioning bit
 (52 2)  (598 418)  (598 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (560 419)  (560 419)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (16 3)  (562 419)  (562 419)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (572 419)  (572 419)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 419)  (573 419)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (40 3)  (586 419)  (586 419)  LC_1 Logic Functioning bit
 (42 3)  (588 419)  (588 419)  LC_1 Logic Functioning bit
 (22 5)  (568 421)  (568 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (8 11)  (554 427)  (554 427)  routing T_11_26.sp4_v_b_4 <X> T_11_26.sp4_v_t_42
 (10 11)  (556 427)  (556 427)  routing T_11_26.sp4_v_b_4 <X> T_11_26.sp4_v_t_42
 (6 14)  (552 430)  (552 430)  routing T_11_26.sp4_v_b_6 <X> T_11_26.sp4_v_t_44
 (11 14)  (557 430)  (557 430)  routing T_11_26.sp4_v_b_8 <X> T_11_26.sp4_v_t_46
 (5 15)  (551 431)  (551 431)  routing T_11_26.sp4_v_b_6 <X> T_11_26.sp4_v_t_44
 (12 15)  (558 431)  (558 431)  routing T_11_26.sp4_v_b_8 <X> T_11_26.sp4_v_t_46


LogicTile_12_26

 (11 6)  (611 422)  (611 422)  routing T_12_26.sp4_v_b_2 <X> T_12_26.sp4_v_t_40
 (12 7)  (612 423)  (612 423)  routing T_12_26.sp4_v_b_2 <X> T_12_26.sp4_v_t_40


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 402)  (13 402)  routing T_0_25.span12_horz_2 <X> T_0_25.lc_trk_g0_2
 (4 3)  (13 403)  (13 403)  routing T_0_25.span12_horz_2 <X> T_0_25.lc_trk_g0_2
 (5 3)  (12 403)  (12 403)  routing T_0_25.span12_horz_2 <X> T_0_25.lc_trk_g0_2
 (7 3)  (10 403)  (10 403)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (6 9)  (11 409)  (11 409)  routing T_0_25.span12_horz_8 <X> T_0_25.lc_trk_g1_0
 (7 9)  (10 409)  (10 409)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (11 14)  (245 414)  (245 414)  routing T_5_25.sp4_h_r_5 <X> T_5_25.sp4_v_t_46
 (13 14)  (247 414)  (247 414)  routing T_5_25.sp4_h_r_5 <X> T_5_25.sp4_v_t_46
 (12 15)  (246 415)  (246 415)  routing T_5_25.sp4_h_r_5 <X> T_5_25.sp4_v_t_46


LogicTile_6_25

 (17 0)  (305 400)  (305 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (314 400)  (314 400)  routing T_6_25.lc_trk_g0_6 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (31 0)  (319 400)  (319 400)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 400)  (322 400)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 400)  (325 400)  LC_0 Logic Functioning bit
 (39 0)  (327 400)  (327 400)  LC_0 Logic Functioning bit
 (46 0)  (334 400)  (334 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (302 401)  (302 401)  routing T_6_25.sp4_r_v_b_35 <X> T_6_25.lc_trk_g0_0
 (17 1)  (305 401)  (305 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (314 401)  (314 401)  routing T_6_25.lc_trk_g0_6 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 401)  (317 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 401)  (324 401)  LC_0 Logic Functioning bit
 (38 1)  (326 401)  (326 401)  LC_0 Logic Functioning bit
 (25 2)  (313 402)  (313 402)  routing T_6_25.sp4_v_t_3 <X> T_6_25.lc_trk_g0_6
 (22 3)  (310 403)  (310 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (311 403)  (311 403)  routing T_6_25.sp4_v_t_3 <X> T_6_25.lc_trk_g0_6
 (25 3)  (313 403)  (313 403)  routing T_6_25.sp4_v_t_3 <X> T_6_25.lc_trk_g0_6
 (14 6)  (302 406)  (302 406)  routing T_6_25.sp4_v_t_1 <X> T_6_25.lc_trk_g1_4
 (26 6)  (314 406)  (314 406)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (47 6)  (335 406)  (335 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (302 407)  (302 407)  routing T_6_25.sp4_v_t_1 <X> T_6_25.lc_trk_g1_4
 (16 7)  (304 407)  (304 407)  routing T_6_25.sp4_v_t_1 <X> T_6_25.lc_trk_g1_4
 (17 7)  (305 407)  (305 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (315 407)  (315 407)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 407)  (317 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (325 407)  (325 407)  LC_3 Logic Functioning bit
 (39 7)  (327 407)  (327 407)  LC_3 Logic Functioning bit
 (40 7)  (328 407)  (328 407)  LC_3 Logic Functioning bit
 (42 7)  (330 407)  (330 407)  LC_3 Logic Functioning bit
 (29 12)  (317 412)  (317 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 412)  (319 412)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 412)  (322 412)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 412)  (325 412)  LC_6 Logic Functioning bit
 (39 12)  (327 412)  (327 412)  LC_6 Logic Functioning bit
 (48 12)  (336 412)  (336 412)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (37 13)  (325 413)  (325 413)  LC_6 Logic Functioning bit
 (39 13)  (327 413)  (327 413)  LC_6 Logic Functioning bit


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (11 10)  (503 410)  (503 410)  routing T_10_25.sp4_v_b_0 <X> T_10_25.sp4_v_t_45
 (13 10)  (505 410)  (505 410)  routing T_10_25.sp4_v_b_0 <X> T_10_25.sp4_v_t_45


LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (3 14)  (183 398)  (183 398)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (3 15)  (183 399)  (183 399)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22


LogicTile_5_24

 (8 3)  (242 387)  (242 387)  routing T_5_24.sp4_h_r_1 <X> T_5_24.sp4_v_t_36
 (9 3)  (243 387)  (243 387)  routing T_5_24.sp4_h_r_1 <X> T_5_24.sp4_v_t_36


LogicTile_6_24

 (16 8)  (304 392)  (304 392)  routing T_6_24.sp4_v_t_12 <X> T_6_24.lc_trk_g2_1
 (17 8)  (305 392)  (305 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (306 392)  (306 392)  routing T_6_24.sp4_v_t_12 <X> T_6_24.lc_trk_g2_1
 (22 11)  (310 395)  (310 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (311 395)  (311 395)  routing T_6_24.sp4_h_r_30 <X> T_6_24.lc_trk_g2_6
 (24 11)  (312 395)  (312 395)  routing T_6_24.sp4_h_r_30 <X> T_6_24.lc_trk_g2_6
 (25 11)  (313 395)  (313 395)  routing T_6_24.sp4_h_r_30 <X> T_6_24.lc_trk_g2_6
 (26 12)  (314 396)  (314 396)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 396)  (321 396)  routing T_6_24.lc_trk_g2_1 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 396)  (325 396)  LC_6 Logic Functioning bit
 (39 12)  (327 396)  (327 396)  LC_6 Logic Functioning bit
 (26 13)  (314 397)  (314 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 397)  (316 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 397)  (317 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 397)  (324 397)  LC_6 Logic Functioning bit
 (38 13)  (326 397)  (326 397)  LC_6 Logic Functioning bit
 (46 13)  (334 397)  (334 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_7_24



RAM_Tile_8_24

 (5 10)  (401 394)  (401 394)  routing T_8_24.sp4_v_b_6 <X> T_8_24.sp4_h_l_43


LogicTile_9_24

 (8 0)  (446 384)  (446 384)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_h_r_1
 (9 0)  (447 384)  (447 384)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_h_r_1
 (26 2)  (464 386)  (464 386)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 386)  (472 386)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 386)  (479 386)  LC_1 Logic Functioning bit
 (43 2)  (481 386)  (481 386)  LC_1 Logic Functioning bit
 (47 2)  (485 386)  (485 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (465 387)  (465 387)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 387)  (469 387)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 387)  (478 387)  LC_1 Logic Functioning bit
 (42 3)  (480 387)  (480 387)  LC_1 Logic Functioning bit
 (21 4)  (459 388)  (459 388)  routing T_9_24.sp4_v_b_3 <X> T_9_24.lc_trk_g1_3
 (22 4)  (460 388)  (460 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 388)  (461 388)  routing T_9_24.sp4_v_b_3 <X> T_9_24.lc_trk_g1_3
 (14 6)  (452 390)  (452 390)  routing T_9_24.sp4_v_t_1 <X> T_9_24.lc_trk_g1_4
 (21 6)  (459 390)  (459 390)  routing T_9_24.bnr_op_7 <X> T_9_24.lc_trk_g1_7
 (22 6)  (460 390)  (460 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (14 7)  (452 391)  (452 391)  routing T_9_24.sp4_v_t_1 <X> T_9_24.lc_trk_g1_4
 (16 7)  (454 391)  (454 391)  routing T_9_24.sp4_v_t_1 <X> T_9_24.lc_trk_g1_4
 (17 7)  (455 391)  (455 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (459 391)  (459 391)  routing T_9_24.bnr_op_7 <X> T_9_24.lc_trk_g1_7
 (15 8)  (453 392)  (453 392)  routing T_9_24.rgt_op_1 <X> T_9_24.lc_trk_g2_1
 (17 8)  (455 392)  (455 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 392)  (456 392)  routing T_9_24.rgt_op_1 <X> T_9_24.lc_trk_g2_1
 (25 8)  (463 392)  (463 392)  routing T_9_24.rgt_op_2 <X> T_9_24.lc_trk_g2_2
 (22 9)  (460 393)  (460 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 393)  (462 393)  routing T_9_24.rgt_op_2 <X> T_9_24.lc_trk_g2_2
 (14 12)  (452 396)  (452 396)  routing T_9_24.rgt_op_0 <X> T_9_24.lc_trk_g3_0
 (21 12)  (459 396)  (459 396)  routing T_9_24.rgt_op_3 <X> T_9_24.lc_trk_g3_3
 (22 12)  (460 396)  (460 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 396)  (462 396)  routing T_9_24.rgt_op_3 <X> T_9_24.lc_trk_g3_3
 (26 12)  (464 396)  (464 396)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 396)  (466 396)  routing T_9_24.lc_trk_g2_1 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 396)  (471 396)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 396)  (472 396)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 396)  (474 396)  LC_6 Logic Functioning bit
 (37 12)  (475 396)  (475 396)  LC_6 Logic Functioning bit
 (38 12)  (476 396)  (476 396)  LC_6 Logic Functioning bit
 (39 12)  (477 396)  (477 396)  LC_6 Logic Functioning bit
 (41 12)  (479 396)  (479 396)  LC_6 Logic Functioning bit
 (43 12)  (481 396)  (481 396)  LC_6 Logic Functioning bit
 (52 12)  (490 396)  (490 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (453 397)  (453 397)  routing T_9_24.rgt_op_0 <X> T_9_24.lc_trk_g3_0
 (17 13)  (455 397)  (455 397)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (464 397)  (464 397)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 397)  (465 397)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 397)  (467 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 397)  (474 397)  LC_6 Logic Functioning bit
 (37 13)  (475 397)  (475 397)  LC_6 Logic Functioning bit
 (38 13)  (476 397)  (476 397)  LC_6 Logic Functioning bit
 (39 13)  (477 397)  (477 397)  LC_6 Logic Functioning bit
 (40 13)  (478 397)  (478 397)  LC_6 Logic Functioning bit
 (41 13)  (479 397)  (479 397)  LC_6 Logic Functioning bit
 (42 13)  (480 397)  (480 397)  LC_6 Logic Functioning bit
 (43 13)  (481 397)  (481 397)  LC_6 Logic Functioning bit
 (27 14)  (465 398)  (465 398)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 398)  (466 398)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 398)  (467 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 398)  (471 398)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 398)  (474 398)  LC_7 Logic Functioning bit
 (37 14)  (475 398)  (475 398)  LC_7 Logic Functioning bit
 (38 14)  (476 398)  (476 398)  LC_7 Logic Functioning bit
 (39 14)  (477 398)  (477 398)  LC_7 Logic Functioning bit
 (41 14)  (479 398)  (479 398)  LC_7 Logic Functioning bit
 (43 14)  (481 398)  (481 398)  LC_7 Logic Functioning bit
 (52 14)  (490 398)  (490 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (30 15)  (468 399)  (468 399)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 399)  (469 399)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 399)  (474 399)  LC_7 Logic Functioning bit
 (37 15)  (475 399)  (475 399)  LC_7 Logic Functioning bit
 (38 15)  (476 399)  (476 399)  LC_7 Logic Functioning bit
 (39 15)  (477 399)  (477 399)  LC_7 Logic Functioning bit
 (41 15)  (479 399)  (479 399)  LC_7 Logic Functioning bit
 (43 15)  (481 399)  (481 399)  LC_7 Logic Functioning bit
 (48 15)  (486 399)  (486 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_24

 (25 0)  (517 384)  (517 384)  routing T_10_24.sp4_v_b_10 <X> T_10_24.lc_trk_g0_2
 (27 0)  (519 384)  (519 384)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 384)  (520 384)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (39 0)  (531 384)  (531 384)  LC_0 Logic Functioning bit
 (41 0)  (533 384)  (533 384)  LC_0 Logic Functioning bit
 (42 0)  (534 384)  (534 384)  LC_0 Logic Functioning bit
 (44 0)  (536 384)  (536 384)  LC_0 Logic Functioning bit
 (45 0)  (537 384)  (537 384)  LC_0 Logic Functioning bit
 (22 1)  (514 385)  (514 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 385)  (515 385)  routing T_10_24.sp4_v_b_10 <X> T_10_24.lc_trk_g0_2
 (25 1)  (517 385)  (517 385)  routing T_10_24.sp4_v_b_10 <X> T_10_24.lc_trk_g0_2
 (36 1)  (528 385)  (528 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (41 1)  (533 385)  (533 385)  LC_0 Logic Functioning bit
 (42 1)  (534 385)  (534 385)  LC_0 Logic Functioning bit
 (49 1)  (541 385)  (541 385)  Carry_In_Mux bit 

 (0 2)  (492 386)  (492 386)  routing T_10_24.lc_trk_g2_0 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 386)  (506 386)  routing T_10_24.sp4_h_l_1 <X> T_10_24.lc_trk_g0_4
 (27 2)  (519 386)  (519 386)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 386)  (520 386)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 386)  (528 386)  LC_1 Logic Functioning bit
 (39 2)  (531 386)  (531 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (42 2)  (534 386)  (534 386)  LC_1 Logic Functioning bit
 (44 2)  (536 386)  (536 386)  LC_1 Logic Functioning bit
 (45 2)  (537 386)  (537 386)  LC_1 Logic Functioning bit
 (48 2)  (540 386)  (540 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (2 3)  (494 387)  (494 387)  routing T_10_24.lc_trk_g2_0 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (15 3)  (507 387)  (507 387)  routing T_10_24.sp4_h_l_1 <X> T_10_24.lc_trk_g0_4
 (16 3)  (508 387)  (508 387)  routing T_10_24.sp4_h_l_1 <X> T_10_24.lc_trk_g0_4
 (17 3)  (509 387)  (509 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (528 387)  (528 387)  LC_1 Logic Functioning bit
 (39 3)  (531 387)  (531 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (42 3)  (534 387)  (534 387)  LC_1 Logic Functioning bit
 (51 3)  (543 387)  (543 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (493 388)  (493 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (513 388)  (513 388)  routing T_10_24.wire_logic_cluster/lc_3/out <X> T_10_24.lc_trk_g1_3
 (22 4)  (514 388)  (514 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 388)  (517 388)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g1_2
 (27 4)  (519 388)  (519 388)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (39 4)  (531 388)  (531 388)  LC_2 Logic Functioning bit
 (41 4)  (533 388)  (533 388)  LC_2 Logic Functioning bit
 (42 4)  (534 388)  (534 388)  LC_2 Logic Functioning bit
 (44 4)  (536 388)  (536 388)  LC_2 Logic Functioning bit
 (45 4)  (537 388)  (537 388)  LC_2 Logic Functioning bit
 (1 5)  (493 389)  (493 389)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.wire_logic_cluster/lc_7/cen
 (22 5)  (514 389)  (514 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 389)  (522 389)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (39 5)  (531 389)  (531 389)  LC_2 Logic Functioning bit
 (41 5)  (533 389)  (533 389)  LC_2 Logic Functioning bit
 (42 5)  (534 389)  (534 389)  LC_2 Logic Functioning bit
 (27 6)  (519 390)  (519 390)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (39 6)  (531 390)  (531 390)  LC_3 Logic Functioning bit
 (41 6)  (533 390)  (533 390)  LC_3 Logic Functioning bit
 (42 6)  (534 390)  (534 390)  LC_3 Logic Functioning bit
 (45 6)  (537 390)  (537 390)  LC_3 Logic Functioning bit
 (30 7)  (522 391)  (522 391)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 391)  (528 391)  LC_3 Logic Functioning bit
 (39 7)  (531 391)  (531 391)  LC_3 Logic Functioning bit
 (41 7)  (533 391)  (533 391)  LC_3 Logic Functioning bit
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (14 8)  (506 392)  (506 392)  routing T_10_24.sp4_h_l_21 <X> T_10_24.lc_trk_g2_0
 (15 9)  (507 393)  (507 393)  routing T_10_24.sp4_h_l_21 <X> T_10_24.lc_trk_g2_0
 (16 9)  (508 393)  (508 393)  routing T_10_24.sp4_h_l_21 <X> T_10_24.lc_trk_g2_0
 (17 9)  (509 393)  (509 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 12)  (506 396)  (506 396)  routing T_10_24.wire_logic_cluster/lc_0/out <X> T_10_24.lc_trk_g3_0
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 396)  (510 396)  routing T_10_24.wire_logic_cluster/lc_1/out <X> T_10_24.lc_trk_g3_1
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (493 398)  (493 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 399)  (493 399)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.wire_logic_cluster/lc_7/s_r


LogicTile_11_24



LogicTile_12_24

 (12 10)  (612 394)  (612 394)  routing T_12_24.sp4_h_r_5 <X> T_12_24.sp4_h_l_45
 (13 11)  (613 395)  (613 395)  routing T_12_24.sp4_h_r_5 <X> T_12_24.sp4_h_l_45


LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24

 (19 2)  (835 386)  (835 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (12 6)  (828 390)  (828 390)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_l_40


LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_7_23

 (25 2)  (367 370)  (367 370)  routing T_7_23.sp4_v_t_3 <X> T_7_23.lc_trk_g0_6
 (8 3)  (350 371)  (350 371)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_t_36
 (9 3)  (351 371)  (351 371)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_t_36
 (10 3)  (352 371)  (352 371)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_t_36
 (22 3)  (364 371)  (364 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 371)  (365 371)  routing T_7_23.sp4_v_t_3 <X> T_7_23.lc_trk_g0_6
 (25 3)  (367 371)  (367 371)  routing T_7_23.sp4_v_t_3 <X> T_7_23.lc_trk_g0_6
 (26 6)  (368 374)  (368 374)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (31 6)  (373 374)  (373 374)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 374)  (374 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (383 374)  (383 374)  LC_3 Logic Functioning bit
 (43 6)  (385 374)  (385 374)  LC_3 Logic Functioning bit
 (52 6)  (394 374)  (394 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (369 375)  (369 375)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 375)  (370 375)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 375)  (371 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 375)  (373 375)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (40 7)  (382 375)  (382 375)  LC_3 Logic Functioning bit
 (42 7)  (384 375)  (384 375)  LC_3 Logic Functioning bit
 (11 14)  (353 382)  (353 382)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_v_t_46
 (13 14)  (355 382)  (355 382)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_v_t_46
 (12 15)  (354 383)  (354 383)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_v_t_46
 (14 15)  (356 383)  (356 383)  routing T_7_23.sp4_r_v_b_44 <X> T_7_23.lc_trk_g3_4
 (17 15)  (359 383)  (359 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_8_23

 (8 7)  (404 375)  (404 375)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_41
 (9 7)  (405 375)  (405 375)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_41
 (10 7)  (406 375)  (406 375)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_41


LogicTile_9_23

 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 368)  (466 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 368)  (469 368)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 368)  (471 368)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (37 0)  (475 368)  (475 368)  LC_0 Logic Functioning bit
 (38 0)  (476 368)  (476 368)  LC_0 Logic Functioning bit
 (39 0)  (477 368)  (477 368)  LC_0 Logic Functioning bit
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (42 0)  (480 368)  (480 368)  LC_0 Logic Functioning bit
 (43 0)  (481 368)  (481 368)  LC_0 Logic Functioning bit
 (26 1)  (464 369)  (464 369)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 369)  (465 369)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 369)  (466 369)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 369)  (467 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 369)  (468 369)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 369)  (471 369)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.input_2_0
 (36 1)  (474 369)  (474 369)  LC_0 Logic Functioning bit
 (37 1)  (475 369)  (475 369)  LC_0 Logic Functioning bit
 (38 1)  (476 369)  (476 369)  LC_0 Logic Functioning bit
 (39 1)  (477 369)  (477 369)  LC_0 Logic Functioning bit
 (40 1)  (478 369)  (478 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (42 1)  (480 369)  (480 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (51 1)  (489 369)  (489 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 370)  (466 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 370)  (472 370)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (37 2)  (475 370)  (475 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (39 2)  (477 370)  (477 370)  LC_1 Logic Functioning bit
 (40 2)  (478 370)  (478 370)  LC_1 Logic Functioning bit
 (41 2)  (479 370)  (479 370)  LC_1 Logic Functioning bit
 (42 2)  (480 370)  (480 370)  LC_1 Logic Functioning bit
 (43 2)  (481 370)  (481 370)  LC_1 Logic Functioning bit
 (50 2)  (488 370)  (488 370)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (460 371)  (460 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 371)  (461 371)  routing T_9_23.sp4_v_b_22 <X> T_9_23.lc_trk_g0_6
 (24 3)  (462 371)  (462 371)  routing T_9_23.sp4_v_b_22 <X> T_9_23.lc_trk_g0_6
 (27 3)  (465 371)  (465 371)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 371)  (466 371)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 371)  (467 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 371)  (469 371)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 371)  (474 371)  LC_1 Logic Functioning bit
 (37 3)  (475 371)  (475 371)  LC_1 Logic Functioning bit
 (38 3)  (476 371)  (476 371)  LC_1 Logic Functioning bit
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (41 3)  (479 371)  (479 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (21 4)  (459 372)  (459 372)  routing T_9_23.sp4_h_r_11 <X> T_9_23.lc_trk_g1_3
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 372)  (461 372)  routing T_9_23.sp4_h_r_11 <X> T_9_23.lc_trk_g1_3
 (24 4)  (462 372)  (462 372)  routing T_9_23.sp4_h_r_11 <X> T_9_23.lc_trk_g1_3
 (25 4)  (463 372)  (463 372)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g1_2
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 372)  (466 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 372)  (468 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 372)  (469 372)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 372)  (471 372)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (38 4)  (476 372)  (476 372)  LC_2 Logic Functioning bit
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 373)  (468 373)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (26 6)  (464 374)  (464 374)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 374)  (466 374)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 374)  (471 374)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 374)  (472 374)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (38 6)  (476 374)  (476 374)  LC_3 Logic Functioning bit
 (41 6)  (479 374)  (479 374)  LC_3 Logic Functioning bit
 (43 6)  (481 374)  (481 374)  LC_3 Logic Functioning bit
 (27 7)  (465 375)  (465 375)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 375)  (466 375)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 375)  (467 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 375)  (470 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 375)  (471 375)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.input_2_3
 (35 7)  (473 375)  (473 375)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.input_2_3
 (36 7)  (474 375)  (474 375)  LC_3 Logic Functioning bit
 (37 7)  (475 375)  (475 375)  LC_3 Logic Functioning bit
 (39 7)  (477 375)  (477 375)  LC_3 Logic Functioning bit
 (40 7)  (478 375)  (478 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 376)  (456 376)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g2_1
 (21 8)  (459 376)  (459 376)  routing T_9_23.rgt_op_3 <X> T_9_23.lc_trk_g2_3
 (22 8)  (460 376)  (460 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 376)  (462 376)  routing T_9_23.rgt_op_3 <X> T_9_23.lc_trk_g2_3
 (25 8)  (463 376)  (463 376)  routing T_9_23.rgt_op_2 <X> T_9_23.lc_trk_g2_2
 (27 8)  (465 376)  (465 376)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 376)  (469 376)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 376)  (471 376)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 376)  (474 376)  LC_4 Logic Functioning bit
 (37 8)  (475 376)  (475 376)  LC_4 Logic Functioning bit
 (38 8)  (476 376)  (476 376)  LC_4 Logic Functioning bit
 (39 8)  (477 376)  (477 376)  LC_4 Logic Functioning bit
 (41 8)  (479 376)  (479 376)  LC_4 Logic Functioning bit
 (43 8)  (481 376)  (481 376)  LC_4 Logic Functioning bit
 (50 8)  (488 376)  (488 376)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (453 377)  (453 377)  routing T_9_23.tnr_op_0 <X> T_9_23.lc_trk_g2_0
 (17 9)  (455 377)  (455 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (460 377)  (460 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 377)  (462 377)  routing T_9_23.rgt_op_2 <X> T_9_23.lc_trk_g2_2
 (28 9)  (466 377)  (466 377)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 377)  (467 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 377)  (468 377)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 377)  (469 377)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 377)  (474 377)  LC_4 Logic Functioning bit
 (37 9)  (475 377)  (475 377)  LC_4 Logic Functioning bit
 (38 9)  (476 377)  (476 377)  LC_4 Logic Functioning bit
 (39 9)  (477 377)  (477 377)  LC_4 Logic Functioning bit
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (42 9)  (480 377)  (480 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (15 10)  (453 378)  (453 378)  routing T_9_23.rgt_op_5 <X> T_9_23.lc_trk_g2_5
 (17 10)  (455 378)  (455 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 378)  (456 378)  routing T_9_23.rgt_op_5 <X> T_9_23.lc_trk_g2_5
 (21 10)  (459 378)  (459 378)  routing T_9_23.rgt_op_7 <X> T_9_23.lc_trk_g2_7
 (22 10)  (460 378)  (460 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 378)  (462 378)  routing T_9_23.rgt_op_7 <X> T_9_23.lc_trk_g2_7
 (26 10)  (464 378)  (464 378)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 378)  (466 378)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 378)  (469 378)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (40 10)  (478 378)  (478 378)  LC_5 Logic Functioning bit
 (41 10)  (479 378)  (479 378)  LC_5 Logic Functioning bit
 (42 10)  (480 378)  (480 378)  LC_5 Logic Functioning bit
 (43 10)  (481 378)  (481 378)  LC_5 Logic Functioning bit
 (27 11)  (465 379)  (465 379)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 379)  (466 379)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 379)  (468 379)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 379)  (469 379)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 379)  (475 379)  LC_5 Logic Functioning bit
 (39 11)  (477 379)  (477 379)  LC_5 Logic Functioning bit
 (40 11)  (478 379)  (478 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (14 12)  (452 380)  (452 380)  routing T_9_23.rgt_op_0 <X> T_9_23.lc_trk_g3_0
 (15 12)  (453 380)  (453 380)  routing T_9_23.rgt_op_1 <X> T_9_23.lc_trk_g3_1
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 380)  (456 380)  routing T_9_23.rgt_op_1 <X> T_9_23.lc_trk_g3_1
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 380)  (462 380)  routing T_9_23.tnr_op_3 <X> T_9_23.lc_trk_g3_3
 (26 12)  (464 380)  (464 380)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 380)  (471 380)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 380)  (479 380)  LC_6 Logic Functioning bit
 (50 12)  (488 380)  (488 380)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (453 381)  (453 381)  routing T_9_23.rgt_op_0 <X> T_9_23.lc_trk_g3_0
 (17 13)  (455 381)  (455 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (462 381)  (462 381)  routing T_9_23.tnr_op_2 <X> T_9_23.lc_trk_g3_2
 (26 13)  (464 381)  (464 381)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 381)  (465 381)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 381)  (466 381)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 381)  (467 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 381)  (468 381)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (48 13)  (486 381)  (486 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (491 381)  (491 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (449 382)  (449 382)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (13 14)  (451 382)  (451 382)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (14 14)  (452 382)  (452 382)  routing T_9_23.rgt_op_4 <X> T_9_23.lc_trk_g3_4
 (15 14)  (453 382)  (453 382)  routing T_9_23.rgt_op_5 <X> T_9_23.lc_trk_g3_5
 (17 14)  (455 382)  (455 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 382)  (456 382)  routing T_9_23.rgt_op_5 <X> T_9_23.lc_trk_g3_5
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (463 382)  (463 382)  routing T_9_23.rgt_op_6 <X> T_9_23.lc_trk_g3_6
 (26 14)  (464 382)  (464 382)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 382)  (469 382)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 382)  (471 382)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 382)  (472 382)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (37 14)  (475 382)  (475 382)  LC_7 Logic Functioning bit
 (38 14)  (476 382)  (476 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (41 14)  (479 382)  (479 382)  LC_7 Logic Functioning bit
 (43 14)  (481 382)  (481 382)  LC_7 Logic Functioning bit
 (12 15)  (450 383)  (450 383)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_t_46
 (15 15)  (453 383)  (453 383)  routing T_9_23.rgt_op_4 <X> T_9_23.lc_trk_g3_4
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (459 383)  (459 383)  routing T_9_23.sp4_r_v_b_47 <X> T_9_23.lc_trk_g3_7
 (22 15)  (460 383)  (460 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 383)  (462 383)  routing T_9_23.rgt_op_6 <X> T_9_23.lc_trk_g3_6
 (26 15)  (464 383)  (464 383)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 383)  (465 383)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 383)  (466 383)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 383)  (474 383)  LC_7 Logic Functioning bit
 (37 15)  (475 383)  (475 383)  LC_7 Logic Functioning bit
 (38 15)  (476 383)  (476 383)  LC_7 Logic Functioning bit
 (39 15)  (477 383)  (477 383)  LC_7 Logic Functioning bit
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 368)  (520 368)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (41 0)  (533 368)  (533 368)  LC_0 Logic Functioning bit
 (42 0)  (534 368)  (534 368)  LC_0 Logic Functioning bit
 (44 0)  (536 368)  (536 368)  LC_0 Logic Functioning bit
 (45 0)  (537 368)  (537 368)  LC_0 Logic Functioning bit
 (46 0)  (538 368)  (538 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (544 368)  (544 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (528 369)  (528 369)  LC_0 Logic Functioning bit
 (39 1)  (531 369)  (531 369)  LC_0 Logic Functioning bit
 (41 1)  (533 369)  (533 369)  LC_0 Logic Functioning bit
 (42 1)  (534 369)  (534 369)  LC_0 Logic Functioning bit
 (50 1)  (542 369)  (542 369)  Carry_In_Mux bit 

 (0 2)  (492 370)  (492 370)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (498 370)  (498 370)  routing T_10_23.sp4_v_b_9 <X> T_10_23.sp4_v_t_37
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (42 2)  (534 370)  (534 370)  LC_1 Logic Functioning bit
 (44 2)  (536 370)  (536 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (2 3)  (494 371)  (494 371)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (5 3)  (497 371)  (497 371)  routing T_10_23.sp4_v_b_9 <X> T_10_23.sp4_v_t_37
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (41 3)  (533 371)  (533 371)  LC_1 Logic Functioning bit
 (42 3)  (534 371)  (534 371)  LC_1 Logic Functioning bit
 (47 3)  (539 371)  (539 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (492 372)  (492 372)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (1 4)  (493 372)  (493 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 372)  (513 372)  routing T_10_23.wire_logic_cluster/lc_3/out <X> T_10_23.lc_trk_g1_3
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 372)  (517 372)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g1_2
 (27 4)  (519 372)  (519 372)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (39 4)  (531 372)  (531 372)  LC_2 Logic Functioning bit
 (41 4)  (533 372)  (533 372)  LC_2 Logic Functioning bit
 (42 4)  (534 372)  (534 372)  LC_2 Logic Functioning bit
 (44 4)  (536 372)  (536 372)  LC_2 Logic Functioning bit
 (45 4)  (537 372)  (537 372)  LC_2 Logic Functioning bit
 (52 4)  (544 372)  (544 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (492 373)  (492 373)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (1 5)  (493 373)  (493 373)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 373)  (522 373)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (39 5)  (531 373)  (531 373)  LC_2 Logic Functioning bit
 (41 5)  (533 373)  (533 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (51 5)  (543 373)  (543 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 374)  (510 374)  routing T_10_23.wire_logic_cluster/lc_5/out <X> T_10_23.lc_trk_g1_5
 (25 6)  (517 374)  (517 374)  routing T_10_23.wire_logic_cluster/lc_6/out <X> T_10_23.lc_trk_g1_6
 (27 6)  (519 374)  (519 374)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (39 6)  (531 374)  (531 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (42 6)  (534 374)  (534 374)  LC_3 Logic Functioning bit
 (44 6)  (536 374)  (536 374)  LC_3 Logic Functioning bit
 (45 6)  (537 374)  (537 374)  LC_3 Logic Functioning bit
 (46 6)  (538 374)  (538 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (544 374)  (544 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 375)  (522 375)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 375)  (528 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (41 7)  (533 375)  (533 375)  LC_3 Logic Functioning bit
 (42 7)  (534 375)  (534 375)  LC_3 Logic Functioning bit
 (27 8)  (519 376)  (519 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 376)  (520 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 376)  (522 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (39 8)  (531 376)  (531 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (44 8)  (536 376)  (536 376)  LC_4 Logic Functioning bit
 (45 8)  (537 376)  (537 376)  LC_4 Logic Functioning bit
 (14 9)  (506 377)  (506 377)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g2_0
 (15 9)  (507 377)  (507 377)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g2_0
 (16 9)  (508 377)  (508 377)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (47 9)  (539 377)  (539 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (53 9)  (545 377)  (545 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (519 378)  (519 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 378)  (522 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (39 10)  (531 378)  (531 378)  LC_5 Logic Functioning bit
 (41 10)  (533 378)  (533 378)  LC_5 Logic Functioning bit
 (42 10)  (534 378)  (534 378)  LC_5 Logic Functioning bit
 (44 10)  (536 378)  (536 378)  LC_5 Logic Functioning bit
 (45 10)  (537 378)  (537 378)  LC_5 Logic Functioning bit
 (36 11)  (528 379)  (528 379)  LC_5 Logic Functioning bit
 (39 11)  (531 379)  (531 379)  LC_5 Logic Functioning bit
 (41 11)  (533 379)  (533 379)  LC_5 Logic Functioning bit
 (42 11)  (534 379)  (534 379)  LC_5 Logic Functioning bit
 (47 11)  (539 379)  (539 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (545 379)  (545 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (506 380)  (506 380)  routing T_10_23.wire_logic_cluster/lc_0/out <X> T_10_23.lc_trk_g3_0
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g3_1
 (21 12)  (513 380)  (513 380)  routing T_10_23.sp4_v_t_22 <X> T_10_23.lc_trk_g3_3
 (22 12)  (514 380)  (514 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 380)  (515 380)  routing T_10_23.sp4_v_t_22 <X> T_10_23.lc_trk_g3_3
 (27 12)  (519 380)  (519 380)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 380)  (522 380)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (39 12)  (531 380)  (531 380)  LC_6 Logic Functioning bit
 (41 12)  (533 380)  (533 380)  LC_6 Logic Functioning bit
 (42 12)  (534 380)  (534 380)  LC_6 Logic Functioning bit
 (44 12)  (536 380)  (536 380)  LC_6 Logic Functioning bit
 (45 12)  (537 380)  (537 380)  LC_6 Logic Functioning bit
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (513 381)  (513 381)  routing T_10_23.sp4_v_t_22 <X> T_10_23.lc_trk_g3_3
 (30 13)  (522 381)  (522 381)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 381)  (528 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (41 13)  (533 381)  (533 381)  LC_6 Logic Functioning bit
 (42 13)  (534 381)  (534 381)  LC_6 Logic Functioning bit
 (53 13)  (545 381)  (545 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (492 382)  (492 382)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 382)  (493 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 382)  (506 382)  routing T_10_23.wire_logic_cluster/lc_4/out <X> T_10_23.lc_trk_g3_4
 (15 14)  (507 382)  (507 382)  routing T_10_23.sp4_v_t_32 <X> T_10_23.lc_trk_g3_5
 (16 14)  (508 382)  (508 382)  routing T_10_23.sp4_v_t_32 <X> T_10_23.lc_trk_g3_5
 (17 14)  (509 382)  (509 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (513 382)  (513 382)  routing T_10_23.wire_logic_cluster/lc_7/out <X> T_10_23.lc_trk_g3_7
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 382)  (519 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 382)  (522 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 382)  (528 382)  LC_7 Logic Functioning bit
 (39 14)  (531 382)  (531 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (42 14)  (534 382)  (534 382)  LC_7 Logic Functioning bit
 (44 14)  (536 382)  (536 382)  LC_7 Logic Functioning bit
 (45 14)  (537 382)  (537 382)  LC_7 Logic Functioning bit
 (52 14)  (544 382)  (544 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (492 383)  (492 383)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 383)  (493 383)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 383)  (509 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 383)  (522 383)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 383)  (528 383)  LC_7 Logic Functioning bit
 (39 15)  (531 383)  (531 383)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (8 3)  (554 371)  (554 371)  routing T_11_23.sp4_v_b_10 <X> T_11_23.sp4_v_t_36
 (10 3)  (556 371)  (556 371)  routing T_11_23.sp4_v_b_10 <X> T_11_23.sp4_v_t_36


LogicTile_12_23

 (5 2)  (605 370)  (605 370)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_h_l_37
 (4 3)  (604 371)  (604 371)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_h_l_37
 (6 6)  (606 374)  (606 374)  routing T_12_23.sp4_h_l_47 <X> T_12_23.sp4_v_t_38


LogicTile_16_23

 (4 15)  (820 383)  (820 383)  routing T_16_23.sp4_v_b_4 <X> T_16_23.sp4_h_l_44


IO_Tile_0_22

 (6 0)  (11 352)  (11 352)  routing T_0_22.span12_horz_17 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 353)  (9 353)  routing T_0_22.span12_horz_17 <X> T_0_22.lc_trk_g0_1
 (4 2)  (13 354)  (13 354)  routing T_0_22.span12_horz_2 <X> T_0_22.lc_trk_g0_2
 (4 3)  (13 355)  (13 355)  routing T_0_22.span12_horz_2 <X> T_0_22.lc_trk_g0_2
 (5 3)  (12 355)  (12 355)  routing T_0_22.span12_horz_2 <X> T_0_22.lc_trk_g0_2
 (7 3)  (10 355)  (10 355)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g0_2 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_4_22

 (3 10)  (183 362)  (183 362)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_h_l_22
 (3 11)  (183 363)  (183 363)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_h_l_22


LogicTile_6_22

 (15 0)  (303 352)  (303 352)  routing T_6_22.sp4_h_r_1 <X> T_6_22.lc_trk_g0_1
 (16 0)  (304 352)  (304 352)  routing T_6_22.sp4_h_r_1 <X> T_6_22.lc_trk_g0_1
 (17 0)  (305 352)  (305 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (306 353)  (306 353)  routing T_6_22.sp4_h_r_1 <X> T_6_22.lc_trk_g0_1
 (8 3)  (296 355)  (296 355)  routing T_6_22.sp4_h_r_1 <X> T_6_22.sp4_v_t_36
 (9 3)  (297 355)  (297 355)  routing T_6_22.sp4_h_r_1 <X> T_6_22.sp4_v_t_36
 (4 6)  (292 358)  (292 358)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_v_t_38
 (22 6)  (310 358)  (310 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (311 358)  (311 358)  routing T_6_22.sp4_h_r_7 <X> T_6_22.lc_trk_g1_7
 (24 6)  (312 358)  (312 358)  routing T_6_22.sp4_h_r_7 <X> T_6_22.lc_trk_g1_7
 (31 6)  (319 358)  (319 358)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 358)  (322 358)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (41 6)  (329 358)  (329 358)  LC_3 Logic Functioning bit
 (43 6)  (331 358)  (331 358)  LC_3 Logic Functioning bit
 (47 6)  (335 358)  (335 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (293 359)  (293 359)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_v_t_38
 (21 7)  (309 359)  (309 359)  routing T_6_22.sp4_h_r_7 <X> T_6_22.lc_trk_g1_7
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 359)  (319 359)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (328 359)  (328 359)  LC_3 Logic Functioning bit
 (42 7)  (330 359)  (330 359)  LC_3 Logic Functioning bit


LogicTile_7_22

 (22 1)  (364 353)  (364 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (365 353)  (365 353)  routing T_7_22.sp12_h_l_17 <X> T_7_22.lc_trk_g0_2
 (25 1)  (367 353)  (367 353)  routing T_7_22.sp12_h_l_17 <X> T_7_22.lc_trk_g0_2
 (14 6)  (356 358)  (356 358)  routing T_7_22.sp4_h_l_1 <X> T_7_22.lc_trk_g1_4
 (15 7)  (357 359)  (357 359)  routing T_7_22.sp4_h_l_1 <X> T_7_22.lc_trk_g1_4
 (16 7)  (358 359)  (358 359)  routing T_7_22.sp4_h_l_1 <X> T_7_22.lc_trk_g1_4
 (17 7)  (359 359)  (359 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 14)  (368 366)  (368 366)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (32 14)  (374 366)  (374 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (383 366)  (383 366)  LC_7 Logic Functioning bit
 (43 14)  (385 366)  (385 366)  LC_7 Logic Functioning bit
 (51 14)  (393 366)  (393 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (369 367)  (369 367)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 367)  (371 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 367)  (373 367)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (40 15)  (382 367)  (382 367)  LC_7 Logic Functioning bit
 (42 15)  (384 367)  (384 367)  LC_7 Logic Functioning bit


RAM_Tile_8_22

 (4 14)  (400 366)  (400 366)  routing T_8_22.sp4_h_r_9 <X> T_8_22.sp4_v_t_44
 (5 15)  (401 367)  (401 367)  routing T_8_22.sp4_h_r_9 <X> T_8_22.sp4_v_t_44


LogicTile_9_22

 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 352)  (468 352)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 352)  (471 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 352)  (473 352)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_0
 (15 1)  (453 353)  (453 353)  routing T_9_22.bot_op_0 <X> T_9_22.lc_trk_g0_0
 (17 1)  (455 353)  (455 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (460 353)  (460 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (464 353)  (464 353)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 353)  (468 353)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (471 353)  (471 353)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_0
 (35 1)  (473 353)  (473 353)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_0
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (26 2)  (464 354)  (464 354)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 354)  (471 354)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 354)  (472 354)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (42 2)  (480 354)  (480 354)  LC_1 Logic Functioning bit
 (47 2)  (485 354)  (485 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (488 354)  (488 354)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 355)  (466 355)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 355)  (469 355)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (27 4)  (465 356)  (465 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 356)  (468 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 356)  (472 356)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 356)  (475 356)  LC_2 Logic Functioning bit
 (46 4)  (484 356)  (484 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (490 356)  (490 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 357)  (462 357)  routing T_9_22.bot_op_2 <X> T_9_22.lc_trk_g1_2
 (26 5)  (464 357)  (464 357)  routing T_9_22.lc_trk_g0_2 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 357)  (469 357)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 357)  (470 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (474 357)  (474 357)  LC_2 Logic Functioning bit
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (47 5)  (485 357)  (485 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (489 357)  (489 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (491 357)  (491 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 358)  (462 358)  routing T_9_22.top_op_7 <X> T_9_22.lc_trk_g1_7
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 358)  (471 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (43 6)  (481 358)  (481 358)  LC_3 Logic Functioning bit
 (50 6)  (488 358)  (488 358)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (490 358)  (490 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (452 359)  (452 359)  routing T_9_22.top_op_4 <X> T_9_22.lc_trk_g1_4
 (15 7)  (453 359)  (453 359)  routing T_9_22.top_op_4 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (459 359)  (459 359)  routing T_9_22.top_op_7 <X> T_9_22.lc_trk_g1_7
 (42 7)  (480 359)  (480 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 360)  (472 360)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (41 8)  (479 360)  (479 360)  LC_4 Logic Functioning bit
 (43 8)  (481 360)  (481 360)  LC_4 Logic Functioning bit
 (14 9)  (452 361)  (452 361)  routing T_9_22.sp12_v_b_16 <X> T_9_22.lc_trk_g2_0
 (16 9)  (454 361)  (454 361)  routing T_9_22.sp12_v_b_16 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (464 361)  (464 361)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 361)  (465 361)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 361)  (470 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (471 361)  (471 361)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.input_2_4
 (34 9)  (472 361)  (472 361)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.input_2_4
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (15 10)  (453 362)  (453 362)  routing T_9_22.sp4_v_t_32 <X> T_9_22.lc_trk_g2_5
 (16 10)  (454 362)  (454 362)  routing T_9_22.sp4_v_t_32 <X> T_9_22.lc_trk_g2_5
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (459 362)  (459 362)  routing T_9_22.wire_logic_cluster/lc_7/out <X> T_9_22.lc_trk_g2_7
 (22 10)  (460 362)  (460 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 362)  (463 362)  routing T_9_22.sp4_v_b_38 <X> T_9_22.lc_trk_g2_6
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (37 10)  (475 362)  (475 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (41 10)  (479 362)  (479 362)  LC_5 Logic Functioning bit
 (42 10)  (480 362)  (480 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (50 10)  (488 362)  (488 362)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp4_v_b_38 <X> T_9_22.lc_trk_g2_6
 (25 11)  (463 363)  (463 363)  routing T_9_22.sp4_v_b_38 <X> T_9_22.lc_trk_g2_6
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 363)  (468 363)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g0_2 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (37 11)  (475 363)  (475 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (39 11)  (477 363)  (477 363)  LC_5 Logic Functioning bit
 (40 11)  (478 363)  (478 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (42 11)  (480 363)  (480 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (15 12)  (453 364)  (453 364)  routing T_9_22.tnr_op_1 <X> T_9_22.lc_trk_g3_1
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (460 364)  (460 364)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 364)  (462 364)  routing T_9_22.tnr_op_3 <X> T_9_22.lc_trk_g3_3
 (15 13)  (453 365)  (453 365)  routing T_9_22.tnr_op_0 <X> T_9_22.lc_trk_g3_0
 (17 13)  (455 365)  (455 365)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (462 365)  (462 365)  routing T_9_22.tnr_op_2 <X> T_9_22.lc_trk_g3_2
 (16 14)  (454 366)  (454 366)  routing T_9_22.sp12_v_b_21 <X> T_9_22.lc_trk_g3_5
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 366)  (471 366)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 366)  (472 366)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 366)  (474 366)  LC_7 Logic Functioning bit
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (38 14)  (476 366)  (476 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (42 14)  (480 366)  (480 366)  LC_7 Logic Functioning bit
 (43 14)  (481 366)  (481 366)  LC_7 Logic Functioning bit
 (15 15)  (453 367)  (453 367)  routing T_9_22.tnr_op_4 <X> T_9_22.lc_trk_g3_4
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (456 367)  (456 367)  routing T_9_22.sp12_v_b_21 <X> T_9_22.lc_trk_g3_5
 (32 15)  (470 367)  (470 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (471 367)  (471 367)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.input_2_7
 (34 15)  (472 367)  (472 367)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.input_2_7
 (36 15)  (474 367)  (474 367)  LC_7 Logic Functioning bit
 (37 15)  (475 367)  (475 367)  LC_7 Logic Functioning bit
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (39 15)  (477 367)  (477 367)  LC_7 Logic Functioning bit
 (42 15)  (480 367)  (480 367)  LC_7 Logic Functioning bit
 (43 15)  (481 367)  (481 367)  LC_7 Logic Functioning bit


LogicTile_10_22

 (4 7)  (496 359)  (496 359)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_h_l_38
 (3 10)  (495 362)  (495 362)  routing T_10_22.sp12_v_t_22 <X> T_10_22.sp12_h_l_22
 (8 10)  (500 362)  (500 362)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_l_42
 (9 10)  (501 362)  (501 362)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_l_42
 (10 10)  (502 362)  (502 362)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_l_42


LogicTile_12_22

 (11 2)  (611 354)  (611 354)  routing T_12_22.sp4_h_l_44 <X> T_12_22.sp4_v_t_39


LogicTile_16_22

 (19 4)  (835 356)  (835 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (12 4)  (5 340)  (5 340)  routing T_0_21.lc_trk_g1_5 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 340)  (4 340)  routing T_0_21.lc_trk_g1_5 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (5 11)  (12 347)  (12 347)  routing T_0_21.span4_horz_18 <X> T_0_21.lc_trk_g1_2
 (6 11)  (11 347)  (11 347)  routing T_0_21.span4_horz_18 <X> T_0_21.lc_trk_g1_2
 (7 11)  (10 347)  (10 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 348)  (11 348)  routing T_0_21.span12_horz_21 <X> T_0_21.lc_trk_g1_5
 (7 12)  (10 348)  (10 348)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (9 349)  (9 349)  routing T_0_21.span12_horz_21 <X> T_0_21.lc_trk_g1_5
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_2_21

 (3 10)  (75 346)  (75 346)  routing T_2_21.sp12_h_r_1 <X> T_2_21.sp12_h_l_22
 (3 11)  (75 347)  (75 347)  routing T_2_21.sp12_h_r_1 <X> T_2_21.sp12_h_l_22


LogicTile_3_21

 (8 10)  (134 346)  (134 346)  routing T_3_21.sp4_h_r_11 <X> T_3_21.sp4_h_l_42
 (10 10)  (136 346)  (136 346)  routing T_3_21.sp4_h_r_11 <X> T_3_21.sp4_h_l_42


LogicTile_7_21

 (28 0)  (370 336)  (370 336)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 336)  (372 336)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 336)  (373 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 336)  (375 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 336)  (376 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 336)  (378 336)  LC_0 Logic Functioning bit
 (38 0)  (380 336)  (380 336)  LC_0 Logic Functioning bit
 (41 0)  (383 336)  (383 336)  LC_0 Logic Functioning bit
 (43 0)  (385 336)  (385 336)  LC_0 Logic Functioning bit
 (26 1)  (368 337)  (368 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 337)  (372 337)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 337)  (378 337)  LC_0 Logic Functioning bit
 (38 1)  (380 337)  (380 337)  LC_0 Logic Functioning bit
 (27 2)  (369 338)  (369 338)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 338)  (372 338)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (37 2)  (379 338)  (379 338)  LC_1 Logic Functioning bit
 (38 2)  (380 338)  (380 338)  LC_1 Logic Functioning bit
 (39 2)  (381 338)  (381 338)  LC_1 Logic Functioning bit
 (40 2)  (382 338)  (382 338)  LC_1 Logic Functioning bit
 (41 2)  (383 338)  (383 338)  LC_1 Logic Functioning bit
 (43 2)  (385 338)  (385 338)  LC_1 Logic Functioning bit
 (47 2)  (389 338)  (389 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (392 338)  (392 338)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (368 339)  (368 339)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 339)  (369 339)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 339)  (370 339)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 339)  (373 339)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 339)  (378 339)  LC_1 Logic Functioning bit
 (37 3)  (379 339)  (379 339)  LC_1 Logic Functioning bit
 (38 3)  (380 339)  (380 339)  LC_1 Logic Functioning bit
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (41 3)  (383 339)  (383 339)  LC_1 Logic Functioning bit
 (43 3)  (385 339)  (385 339)  LC_1 Logic Functioning bit
 (15 4)  (357 340)  (357 340)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (16 4)  (358 340)  (358 340)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (17 4)  (359 340)  (359 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (363 340)  (363 340)  routing T_7_21.sp12_h_r_3 <X> T_7_21.lc_trk_g1_3
 (22 4)  (364 340)  (364 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (366 340)  (366 340)  routing T_7_21.sp12_h_r_3 <X> T_7_21.lc_trk_g1_3
 (31 4)  (373 340)  (373 340)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 340)  (375 340)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 340)  (378 340)  LC_2 Logic Functioning bit
 (37 4)  (379 340)  (379 340)  LC_2 Logic Functioning bit
 (38 4)  (380 340)  (380 340)  LC_2 Logic Functioning bit
 (39 4)  (381 340)  (381 340)  LC_2 Logic Functioning bit
 (41 4)  (383 340)  (383 340)  LC_2 Logic Functioning bit
 (43 4)  (385 340)  (385 340)  LC_2 Logic Functioning bit
 (18 5)  (360 341)  (360 341)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (21 5)  (363 341)  (363 341)  routing T_7_21.sp12_h_r_3 <X> T_7_21.lc_trk_g1_3
 (27 5)  (369 341)  (369 341)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 341)  (370 341)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 341)  (378 341)  LC_2 Logic Functioning bit
 (37 5)  (379 341)  (379 341)  LC_2 Logic Functioning bit
 (38 5)  (380 341)  (380 341)  LC_2 Logic Functioning bit
 (39 5)  (381 341)  (381 341)  LC_2 Logic Functioning bit
 (40 5)  (382 341)  (382 341)  LC_2 Logic Functioning bit
 (42 5)  (384 341)  (384 341)  LC_2 Logic Functioning bit
 (15 6)  (357 342)  (357 342)  routing T_7_21.sp12_h_r_5 <X> T_7_21.lc_trk_g1_5
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (360 342)  (360 342)  routing T_7_21.sp12_h_r_5 <X> T_7_21.lc_trk_g1_5
 (21 6)  (363 342)  (363 342)  routing T_7_21.wire_logic_cluster/lc_7/out <X> T_7_21.lc_trk_g1_7
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (360 343)  (360 343)  routing T_7_21.sp12_h_r_5 <X> T_7_21.lc_trk_g1_5
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (360 347)  (360 347)  routing T_7_21.sp4_r_v_b_37 <X> T_7_21.lc_trk_g2_5
 (21 11)  (363 347)  (363 347)  routing T_7_21.sp4_r_v_b_39 <X> T_7_21.lc_trk_g2_7
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (367 348)  (367 348)  routing T_7_21.wire_logic_cluster/lc_2/out <X> T_7_21.lc_trk_g3_2
 (31 12)  (373 348)  (373 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 348)  (378 348)  LC_6 Logic Functioning bit
 (37 12)  (379 348)  (379 348)  LC_6 Logic Functioning bit
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (39 12)  (381 348)  (381 348)  LC_6 Logic Functioning bit
 (41 12)  (383 348)  (383 348)  LC_6 Logic Functioning bit
 (42 12)  (384 348)  (384 348)  LC_6 Logic Functioning bit
 (43 12)  (385 348)  (385 348)  LC_6 Logic Functioning bit
 (18 13)  (360 349)  (360 349)  routing T_7_21.sp4_r_v_b_41 <X> T_7_21.lc_trk_g3_1
 (21 13)  (363 349)  (363 349)  routing T_7_21.sp4_r_v_b_43 <X> T_7_21.lc_trk_g3_3
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 349)  (374 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (375 349)  (375 349)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.input_2_6
 (34 13)  (376 349)  (376 349)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.input_2_6
 (35 13)  (377 349)  (377 349)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.input_2_6
 (36 13)  (378 349)  (378 349)  LC_6 Logic Functioning bit
 (37 13)  (379 349)  (379 349)  LC_6 Logic Functioning bit
 (38 13)  (380 349)  (380 349)  LC_6 Logic Functioning bit
 (39 13)  (381 349)  (381 349)  LC_6 Logic Functioning bit
 (40 13)  (382 349)  (382 349)  LC_6 Logic Functioning bit
 (42 13)  (384 349)  (384 349)  LC_6 Logic Functioning bit
 (43 13)  (385 349)  (385 349)  LC_6 Logic Functioning bit
 (12 14)  (354 350)  (354 350)  routing T_7_21.sp4_v_t_46 <X> T_7_21.sp4_h_l_46
 (25 14)  (367 350)  (367 350)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g3_6
 (26 14)  (368 350)  (368 350)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 350)  (369 350)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 350)  (371 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 350)  (372 350)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 350)  (376 350)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 350)  (378 350)  LC_7 Logic Functioning bit
 (37 14)  (379 350)  (379 350)  LC_7 Logic Functioning bit
 (38 14)  (380 350)  (380 350)  LC_7 Logic Functioning bit
 (39 14)  (381 350)  (381 350)  LC_7 Logic Functioning bit
 (41 14)  (383 350)  (383 350)  LC_7 Logic Functioning bit
 (43 14)  (385 350)  (385 350)  LC_7 Logic Functioning bit
 (50 14)  (392 350)  (392 350)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (353 351)  (353 351)  routing T_7_21.sp4_v_t_46 <X> T_7_21.sp4_h_l_46
 (22 15)  (364 351)  (364 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 351)  (365 351)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g3_6
 (25 15)  (367 351)  (367 351)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g3_6
 (28 15)  (370 351)  (370 351)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 351)  (371 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 351)  (378 351)  LC_7 Logic Functioning bit
 (37 15)  (379 351)  (379 351)  LC_7 Logic Functioning bit
 (38 15)  (380 351)  (380 351)  LC_7 Logic Functioning bit
 (39 15)  (381 351)  (381 351)  LC_7 Logic Functioning bit
 (41 15)  (383 351)  (383 351)  LC_7 Logic Functioning bit
 (42 15)  (384 351)  (384 351)  LC_7 Logic Functioning bit
 (43 15)  (385 351)  (385 351)  LC_7 Logic Functioning bit


LogicTile_9_21

 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 336)  (456 336)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g0_1
 (21 0)  (459 336)  (459 336)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g0_3
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (463 336)  (463 336)  routing T_9_21.bnr_op_2 <X> T_9_21.lc_trk_g0_2
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 336)  (475 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (463 337)  (463 337)  routing T_9_21.bnr_op_2 <X> T_9_21.lc_trk_g0_2
 (26 1)  (464 337)  (464 337)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 337)  (471 337)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.input_2_0
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (38 1)  (476 337)  (476 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (15 2)  (453 338)  (453 338)  routing T_9_21.top_op_5 <X> T_9_21.lc_trk_g0_5
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (459 338)  (459 338)  routing T_9_21.bnr_op_7 <X> T_9_21.lc_trk_g0_7
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (463 338)  (463 338)  routing T_9_21.bnr_op_6 <X> T_9_21.lc_trk_g0_6
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 338)  (468 338)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 338)  (473 338)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.input_2_1
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (18 3)  (456 339)  (456 339)  routing T_9_21.top_op_5 <X> T_9_21.lc_trk_g0_5
 (21 3)  (459 339)  (459 339)  routing T_9_21.bnr_op_7 <X> T_9_21.lc_trk_g0_7
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (463 339)  (463 339)  routing T_9_21.bnr_op_6 <X> T_9_21.lc_trk_g0_6
 (27 3)  (465 339)  (465 339)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (473 339)  (473 339)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.input_2_1
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (14 4)  (452 340)  (452 340)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g1_0
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 340)  (456 340)  routing T_9_21.bnr_op_1 <X> T_9_21.lc_trk_g1_1
 (28 4)  (466 340)  (466 340)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 340)  (479 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (50 4)  (488 340)  (488 340)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (452 341)  (452 341)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (456 341)  (456 341)  routing T_9_21.bnr_op_1 <X> T_9_21.lc_trk_g1_1
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (14 6)  (452 342)  (452 342)  routing T_9_21.bnr_op_4 <X> T_9_21.lc_trk_g1_4
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.bnr_op_5 <X> T_9_21.lc_trk_g1_5
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (35 6)  (473 342)  (473 342)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.input_2_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (43 6)  (481 342)  (481 342)  LC_3 Logic Functioning bit
 (14 7)  (452 343)  (452 343)  routing T_9_21.bnr_op_4 <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (456 343)  (456 343)  routing T_9_21.bnr_op_5 <X> T_9_21.lc_trk_g1_5
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 343)  (468 343)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 343)  (470 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (472 343)  (472 343)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.input_2_3
 (15 8)  (453 344)  (453 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (463 344)  (463 344)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g2_2
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 345)  (462 345)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g2_2
 (16 10)  (454 346)  (454 346)  routing T_9_21.sp12_v_b_21 <X> T_9_21.lc_trk_g2_5
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (26 10)  (464 346)  (464 346)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (41 10)  (479 346)  (479 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (18 11)  (456 347)  (456 347)  routing T_9_21.sp12_v_b_21 <X> T_9_21.lc_trk_g2_5
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (40 11)  (478 347)  (478 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (14 12)  (452 348)  (452 348)  routing T_9_21.rgt_op_0 <X> T_9_21.lc_trk_g3_0
 (15 12)  (453 348)  (453 348)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g3_1
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (42 12)  (480 348)  (480 348)  LC_6 Logic Functioning bit
 (43 12)  (481 348)  (481 348)  LC_6 Logic Functioning bit
 (50 12)  (488 348)  (488 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (453 349)  (453 349)  routing T_9_21.rgt_op_0 <X> T_9_21.lc_trk_g3_0
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (42 13)  (480 349)  (480 349)  LC_6 Logic Functioning bit
 (43 13)  (481 349)  (481 349)  LC_6 Logic Functioning bit
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (38 14)  (476 350)  (476 350)  LC_7 Logic Functioning bit
 (50 14)  (488 350)  (488 350)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (489 350)  (489 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (465 351)  (465 351)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (37 15)  (475 351)  (475 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit
 (47 15)  (485 351)  (485 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (491 351)  (491 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_21

 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 336)  (520 336)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (44 0)  (536 336)  (536 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (47 0)  (539 336)  (539 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (41 1)  (533 337)  (533 337)  LC_0 Logic Functioning bit
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (49 1)  (541 337)  (541 337)  Carry_In_Mux bit 

 (0 2)  (492 338)  (492 338)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (39 2)  (531 338)  (531 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (42 2)  (534 338)  (534 338)  LC_1 Logic Functioning bit
 (44 2)  (536 338)  (536 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (47 2)  (539 338)  (539 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (494 339)  (494 339)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (11 4)  (503 340)  (503 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (13 4)  (505 340)  (505 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (12 5)  (504 341)  (504 341)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (47 5)  (539 341)  (539 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (508 342)  (508 342)  routing T_10_21.sp4_v_b_5 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.sp4_v_b_5 <X> T_10_21.lc_trk_g1_5
 (14 8)  (506 344)  (506 344)  routing T_10_21.sp4_h_l_21 <X> T_10_21.lc_trk_g2_0
 (15 9)  (507 345)  (507 345)  routing T_10_21.sp4_h_l_21 <X> T_10_21.lc_trk_g2_0
 (16 9)  (508 345)  (508 345)  routing T_10_21.sp4_h_l_21 <X> T_10_21.lc_trk_g2_0
 (17 9)  (509 345)  (509 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 12)  (506 348)  (506 348)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g3_0
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g3_1
 (25 12)  (517 348)  (517 348)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g3_2
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 351)  (492 351)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 351)  (493 351)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (12 15)  (504 351)  (504 351)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_t_46


LogicTile_12_21

 (11 11)  (611 347)  (611 347)  routing T_12_21.sp4_h_r_8 <X> T_12_21.sp4_h_l_45


LogicTile_16_21

 (12 10)  (828 346)  (828 346)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_h_l_45
 (11 11)  (827 347)  (827 347)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_h_l_45
 (13 11)  (829 347)  (829 347)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_h_l_45


IO_Tile_0_20

 (13 3)  (4 323)  (4 323)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_b_1
 (14 3)  (3 323)  (3 323)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_b_1
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (8 10)  (188 330)  (188 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42
 (10 10)  (190 330)  (190 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42


LogicTile_7_20

 (4 6)  (346 326)  (346 326)  routing T_7_20.sp4_h_r_3 <X> T_7_20.sp4_v_t_38
 (5 7)  (347 327)  (347 327)  routing T_7_20.sp4_h_r_3 <X> T_7_20.sp4_v_t_38


RAM_Tile_8_20

 (4 2)  (400 322)  (400 322)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_v_t_37
 (6 2)  (402 322)  (402 322)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_v_t_37
 (13 2)  (409 322)  (409 322)  routing T_8_20.sp4_h_r_2 <X> T_8_20.sp4_v_t_39
 (5 3)  (401 323)  (401 323)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_v_t_37
 (12 3)  (408 323)  (408 323)  routing T_8_20.sp4_h_r_2 <X> T_8_20.sp4_v_t_39
 (8 7)  (404 327)  (404 327)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_v_t_41
 (9 7)  (405 327)  (405 327)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_v_t_41
 (4 10)  (400 330)  (400 330)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (6 10)  (402 330)  (402 330)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (5 11)  (401 331)  (401 331)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (12 14)  (408 334)  (408 334)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_h_l_46
 (13 15)  (409 335)  (409 335)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_h_l_46


LogicTile_9_20

 (8 0)  (446 320)  (446 320)  routing T_9_20.sp4_h_l_40 <X> T_9_20.sp4_h_r_1
 (10 0)  (448 320)  (448 320)  routing T_9_20.sp4_h_l_40 <X> T_9_20.sp4_h_r_1
 (4 6)  (442 326)  (442 326)  routing T_9_20.sp4_h_r_9 <X> T_9_20.sp4_v_t_38
 (6 6)  (444 326)  (444 326)  routing T_9_20.sp4_h_r_9 <X> T_9_20.sp4_v_t_38
 (12 6)  (450 326)  (450 326)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_h_l_40
 (5 7)  (443 327)  (443 327)  routing T_9_20.sp4_h_r_9 <X> T_9_20.sp4_v_t_38
 (11 7)  (449 327)  (449 327)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_h_l_40
 (13 7)  (451 327)  (451 327)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_h_l_40
 (3 14)  (441 334)  (441 334)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (3 15)  (441 335)  (441 335)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22


LogicTile_10_20

 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (44 0)  (536 320)  (536 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (52 0)  (544 320)  (544 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (41 1)  (533 321)  (533 321)  LC_0 Logic Functioning bit
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (50 1)  (542 321)  (542 321)  Carry_In_Mux bit 

 (0 2)  (492 322)  (492 322)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 322)  (506 322)  routing T_10_20.sp4_h_l_1 <X> T_10_20.lc_trk_g0_4
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (41 2)  (533 322)  (533 322)  LC_1 Logic Functioning bit
 (42 2)  (534 322)  (534 322)  LC_1 Logic Functioning bit
 (44 2)  (536 322)  (536 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (2 3)  (494 323)  (494 323)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (15 3)  (507 323)  (507 323)  routing T_10_20.sp4_h_l_1 <X> T_10_20.lc_trk_g0_4
 (16 3)  (508 323)  (508 323)  routing T_10_20.sp4_h_l_1 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (51 3)  (543 323)  (543 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (513 324)  (513 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 324)  (517 324)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g1_2
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (44 4)  (536 324)  (536 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (46 4)  (538 324)  (538 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (39 5)  (531 325)  (531 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (25 6)  (517 326)  (517 326)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g1_6
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (44 6)  (536 326)  (536 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (47 7)  (539 327)  (539 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (540 327)  (540 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (506 328)  (506 328)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (44 8)  (536 328)  (536 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (46 8)  (538 328)  (538 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (507 329)  (507 329)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (16 9)  (508 329)  (508 329)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (42 9)  (534 329)  (534 329)  LC_4 Logic Functioning bit
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (41 10)  (533 330)  (533 330)  LC_5 Logic Functioning bit
 (42 10)  (534 330)  (534 330)  LC_5 Logic Functioning bit
 (44 10)  (536 330)  (536 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (46 10)  (538 330)  (538 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (539 330)  (539 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (14 12)  (506 332)  (506 332)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g3_0
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g3_1
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (44 12)  (536 332)  (536 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (46 12)  (538 332)  (538 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (543 332)  (543 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 334)  (506 334)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g3_4
 (21 14)  (513 334)  (513 334)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 334)  (522 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (44 14)  (536 334)  (536 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (46 14)  (538 334)  (538 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (493 335)  (493 335)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (42 15)  (534 335)  (534 335)  LC_7 Logic Functioning bit
 (53 15)  (545 335)  (545 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_20

 (12 10)  (612 330)  (612 330)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_h_l_45
 (13 11)  (613 331)  (613 331)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_h_l_45


LogicTile_16_20

 (12 6)  (828 326)  (828 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_l_40
 (13 6)  (829 326)  (829 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_40


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_1 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (5 8)  (12 296)  (12 296)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g1_1
 (7 8)  (10 296)  (10 296)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 296)  (9 296)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g1_1
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_16_18

 (3 14)  (819 302)  (819 302)  routing T_16_18.sp12_v_b_1 <X> T_16_18.sp12_v_t_22


LogicTile_10_17

 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (41 0)  (533 272)  (533 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (44 0)  (536 272)  (536 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (42 1)  (534 273)  (534 273)  LC_0 Logic Functioning bit
 (50 1)  (542 273)  (542 273)  Carry_In_Mux bit 

 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (19 2)  (511 274)  (511 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (42 2)  (534 274)  (534 274)  LC_1 Logic Functioning bit
 (44 2)  (536 274)  (536 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (42 3)  (534 275)  (534 275)  LC_1 Logic Functioning bit
 (0 4)  (492 276)  (492 276)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 276)  (513 276)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 276)  (517 276)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g1_2
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (42 4)  (534 276)  (534 276)  LC_2 Logic Functioning bit
 (44 4)  (536 276)  (536 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (0 5)  (492 277)  (492 277)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 5)  (493 277)  (493 277)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 278)  (510 278)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g1_5
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (42 6)  (534 278)  (534 278)  LC_3 Logic Functioning bit
 (44 6)  (536 278)  (536 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (42 7)  (534 279)  (534 279)  LC_3 Logic Functioning bit
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (41 8)  (533 280)  (533 280)  LC_4 Logic Functioning bit
 (42 8)  (534 280)  (534 280)  LC_4 Logic Functioning bit
 (44 8)  (536 280)  (536 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (42 10)  (534 282)  (534 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (42 11)  (534 283)  (534 283)  LC_5 Logic Functioning bit
 (14 12)  (506 284)  (506 284)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g3_0
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (21 12)  (513 284)  (513 284)  routing T_10_17.sp4_v_t_14 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp4_v_t_14 <X> T_10_17.lc_trk_g3_3
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (492 286)  (492 286)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 286)  (506 286)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g3_4
 (15 14)  (507 286)  (507 286)  routing T_10_17.sp4_v_t_32 <X> T_10_17.lc_trk_g3_5
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_v_t_32 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (492 287)  (492 287)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 287)  (493 287)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_9_16

 (25 0)  (463 256)  (463 256)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g0_2
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (0 4)  (438 260)  (438 260)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (464 260)  (464 260)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 260)  (466 260)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 260)  (468 260)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 260)  (469 260)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (37 4)  (475 260)  (475 260)  LC_2 Logic Functioning bit
 (42 4)  (480 260)  (480 260)  LC_2 Logic Functioning bit
 (43 4)  (481 260)  (481 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (0 5)  (438 261)  (438 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 261)  (466 261)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 261)  (469 261)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.input_2_2
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (42 5)  (480 261)  (480 261)  LC_2 Logic Functioning bit
 (43 5)  (481 261)  (481 261)  LC_2 Logic Functioning bit
 (15 10)  (453 266)  (453 266)  routing T_9_16.tnr_op_5 <X> T_9_16.lc_trk_g2_5
 (17 10)  (455 266)  (455 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (459 266)  (459 266)  routing T_9_16.rgt_op_7 <X> T_9_16.lc_trk_g2_7
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 266)  (462 266)  routing T_9_16.rgt_op_7 <X> T_9_16.lc_trk_g2_7
 (21 12)  (459 268)  (459 268)  routing T_9_16.rgt_op_3 <X> T_9_16.lc_trk_g3_3
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 268)  (462 268)  routing T_9_16.rgt_op_3 <X> T_9_16.lc_trk_g3_3
 (15 14)  (453 270)  (453 270)  routing T_9_16.rgt_op_5 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 270)  (456 270)  routing T_9_16.rgt_op_5 <X> T_9_16.lc_trk_g3_5


LogicTile_10_16

 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 256)  (522 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (14 1)  (506 257)  (506 257)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g0_0
 (15 1)  (507 257)  (507 257)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g0_2
 (25 1)  (517 257)  (517 257)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g0_2
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_3 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (50 2)  (542 258)  (542 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_3 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (46 3)  (538 259)  (538 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (507 260)  (507 260)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (18 5)  (510 261)  (510 261)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (21 5)  (513 261)  (513 261)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (22 5)  (514 261)  (514 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 261)  (516 261)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g1_2
 (25 5)  (517 261)  (517 261)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g1_2
 (15 6)  (507 262)  (507 262)  routing T_10_16.top_op_5 <X> T_10_16.lc_trk_g1_5
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (513 262)  (513 262)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g1_7
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (35 6)  (527 262)  (527 262)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_3
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (42 6)  (534 262)  (534 262)  LC_3 Logic Functioning bit
 (14 7)  (506 263)  (506 263)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g1_4
 (15 7)  (507 263)  (507 263)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (510 263)  (510 263)  routing T_10_16.top_op_5 <X> T_10_16.lc_trk_g1_5
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 263)  (519 263)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (525 263)  (525 263)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_3
 (34 7)  (526 263)  (526 263)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_3
 (35 7)  (527 263)  (527 263)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (51 7)  (543 263)  (543 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 10)  (503 266)  (503 266)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_45
 (13 10)  (505 266)  (505 266)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_45
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (40 10)  (532 266)  (532 266)  LC_5 Logic Functioning bit
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (12 11)  (504 267)  (504 267)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_45
 (30 11)  (522 267)  (522 267)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (25 14)  (517 270)  (517 270)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g3_6
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_3


LogicTile_16_16

 (13 6)  (829 262)  (829 262)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_v_t_40


LogicTile_9_15

 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 241)  (462 241)  routing T_9_15.top_op_2 <X> T_9_15.lc_trk_g0_2
 (25 1)  (463 241)  (463 241)  routing T_9_15.top_op_2 <X> T_9_15.lc_trk_g0_2
 (26 6)  (464 246)  (464 246)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (47 6)  (485 246)  (485 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 247)  (466 247)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 247)  (469 247)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (39 7)  (477 247)  (477 247)  LC_3 Logic Functioning bit
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (459 251)  (459 251)  routing T_9_15.sp4_r_v_b_39 <X> T_9_15.lc_trk_g2_7


LogicTile_14_15

 (3 9)  (711 249)  (711 249)  routing T_14_15.sp12_h_l_22 <X> T_14_15.sp12_v_b_1


LogicTile_16_15

 (3 6)  (819 246)  (819 246)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_v_t_23


LogicTile_11_12

 (4 10)  (550 202)  (550 202)  routing T_11_12.sp4_h_r_6 <X> T_11_12.sp4_v_t_43
 (5 11)  (551 203)  (551 203)  routing T_11_12.sp4_h_r_6 <X> T_11_12.sp4_v_t_43


LogicTile_15_12

 (4 11)  (766 203)  (766 203)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_h_l_43


LogicTile_16_12

 (13 6)  (829 198)  (829 198)  routing T_16_12.sp4_v_b_5 <X> T_16_12.sp4_v_t_40


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0



IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_9

 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (9 3)  (771 131)  (771 131)  routing T_15_8.sp4_v_b_1 <X> T_15_8.sp4_v_t_36


LogicTile_16_8

 (11 6)  (827 134)  (827 134)  routing T_16_8.sp4_v_b_9 <X> T_16_8.sp4_v_t_40
 (13 6)  (829 134)  (829 134)  routing T_16_8.sp4_v_b_9 <X> T_16_8.sp4_v_t_40
 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_16_6

 (3 14)  (819 110)  (819 110)  routing T_16_6.sp12_v_b_1 <X> T_16_6.sp12_v_t_22


IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0



LogicTile_15_4

 (9 3)  (771 67)  (771 67)  routing T_15_4.sp4_v_b_5 <X> T_15_4.sp4_v_t_36
 (10 3)  (772 67)  (772 67)  routing T_15_4.sp4_v_b_5 <X> T_15_4.sp4_v_t_36


LogicTile_16_4

 (4 14)  (820 78)  (820 78)  routing T_16_4.sp4_v_b_1 <X> T_16_4.sp4_v_t_44
 (6 14)  (822 78)  (822 78)  routing T_16_4.sp4_v_b_1 <X> T_16_4.sp4_v_t_44


LogicTile_14_3

 (3 12)  (711 60)  (711 60)  routing T_14_3.sp12_v_t_22 <X> T_14_3.sp12_h_r_1


LogicTile_16_3

 (3 6)  (819 54)  (819 54)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_v_t_23


LogicTile_19_3

 (1 3)  (983 51)  (983 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_22_3

 (8 13)  (1152 61)  (1152 61)  routing T_22_3.sp4_h_l_41 <X> T_22_3.sp4_v_b_10
 (9 13)  (1153 61)  (1153 61)  routing T_22_3.sp4_h_l_41 <X> T_22_3.sp4_v_b_10
 (10 13)  (1154 61)  (1154 61)  routing T_22_3.sp4_h_l_41 <X> T_22_3.sp4_v_b_10


LogicTile_16_1

 (17 3)  (833 19)  (833 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 22)  (816 22)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (1 6)  (817 22)  (817 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 23)  (816 23)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (36 10)  (852 26)  (852 26)  LC_5 Logic Functioning bit
 (37 10)  (853 26)  (853 26)  LC_5 Logic Functioning bit
 (38 10)  (854 26)  (854 26)  LC_5 Logic Functioning bit
 (39 10)  (855 26)  (855 26)  LC_5 Logic Functioning bit
 (40 10)  (856 26)  (856 26)  LC_5 Logic Functioning bit
 (41 10)  (857 26)  (857 26)  LC_5 Logic Functioning bit
 (42 10)  (858 26)  (858 26)  LC_5 Logic Functioning bit
 (43 10)  (859 26)  (859 26)  LC_5 Logic Functioning bit
 (52 10)  (868 26)  (868 26)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (852 27)  (852 27)  LC_5 Logic Functioning bit
 (37 11)  (853 27)  (853 27)  LC_5 Logic Functioning bit
 (38 11)  (854 27)  (854 27)  LC_5 Logic Functioning bit
 (39 11)  (855 27)  (855 27)  LC_5 Logic Functioning bit
 (40 11)  (856 27)  (856 27)  LC_5 Logic Functioning bit
 (41 11)  (857 27)  (857 27)  LC_5 Logic Functioning bit
 (42 11)  (858 27)  (858 27)  LC_5 Logic Functioning bit
 (43 11)  (859 27)  (859 27)  LC_5 Logic Functioning bit
 (46 11)  (862 27)  (862 27)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (842 28)  (842 28)  routing T_16_1.lc_trk_g0_4 <X> T_16_1.wire_logic_cluster/lc_6/in_0
 (36 12)  (852 28)  (852 28)  LC_6 Logic Functioning bit
 (38 12)  (854 28)  (854 28)  LC_6 Logic Functioning bit
 (41 12)  (857 28)  (857 28)  LC_6 Logic Functioning bit
 (43 12)  (859 28)  (859 28)  LC_6 Logic Functioning bit
 (29 13)  (845 29)  (845 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 29)  (853 29)  LC_6 Logic Functioning bit
 (39 13)  (855 29)  (855 29)  LC_6 Logic Functioning bit
 (40 13)  (856 29)  (856 29)  LC_6 Logic Functioning bit
 (42 13)  (858 29)  (858 29)  LC_6 Logic Functioning bit
 (52 13)  (868 29)  (868 29)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_20_1

 (8 13)  (1044 29)  (1044 29)  routing T_20_1.sp4_h_l_47 <X> T_20_1.sp4_v_b_10
 (9 13)  (1045 29)  (1045 29)  routing T_20_1.sp4_h_l_47 <X> T_20_1.sp4_v_b_10


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_13_0

 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (4 11)  (670 5)  (670 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (5 11)  (671 5)  (671 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (7 11)  (673 5)  (673 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2


IO_Tile_14_0

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 0)  (788 15)  (788 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_1

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (0 3)  (785 13)  (785 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0



IO_Tile_16_0

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (2 9)  (842 6)  (842 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (11 6)  (907 8)  (907 8)  routing T_17_0.span4_vert_13 <X> T_17_0.span4_horz_l_14
 (12 6)  (908 8)  (908 8)  routing T_17_0.span4_vert_13 <X> T_17_0.span4_horz_l_14
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (4 10)  (1052 4)  (1052 4)  routing T_20_0.span4_vert_10 <X> T_20_0.lc_trk_g1_2
 (4 11)  (1052 5)  (1052 5)  routing T_20_0.span4_vert_10 <X> T_20_0.lc_trk_g1_2
 (6 11)  (1054 5)  (1054 5)  routing T_20_0.span4_vert_10 <X> T_20_0.lc_trk_g1_2
 (7 11)  (1055 5)  (1055 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (4 10)  (1160 4)  (1160 4)  routing T_22_0.span4_vert_34 <X> T_22_0.lc_trk_g1_2
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_2 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (5 11)  (1161 5)  (1161 5)  routing T_22_0.span4_vert_34 <X> T_22_0.lc_trk_g1_2
 (6 11)  (1162 5)  (1162 5)  routing T_22_0.span4_vert_34 <X> T_22_0.lc_trk_g1_2
 (7 11)  (1163 5)  (1163 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g1_2 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit

