Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/simTemplateRCA.v" Line 65
