0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/fpgaProjects/mux2_1/vivado_prj/mux2_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/fpgaProjects/mux2_1/vivado_prj/mux2_1.srcs/sim_1/new/tb_mux2_1.v,1766310270,verilog,,,,tb_mux2_1,,,,,,,,
D:/Code/fpgaProjects/mux2_1/vivado_prj/mux2_1.srcs/sources_1/new/mux2_1.v,1766310289,verilog,,D:/Code/fpgaProjects/mux2_1/vivado_prj/mux2_1.srcs/sim_1/new/tb_mux2_1.v,,mux2_1,,,,,,,,
