
FLF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009058  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  080091f8  080091f8  0000a1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095e8  080095e8  0000b204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080095e8  080095e8  0000a5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095f0  080095f0  0000b204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095f0  080095f0  0000a5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080095f4  080095f4  0000a5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  080095f8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000440  20000204  080097fc  0000b204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000644  080097fc  0000b644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe5c  00000000  00000000  0000b234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025e7  00000000  00000000  0001b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  0001d678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb2  00000000  00000000  0001e578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019400  00000000  00000000  0001f12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011833  00000000  00000000  0003852a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009de7f  00000000  00000000  00049d5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7bdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005048  00000000  00000000  000e7c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000ecc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080091e0 	.word	0x080091e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	080091e0 	.word	0x080091e0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c40:	f000 b9be 	b.w	8000fc0 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff49 	bl	8000afc <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcbf 	bl	8000618 <__aeabi_dmul>
 8000c9a:	f7ff ff57 	bl	8000b4c <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc40 	bl	8000524 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fcb6 	bl	8000618 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff faf8 	bl	80002a8 <__aeabi_dsub>
 8000cb8:	f7ff ff48 	bl	8000b4c <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <setMotorSpeed>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void setMotorSpeed(uint8_t motor, int32_t speed) {
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	6039      	str	r1, [r7, #0]
 8000fce:	71fb      	strb	r3, [r7, #7]
    uint16_t pwm = abs(speed);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	bfb8      	it	lt
 8000fd6:	425b      	neglt	r3, r3
 8000fd8:	81fb      	strh	r3, [r7, #14]
    if (pwm > 200) pwm = 200;  // Limit max speed
 8000fda:	89fb      	ldrh	r3, [r7, #14]
 8000fdc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000fde:	d901      	bls.n	8000fe4 <setMotorSpeed+0x20>
 8000fe0:	23c8      	movs	r3, #200	@ 0xc8
 8000fe2:	81fb      	strh	r3, [r7, #14]

    if (motor == 0) {  // Left motor
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d110      	bne.n	800100c <setMotorSpeed+0x48>
        if (speed > 0) {
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	dd06      	ble.n	8000ffe <setMotorSpeed+0x3a>
            TIM1->CCR1 = pwm;
 8000ff0:	4a14      	ldr	r2, [pc, #80]	@ (8001044 <setMotorSpeed+0x80>)
 8000ff2:	89fb      	ldrh	r3, [r7, #14]
 8000ff4:	6353      	str	r3, [r2, #52]	@ 0x34
            TIM1->CCR2 = 0;
 8000ff6:	4b13      	ldr	r3, [pc, #76]	@ (8001044 <setMotorSpeed+0x80>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {
            TIM2->CCR1 = 0;
            TIM3->CCR1 = pwm;
        }
    }
}
 8000ffc:	e01b      	b.n	8001036 <setMotorSpeed+0x72>
            TIM1->CCR1 = 0;
 8000ffe:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <setMotorSpeed+0x80>)
 8001000:	2200      	movs	r2, #0
 8001002:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM1->CCR2 = pwm;
 8001004:	4a0f      	ldr	r2, [pc, #60]	@ (8001044 <setMotorSpeed+0x80>)
 8001006:	89fb      	ldrh	r3, [r7, #14]
 8001008:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800100a:	e014      	b.n	8001036 <setMotorSpeed+0x72>
    else if (motor == 1) {  // Right motor
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d111      	bne.n	8001036 <setMotorSpeed+0x72>
        if (speed > 0) {
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	dd07      	ble.n	8001028 <setMotorSpeed+0x64>
            TIM2->CCR1 = pwm;
 8001018:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800101c:	89fb      	ldrh	r3, [r7, #14]
 800101e:	6353      	str	r3, [r2, #52]	@ 0x34
            TIM3->CCR1 = 0;
 8001020:	4b09      	ldr	r3, [pc, #36]	@ (8001048 <setMotorSpeed+0x84>)
 8001022:	2200      	movs	r2, #0
 8001024:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001026:	e006      	b.n	8001036 <setMotorSpeed+0x72>
            TIM2->CCR1 = 0;
 8001028:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800102c:	2200      	movs	r2, #0
 800102e:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM3->CCR1 = pwm;
 8001030:	4a05      	ldr	r2, [pc, #20]	@ (8001048 <setMotorSpeed+0x84>)
 8001032:	89fb      	ldrh	r3, [r7, #14]
 8001034:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001036:	bf00      	nop
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40010000 	.word	0x40010000
 8001048:	40000400 	.word	0x40000400

0800104c <line_data>:
float line_data(void) {
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
	uint32_t weighted_sum = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
	uint32_t onLine = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < 8; i++) {
 800105e:	2300      	movs	r3, #0
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	e016      	b.n	8001092 <line_data+0x46>
        if (adc_buffer[i] > sensor_threshold) {
 8001064:	4a1a      	ldr	r2, [pc, #104]	@ (80010d0 <line_data+0x84>)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106c:	4a19      	ldr	r2, [pc, #100]	@ (80010d4 <line_data+0x88>)
 800106e:	8812      	ldrh	r2, [r2, #0]
 8001070:	4293      	cmp	r3, r2
 8001072:	d90b      	bls.n	800108c <line_data+0x40>
            weighted_sum += sensorWeight[i];
 8001074:	4a18      	ldr	r2, [pc, #96]	@ (80010d8 <line_data+0x8c>)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107c:	68ba      	ldr	r2, [r7, #8]
 800107e:	4413      	add	r3, r2
 8001080:	60bb      	str	r3, [r7, #8]
            sum += 1;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	3301      	adds	r3, #1
 8001086:	60fb      	str	r3, [r7, #12]
            onLine = 1;
 8001088:	2301      	movs	r3, #1
 800108a:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 8; i++) {
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	2b07      	cmp	r3, #7
 8001096:	dde5      	ble.n	8001064 <line_data+0x18>
        }
    }

    if (!onLine) {
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d102      	bne.n	80010a4 <line_data+0x58>
        return 255;  // Line lost condition
 800109e:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80010dc <line_data+0x90>
 80010a2:	e00b      	b.n	80010bc <line_data+0x70>
    }

    return (float)weighted_sum / (float)sum;
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	ee07 3a90 	vmov	s15, r3
 80010aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 80010bc:	eef0 7a66 	vmov.f32	s15, s13
 80010c0:	eeb0 0a67 	vmov.f32	s0, s15
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20000450 	.word	0x20000450
 80010d4:	20000008 	.word	0x20000008
 80010d8:	2000000c 	.word	0x2000000c
 80010dc:	437f0000 	.word	0x437f0000

080010e0 <send_telemetry_data>:

void send_telemetry_data(float current_position,float pid_err, float pid_out) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80010ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80010ee:	ed87 1a01 	vstr	s2, [r7, #4]
    static TelemetryPacket packet;

    // 1. Set header
    packet.header_start = '<';
 80010f2:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <send_telemetry_data+0xb8>)
 80010f4:	223c      	movs	r2, #60	@ 0x3c
 80010f6:	701a      	strb	r2, [r3, #0]
    packet.header_end = '>';
 80010f8:	4b27      	ldr	r3, [pc, #156]	@ (8001198 <send_telemetry_data+0xb8>)
 80010fa:	223e      	movs	r2, #62	@ 0x3e
 80010fc:	705a      	strb	r2, [r3, #1]

    // 2. Add the live position data
    packet.position = current_position;
 80010fe:	4a26      	ldr	r2, [pc, #152]	@ (8001198 <send_telemetry_data+0xb8>)
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f8c2 3002 	str.w	r3, [r2, #2]

    // 3. Fill sensor data
    for(int i = 0; i < 8; i++) {
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	e00d      	b.n	8001128 <send_telemetry_data+0x48>
        packet.sensor_values[i] = (uint16_t)adc_buffer[i];
 800110c:	4a23      	ldr	r2, [pc, #140]	@ (800119c <send_telemetry_data+0xbc>)
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001114:	b299      	uxth	r1, r3
 8001116:	4a20      	ldr	r2, [pc, #128]	@ (8001198 <send_telemetry_data+0xb8>)
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4413      	add	r3, r2
 800111e:	460a      	mov	r2, r1
 8001120:	80da      	strh	r2, [r3, #6]
    for(int i = 0; i < 8; i++) {
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	3301      	adds	r3, #1
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	2b07      	cmp	r3, #7
 800112c:	ddee      	ble.n	800110c <send_telemetry_data+0x2c>
    }
    packet.sensor_values[8] = 0; // 9th sensor is unused
 800112e:	4b1a      	ldr	r3, [pc, #104]	@ (8001198 <send_telemetry_data+0xb8>)
 8001130:	2200      	movs	r2, #0
 8001132:	82da      	strh	r2, [r3, #22]

    // 4. Fill with LIVE robot state
    packet.status_code = status_to_send;
 8001134:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <send_telemetry_data+0xc0>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b17      	ldr	r3, [pc, #92]	@ (8001198 <send_telemetry_data+0xb8>)
 800113c:	761a      	strb	r2, [r3, #24]
    packet.kp = Kp;
 800113e:	4b19      	ldr	r3, [pc, #100]	@ (80011a4 <send_telemetry_data+0xc4>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <send_telemetry_data+0xb8>)
 8001144:	f8c3 2019 	str.w	r2, [r3, #25]
    packet.ki = Ki;
 8001148:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <send_telemetry_data+0xc8>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <send_telemetry_data+0xb8>)
 800114e:	f8c3 201d 	str.w	r2, [r3, #29]
    packet.kd = Kd;
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <send_telemetry_data+0xcc>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <send_telemetry_data+0xb8>)
 8001158:	f8c3 2021 	str.w	r2, [r3, #33]	@ 0x21
    packet.threshold = sensor_threshold;
 800115c:	4b14      	ldr	r3, [pc, #80]	@ (80011b0 <send_telemetry_data+0xd0>)
 800115e:	881a      	ldrh	r2, [r3, #0]
 8001160:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <send_telemetry_data+0xb8>)
 8001162:	f8a3 2025 	strh.w	r2, [r3, #37]	@ 0x25
    packet.base_speed = (uint8_t)base_speed;
 8001166:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <send_telemetry_data+0xd4>)
 8001168:	781a      	ldrb	r2, [r3, #0]
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <send_telemetry_data+0xb8>)
 800116c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    packet.pid_error = pid_err;
 8001170:	4a09      	ldr	r2, [pc, #36]	@ (8001198 <send_telemetry_data+0xb8>)
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	6293      	str	r3, [r2, #40]	@ 0x28
    packet.pid_output = pid_out;
 8001176:	4a08      	ldr	r2, [pc, #32]	@ (8001198 <send_telemetry_data+0xb8>)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // 5. Transmit the packet
    HAL_UART_Transmit(&huart6, (uint8_t*)&packet, sizeof(TelemetryPacket), 100);
 800117c:	2364      	movs	r3, #100	@ 0x64
 800117e:	2230      	movs	r2, #48	@ 0x30
 8001180:	4905      	ldr	r1, [pc, #20]	@ (8001198 <send_telemetry_data+0xb8>)
 8001182:	480d      	ldr	r0, [pc, #52]	@ (80011b8 <send_telemetry_data+0xd8>)
 8001184:	f004 f85e 	bl	8005244 <HAL_UART_Transmit>

    // 6. Reset the status code after sending
    status_to_send = 0;
 8001188:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <send_telemetry_data+0xc0>)
 800118a:	2200      	movs	r2, #0
 800118c:	701a      	strb	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200004c0 	.word	0x200004c0
 800119c:	20000450 	.word	0x20000450
 80011a0:	2000044c 	.word	0x2000044c
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000448 	.word	0x20000448
 80011ac:	20000004 	.word	0x20000004
 80011b0:	20000008 	.word	0x20000008
 80011b4:	2000000a 	.word	0x2000000a
 80011b8:	200003a0 	.word	0x200003a0

080011bc <handle_received_command>:
void handle_received_command(uint8_t* buffer, uint16_t len) {
 80011bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011c0:	b08d      	sub	sp, #52	@ 0x34
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	60f8      	str	r0, [r7, #12]
 80011c6:	460b      	mov	r3, r1
 80011c8:	817b      	strh	r3, [r7, #10]
 80011ca:	466b      	mov	r3, sp
 80011cc:	461e      	mov	r6, r3
  // Create a local, null-terminated copy to work with safely.
  char cmd_string[len + 1];
 80011ce:	897b      	ldrh	r3, [r7, #10]
 80011d0:	1c59      	adds	r1, r3, #1
 80011d2:	1e4b      	subs	r3, r1, #1
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011d6:	460a      	mov	r2, r1
 80011d8:	2300      	movs	r3, #0
 80011da:	4690      	mov	r8, r2
 80011dc:	4699      	mov	r9, r3
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011f2:	460a      	mov	r2, r1
 80011f4:	2300      	movs	r3, #0
 80011f6:	4614      	mov	r4, r2
 80011f8:	461d      	mov	r5, r3
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	00eb      	lsls	r3, r5, #3
 8001204:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001208:	00e2      	lsls	r2, r4, #3
 800120a:	460b      	mov	r3, r1
 800120c:	3307      	adds	r3, #7
 800120e:	08db      	lsrs	r3, r3, #3
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	ebad 0d03 	sub.w	sp, sp, r3
 8001216:	466b      	mov	r3, sp
 8001218:	3300      	adds	r3, #0
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24
  memcpy(cmd_string, buffer, len);
 800121c:	897b      	ldrh	r3, [r7, #10]
 800121e:	461a      	mov	r2, r3
 8001220:	68f9      	ldr	r1, [r7, #12]
 8001222:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001224:	f006 f907 	bl	8007436 <memcpy>
  cmd_string[len] = '\0';
 8001228:	897b      	ldrh	r3, [r7, #10]
 800122a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800122c:	2100      	movs	r1, #0
 800122e:	54d1      	strb	r1, [r2, r3]

  // Find the separator character ':'
  char* colon_ptr = strchr(cmd_string, ':');
 8001230:	213a      	movs	r1, #58	@ 0x3a
 8001232:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001234:	f006 f8b2 	bl	800739c <strchr>
 8001238:	6238      	str	r0, [r7, #32]

  // Check if the separator was found
  if (colon_ptr != NULL) {
 800123a:	6a3b      	ldr	r3, [r7, #32]
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 8084 	beq.w	800134a <handle_received_command+0x18e>
    *colon_ptr = '\0';
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
    char* key = cmd_string;
 8001248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800124a:	61fb      	str	r3, [r7, #28]
    char* value_str = colon_ptr + 1;
 800124c:	6a3b      	ldr	r3, [r7, #32]
 800124e:	3301      	adds	r3, #1
 8001250:	61bb      	str	r3, [r7, #24]
    float value = atof(value_str);
 8001252:	69b8      	ldr	r0, [r7, #24]
 8001254:	f005 f9c4 	bl	80065e0 <atof>
 8001258:	ec53 2b10 	vmov	r2, r3, d0
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	f7ff fc94 	bl	8000b8c <__aeabi_d2f>
 8001264:	4603      	mov	r3, r0
 8001266:	617b      	str	r3, [r7, #20]

    // --- NEW: Flag to check if we need to re-initialize PID ---
    uint8_t pid_constants_changed = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if (strcmp(key, "KP") == 0) {
 800126e:	493b      	ldr	r1, [pc, #236]	@ (800135c <handle_received_command+0x1a0>)
 8001270:	69f8      	ldr	r0, [r7, #28]
 8001272:	f7fe ffb5 	bl	80001e0 <strcmp>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d106      	bne.n	800128a <handle_received_command+0xce>
      Kp = value;
 800127c:	4a38      	ldr	r2, [pc, #224]	@ (8001360 <handle_received_command+0x1a4>)
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	6013      	str	r3, [r2, #0]
      pid_constants_changed = 1; // Mark that a PID constant has changed
 8001282:	2301      	movs	r3, #1
 8001284:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001288:	e047      	b.n	800131a <handle_received_command+0x15e>
    } else if (strcmp(key, "KI") == 0) {
 800128a:	4936      	ldr	r1, [pc, #216]	@ (8001364 <handle_received_command+0x1a8>)
 800128c:	69f8      	ldr	r0, [r7, #28]
 800128e:	f7fe ffa7 	bl	80001e0 <strcmp>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d106      	bne.n	80012a6 <handle_received_command+0xea>
      Ki = value;
 8001298:	4a33      	ldr	r2, [pc, #204]	@ (8001368 <handle_received_command+0x1ac>)
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	6013      	str	r3, [r2, #0]
      pid_constants_changed = 1; // Mark that a PID constant has changed
 800129e:	2301      	movs	r3, #1
 80012a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012a4:	e039      	b.n	800131a <handle_received_command+0x15e>
    } else if (strcmp(key, "KD") == 0) {
 80012a6:	4931      	ldr	r1, [pc, #196]	@ (800136c <handle_received_command+0x1b0>)
 80012a8:	69f8      	ldr	r0, [r7, #28]
 80012aa:	f7fe ff99 	bl	80001e0 <strcmp>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d106      	bne.n	80012c2 <handle_received_command+0x106>
      Kd = value;
 80012b4:	4a2e      	ldr	r2, [pc, #184]	@ (8001370 <handle_received_command+0x1b4>)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	6013      	str	r3, [r2, #0]
      pid_constants_changed = 1; // Mark that a PID constant has changed
 80012ba:	2301      	movs	r3, #1
 80012bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012c0:	e02b      	b.n	800131a <handle_received_command+0x15e>
    } else if (strcmp(key, "TH") == 0) {
 80012c2:	492c      	ldr	r1, [pc, #176]	@ (8001374 <handle_received_command+0x1b8>)
 80012c4:	69f8      	ldr	r0, [r7, #28]
 80012c6:	f7fe ff8b 	bl	80001e0 <strcmp>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d10c      	bne.n	80012ea <handle_received_command+0x12e>
      sensor_threshold = (uint16_t)value;
 80012d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80012d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012d8:	ee17 3a90 	vmov	r3, s15
 80012dc:	b29a      	uxth	r2, r3
 80012de:	4b26      	ldr	r3, [pc, #152]	@ (8001378 <handle_received_command+0x1bc>)
 80012e0:	801a      	strh	r2, [r3, #0]
      status_to_send = 1;
 80012e2:	4b26      	ldr	r3, [pc, #152]	@ (800137c <handle_received_command+0x1c0>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
 80012e8:	e017      	b.n	800131a <handle_received_command+0x15e>
    } else if (strcmp(key, "BS") == 0) {
 80012ea:	4925      	ldr	r1, [pc, #148]	@ (8001380 <handle_received_command+0x1c4>)
 80012ec:	69f8      	ldr	r0, [r7, #28]
 80012ee:	f7fe ff77 	bl	80001e0 <strcmp>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d10d      	bne.n	8001314 <handle_received_command+0x158>
      base_speed = (uint8_t)value; // Cast to uint8_t for consistency
 80012f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80012fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001300:	edc7 7a01 	vstr	s15, [r7, #4]
 8001304:	793b      	ldrb	r3, [r7, #4]
 8001306:	b2da      	uxtb	r2, r3
 8001308:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <handle_received_command+0x1c8>)
 800130a:	701a      	strb	r2, [r3, #0]
      status_to_send = 1;
 800130c:	4b1b      	ldr	r3, [pc, #108]	@ (800137c <handle_received_command+0x1c0>)
 800130e:	2201      	movs	r2, #1
 8001310:	701a      	strb	r2, [r3, #0]
 8001312:	e002      	b.n	800131a <handle_received_command+0x15e>
    } else {
      status_to_send = 200; // "ERROR: Unknown Command"
 8001314:	4b19      	ldr	r3, [pc, #100]	@ (800137c <handle_received_command+0x1c0>)
 8001316:	22c8      	movs	r2, #200	@ 0xc8
 8001318:	701a      	strb	r2, [r3, #0]
    }

    // --- NEW: If any PID constant was changed, update the struct and re-init ---
    if (pid_constants_changed) {
 800131a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800131e:	2b00      	cmp	r3, #0
 8001320:	d016      	beq.n	8001350 <handle_received_command+0x194>
        pid.Kp = Kp;
 8001322:	4b0f      	ldr	r3, [pc, #60]	@ (8001360 <handle_received_command+0x1a4>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a18      	ldr	r2, [pc, #96]	@ (8001388 <handle_received_command+0x1cc>)
 8001328:	6193      	str	r3, [r2, #24]
        pid.Ki = Ki;
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <handle_received_command+0x1ac>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a16      	ldr	r2, [pc, #88]	@ (8001388 <handle_received_command+0x1cc>)
 8001330:	61d3      	str	r3, [r2, #28]
        pid.Kd = Kd;
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <handle_received_command+0x1b4>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a14      	ldr	r2, [pc, #80]	@ (8001388 <handle_received_command+0x1cc>)
 8001338:	6213      	str	r3, [r2, #32]
        arm_pid_init_f32(&pid, 1); // This is the crucial step!
 800133a:	2101      	movs	r1, #1
 800133c:	4812      	ldr	r0, [pc, #72]	@ (8001388 <handle_received_command+0x1cc>)
 800133e:	f001 f8cc 	bl	80024da <arm_pid_init_f32>
        status_to_send = 1;        // Set status to "Constants Updated"
 8001342:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <handle_received_command+0x1c0>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
 8001348:	e002      	b.n	8001350 <handle_received_command+0x194>
    }

  } else {
    // The colon separator was not found, so the format is wrong.
    status_to_send = 200; // "ERROR: Unknown Command"
 800134a:	4b0c      	ldr	r3, [pc, #48]	@ (800137c <handle_received_command+0x1c0>)
 800134c:	22c8      	movs	r2, #200	@ 0xc8
 800134e:	701a      	strb	r2, [r3, #0]
 8001350:	46b5      	mov	sp, r6
  }
}
 8001352:	bf00      	nop
 8001354:	3734      	adds	r7, #52	@ 0x34
 8001356:	46bd      	mov	sp, r7
 8001358:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800135c:	080091f8 	.word	0x080091f8
 8001360:	20000000 	.word	0x20000000
 8001364:	080091fc 	.word	0x080091fc
 8001368:	20000448 	.word	0x20000448
 800136c:	08009200 	.word	0x08009200
 8001370:	20000004 	.word	0x20000004
 8001374:	08009204 	.word	0x08009204
 8001378:	20000008 	.word	0x20000008
 800137c:	2000044c 	.word	0x2000044c
 8001380:	08009208 	.word	0x08009208
 8001384:	2000000a 	.word	0x2000000a
 8001388:	20000474 	.word	0x20000474

0800138c <HAL_UARTEx_RxEventCallback>:

// This callback is automatically called by the HAL when a command arrives.
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART6) {
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0c      	ldr	r2, [pc, #48]	@ (80013d0 <HAL_UARTEx_RxEventCallback+0x44>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d111      	bne.n	80013c6 <HAL_UARTEx_RxEventCallback+0x3a>
        handle_received_command(rx_buffer, Size);
 80013a2:	887b      	ldrh	r3, [r7, #2]
 80013a4:	4619      	mov	r1, r3
 80013a6:	480b      	ldr	r0, [pc, #44]	@ (80013d4 <HAL_UARTEx_RxEventCallback+0x48>)
 80013a8:	f7ff ff08 	bl	80011bc <handle_received_command>

        // IMPORTANT: Restart listening for the next command.
        HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, RX_BUFFER_SIZE);
 80013ac:	2220      	movs	r2, #32
 80013ae:	4909      	ldr	r1, [pc, #36]	@ (80013d4 <HAL_UARTEx_RxEventCallback+0x48>)
 80013b0:	4809      	ldr	r0, [pc, #36]	@ (80013d8 <HAL_UARTEx_RxEventCallback+0x4c>)
 80013b2:	f003 ffd2 	bl	800535a <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 80013b6:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <HAL_UARTEx_RxEventCallback+0x50>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <HAL_UARTEx_RxEventCallback+0x50>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f022 0208 	bic.w	r2, r2, #8
 80013c4:	601a      	str	r2, [r3, #0]
    }
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40011400 	.word	0x40011400
 80013d4:	20000498 	.word	0x20000498
 80013d8:	200003a0 	.word	0x200003a0
 80013dc:	200003e8 	.word	0x200003e8

080013e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013e6:	f001 f8bd 	bl	8002564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ea:	f000 f9eb 	bl	80017c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ee:	f000 fca7 	bl	8001d40 <MX_GPIO_Init>
  MX_DMA_Init();
 80013f2:	f000 fc7d 	bl	8001cf0 <MX_DMA_Init>
  MX_ADC1_Init();
 80013f6:	f000 fa59 	bl	80018ac <MX_ADC1_Init>
  MX_TIM1_Init();
 80013fa:	f000 fb0d 	bl	8001a18 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013fe:	f000 fb9b 	bl	8001b38 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001402:	f000 fbf1 	bl	8001be8 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001406:	f000 fc49 	bl	8001c9c <MX_USART6_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800140a:	f000 fa43 	bl	8001894 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 800140e:	4881      	ldr	r0, [pc, #516]	@ (8001614 <main+0x234>)
 8001410:	f001 f95e 	bl	80026d0 <HAL_ADC_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
 8001414:	2208      	movs	r2, #8
 8001416:	4980      	ldr	r1, [pc, #512]	@ (8001618 <main+0x238>)
 8001418:	487e      	ldr	r0, [pc, #504]	@ (8001614 <main+0x234>)
 800141a:	f001 fb27 	bl	8002a6c <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800141e:	2100      	movs	r1, #0
 8001420:	487e      	ldr	r0, [pc, #504]	@ (800161c <main+0x23c>)
 8001422:	f003 fa4f 	bl	80048c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001426:	2104      	movs	r1, #4
 8001428:	487c      	ldr	r0, [pc, #496]	@ (800161c <main+0x23c>)
 800142a:	f003 fa4b 	bl	80048c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800142e:	2100      	movs	r1, #0
 8001430:	487b      	ldr	r0, [pc, #492]	@ (8001620 <main+0x240>)
 8001432:	f003 fa47 	bl	80048c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001436:	2100      	movs	r1, #0
 8001438:	487a      	ldr	r0, [pc, #488]	@ (8001624 <main+0x244>)
 800143a:	f003 fa43 	bl	80048c4 <HAL_TIM_PWM_Start>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, RX_BUFFER_SIZE);
 800143e:	2220      	movs	r2, #32
 8001440:	4979      	ldr	r1, [pc, #484]	@ (8001628 <main+0x248>)
 8001442:	487a      	ldr	r0, [pc, #488]	@ (800162c <main+0x24c>)
 8001444:	f003 ff89 	bl	800535a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 8001448:	4b79      	ldr	r3, [pc, #484]	@ (8001630 <main+0x250>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4b78      	ldr	r3, [pc, #480]	@ (8001630 <main+0x250>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f022 0208 	bic.w	r2, r2, #8
 8001456:	601a      	str	r2, [r3, #0]



  pid.Kp=Kp;
 8001458:	4b76      	ldr	r3, [pc, #472]	@ (8001634 <main+0x254>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a76      	ldr	r2, [pc, #472]	@ (8001638 <main+0x258>)
 800145e:	6193      	str	r3, [r2, #24]
  pid.Ki=Ki;
 8001460:	4b76      	ldr	r3, [pc, #472]	@ (800163c <main+0x25c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a74      	ldr	r2, [pc, #464]	@ (8001638 <main+0x258>)
 8001466:	61d3      	str	r3, [r2, #28]
  pid.Kd=Kd;
 8001468:	4b75      	ldr	r3, [pc, #468]	@ (8001640 <main+0x260>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a72      	ldr	r2, [pc, #456]	@ (8001638 <main+0x258>)
 800146e:	6213      	str	r3, [r2, #32]

  arm_pid_init_f32(&pid, 1);
 8001470:	2101      	movs	r1, #1
 8001472:	4871      	ldr	r0, [pc, #452]	@ (8001638 <main+0x258>)
 8001474:	f001 f831 	bl	80024da <arm_pid_init_f32>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 8);
 8001478:	2208      	movs	r2, #8
 800147a:	4967      	ldr	r1, [pc, #412]	@ (8001618 <main+0x238>)
 800147c:	4865      	ldr	r0, [pc, #404]	@ (8001614 <main+0x234>)
 800147e:	f001 faf5 	bl	8002a6c <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  uint32_t current_time = HAL_GetTick();
 8001482:	f001 f8d5 	bl	8002630 <HAL_GetTick>
 8001486:	60f8      	str	r0, [r7, #12]
	  float32_t error = 0.0f;
 8001488:	f04f 0300 	mov.w	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
	  float32_t output = 0.0f;
 800148e:	f04f 0300 	mov.w	r3, #0
 8001492:	613b      	str	r3, [r7, #16]




	  if (current_time - last_telemetry_time >= TELEMETRY_INTERVAL_MS){
 8001494:	4b6b      	ldr	r3, [pc, #428]	@ (8001644 <main+0x264>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2214      	movs	r2, #20
 800149e:	4293      	cmp	r3, r2
 80014a0:	d3ef      	bcc.n	8001482 <main+0xa2>
	      last_telemetry_time = current_time;
 80014a2:	4a68      	ldr	r2, [pc, #416]	@ (8001644 <main+0x264>)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6013      	str	r3, [r2, #0]
	      HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 8);
 80014a8:	2208      	movs	r2, #8
 80014aa:	495b      	ldr	r1, [pc, #364]	@ (8001618 <main+0x238>)
 80014ac:	4859      	ldr	r0, [pc, #356]	@ (8001614 <main+0x234>)
 80014ae:	f001 fadd 	bl	8002a6c <HAL_ADC_Start_DMA>
	      position = line_data();
 80014b2:	f7ff fdcb 	bl	800104c <line_data>
 80014b6:	eef0 7a40 	vmov.f32	s15, s0
 80014ba:	4b63      	ldr	r3, [pc, #396]	@ (8001648 <main+0x268>)
 80014bc:	edc3 7a00 	vstr	s15, [r3]
	      if (last_known_turn_direction!=0){
 80014c0:	4b62      	ldr	r3, [pc, #392]	@ (800164c <main+0x26c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <main+0xf0>
	    	  last_last_known_turn_direction=last_known_turn_direction;
 80014c8:	4b60      	ldr	r3, [pc, #384]	@ (800164c <main+0x26c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a60      	ldr	r2, [pc, #384]	@ (8001650 <main+0x270>)
 80014ce:	6013      	str	r3, [r2, #0]
	      }
	      last_known_turn_direction = (position > 52 && position <= 70) ? -1 : ((position < 20 && position != 255) ? 1 : last_known_turn_direction);
 80014d0:	4b5d      	ldr	r3, [pc, #372]	@ (8001648 <main+0x268>)
 80014d2:	edd3 7a00 	vldr	s15, [r3]
 80014d6:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001654 <main+0x274>
 80014da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e2:	bfcc      	ite	gt
 80014e4:	2301      	movgt	r3, #1
 80014e6:	2300      	movle	r3, #0
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d111      	bne.n	8001518 <main+0x138>
 80014f4:	4b54      	ldr	r3, [pc, #336]	@ (8001648 <main+0x268>)
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001658 <main+0x278>
 80014fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001506:	bf94      	ite	ls
 8001508:	2301      	movls	r3, #1
 800150a:	2300      	movhi	r3, #0
 800150c:	b2db      	uxtb	r3, r3
 800150e:	f083 0301 	eor.w	r3, r3, #1
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d020      	beq.n	800155a <main+0x17a>
 8001518:	4b4b      	ldr	r3, [pc, #300]	@ (8001648 <main+0x268>)
 800151a:	edd3 7a00 	vldr	s15, [r3]
 800151e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001522:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152a:	bf4c      	ite	mi
 800152c:	2301      	movmi	r3, #1
 800152e:	2300      	movpl	r3, #0
 8001530:	b2db      	uxtb	r3, r3
 8001532:	f083 0301 	eor.w	r3, r3, #1
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2b00      	cmp	r3, #0
 800153a:	d109      	bne.n	8001550 <main+0x170>
 800153c:	4b42      	ldr	r3, [pc, #264]	@ (8001648 <main+0x268>)
 800153e:	edd3 7a00 	vldr	s15, [r3]
 8001542:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800165c <main+0x27c>
 8001546:	eef4 7a47 	vcmp.f32	s15, s14
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	d102      	bne.n	8001556 <main+0x176>
 8001550:	4b3e      	ldr	r3, [pc, #248]	@ (800164c <main+0x26c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	e003      	b.n	800155e <main+0x17e>
 8001556:	2301      	movs	r3, #1
 8001558:	e001      	b.n	800155e <main+0x17e>
 800155a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800155e:	4a3b      	ldr	r2, [pc, #236]	@ (800164c <main+0x26c>)
 8001560:	6013      	str	r3, [r2, #0]


	      if (position == 255) {
 8001562:	4b39      	ldr	r3, [pc, #228]	@ (8001648 <main+0x268>)
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800165c <main+0x27c>
 800156c:	eef4 7a47 	vcmp.f32	s15, s14
 8001570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001574:	d176      	bne.n	8001664 <main+0x284>

	              arm_pid_reset_f32(&pid);
 8001576:	4830      	ldr	r0, [pc, #192]	@ (8001638 <main+0x258>)
 8001578:	f000 ffe5 	bl	8002546 <arm_pid_reset_f32>

	              if (last_known_turn_direction == 1) { // We were heading into a right turn
 800157c:	4b33      	ldr	r3, [pc, #204]	@ (800164c <main+0x26c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d10d      	bne.n	80015a0 <main+0x1c0>
	                  setMotorSpeed(0, turn_speed);
 8001584:	4b36      	ldr	r3, [pc, #216]	@ (8001660 <main+0x280>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	2000      	movs	r0, #0
 800158c:	f7ff fd1a 	bl	8000fc4 <setMotorSpeed>
	                  setMotorSpeed(1, -turn_speed);
 8001590:	4b33      	ldr	r3, [pc, #204]	@ (8001660 <main+0x280>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	425b      	negs	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	2001      	movs	r0, #1
 800159a:	f7ff fd13 	bl	8000fc4 <setMotorSpeed>
 800159e:	e0f9      	b.n	8001794 <main+0x3b4>
	              } else if (last_known_turn_direction == -1) { // We were heading into a left turn
 80015a0:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <main+0x26c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80015a8:	d10d      	bne.n	80015c6 <main+0x1e6>
	                  setMotorSpeed(0, -turn_speed);
 80015aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001660 <main+0x280>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	425b      	negs	r3, r3
 80015b0:	4619      	mov	r1, r3
 80015b2:	2000      	movs	r0, #0
 80015b4:	f7ff fd06 	bl	8000fc4 <setMotorSpeed>
	                  setMotorSpeed(1, turn_speed);
 80015b8:	4b29      	ldr	r3, [pc, #164]	@ (8001660 <main+0x280>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	4619      	mov	r1, r3
 80015be:	2001      	movs	r0, #1
 80015c0:	f7ff fd00 	bl	8000fc4 <setMotorSpeed>
 80015c4:	e0e6      	b.n	8001794 <main+0x3b4>
	              } else {
	            	  if (last_last_known_turn_direction == 1) { // We were heading into a right turn
 80015c6:	4b22      	ldr	r3, [pc, #136]	@ (8001650 <main+0x270>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d10d      	bne.n	80015ea <main+0x20a>
	            		  setMotorSpeed(0, turn_speed);
 80015ce:	4b24      	ldr	r3, [pc, #144]	@ (8001660 <main+0x280>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	4619      	mov	r1, r3
 80015d4:	2000      	movs	r0, #0
 80015d6:	f7ff fcf5 	bl	8000fc4 <setMotorSpeed>
	            		  setMotorSpeed(1, -turn_speed);
 80015da:	4b21      	ldr	r3, [pc, #132]	@ (8001660 <main+0x280>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	425b      	negs	r3, r3
 80015e0:	4619      	mov	r1, r3
 80015e2:	2001      	movs	r0, #1
 80015e4:	f7ff fcee 	bl	8000fc4 <setMotorSpeed>
 80015e8:	e0d4      	b.n	8001794 <main+0x3b4>
	            	  } else if (last_last_known_turn_direction == -1) { // We were heading into a left turn
 80015ea:	4b19      	ldr	r3, [pc, #100]	@ (8001650 <main+0x270>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80015f2:	f040 80cf 	bne.w	8001794 <main+0x3b4>
	            		  setMotorSpeed(0, -turn_speed);
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <main+0x280>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	425b      	negs	r3, r3
 80015fc:	4619      	mov	r1, r3
 80015fe:	2000      	movs	r0, #0
 8001600:	f7ff fce0 	bl	8000fc4 <setMotorSpeed>
	            		  setMotorSpeed(1, turn_speed);
 8001604:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <main+0x280>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4619      	mov	r1, r3
 800160a:	2001      	movs	r0, #1
 800160c:	f7ff fcda 	bl	8000fc4 <setMotorSpeed>
 8001610:	e0c0      	b.n	8001794 <main+0x3b4>
 8001612:	bf00      	nop
 8001614:	20000220 	.word	0x20000220
 8001618:	20000450 	.word	0x20000450
 800161c:	200002c8 	.word	0x200002c8
 8001620:	20000358 	.word	0x20000358
 8001624:	20000310 	.word	0x20000310
 8001628:	20000498 	.word	0x20000498
 800162c:	200003a0 	.word	0x200003a0
 8001630:	200003e8 	.word	0x200003e8
 8001634:	20000000 	.word	0x20000000
 8001638:	20000474 	.word	0x20000474
 800163c:	20000448 	.word	0x20000448
 8001640:	20000004 	.word	0x20000004
 8001644:	200004b8 	.word	0x200004b8
 8001648:	20000470 	.word	0x20000470
 800164c:	200004bc 	.word	0x200004bc
 8001650:	2000002c 	.word	0x2000002c
 8001654:	42500000 	.word	0x42500000
 8001658:	428c0000 	.word	0x428c0000
 800165c:	437f0000 	.word	0x437f0000
 8001660:	2000000b 	.word	0x2000000b
	            	  }
	              }
	            } else {
	              error = ((float32_t)position - 35.0f);
 8001664:	4b51      	ldr	r3, [pc, #324]	@ (80017ac <main+0x3cc>)
 8001666:	edd3 7a00 	vldr	s15, [r3]
 800166a:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80017b0 <main+0x3d0>
 800166e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001672:	edc7 7a05 	vstr	s15, [r7, #20]
 8001676:	4b4f      	ldr	r3, [pc, #316]	@ (80017b4 <main+0x3d4>)
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	607b      	str	r3, [r7, #4]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	ed93 7a00 	vldr	s14, [r3]
 8001684:	edd7 7a01 	vldr	s15, [r7, #4]
 8001688:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	edd3 7a03 	vldr	s15, [r3, #12]
 8001698:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 800169c:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	edd3 6a02 	vldr	s13, [r3, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	edd3 7a04 	vldr	s15, [r3, #16]
 80016ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80016ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016be:	edc7 7a00 	vstr	s15, [r7]

    /* Update state */
    S->state[1] = S->state[0];
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	68da      	ldr	r2, [r3, #12]
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 80016d6:	683b      	ldr	r3, [r7, #0]
	              output = arm_pid_f32(&pid, error);
 80016d8:	613b      	str	r3, [r7, #16]
	              if (output > base_speed) output = base_speed;
 80016da:	4b37      	ldr	r3, [pc, #220]	@ (80017b8 <main+0x3d8>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	ee07 3a90 	vmov	s15, r3
 80016e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80016ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f2:	dd07      	ble.n	8001704 <main+0x324>
 80016f4:	4b30      	ldr	r3, [pc, #192]	@ (80017b8 <main+0x3d8>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	ee07 3a90 	vmov	s15, r3
 80016fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001700:	edc7 7a04 	vstr	s15, [r7, #16]
	              if (output < -base_speed) output = -base_speed;
 8001704:	4b2c      	ldr	r3, [pc, #176]	@ (80017b8 <main+0x3d8>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	425b      	negs	r3, r3
 800170a:	ee07 3a90 	vmov	s15, r3
 800170e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001712:	ed97 7a04 	vldr	s14, [r7, #16]
 8001716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	d508      	bpl.n	8001732 <main+0x352>
 8001720:	4b25      	ldr	r3, [pc, #148]	@ (80017b8 <main+0x3d8>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	425b      	negs	r3, r3
 8001726:	ee07 3a90 	vmov	s15, r3
 800172a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800172e:	edc7 7a04 	vstr	s15, [r7, #16]

	              setMotorSpeed(0, base_speed - (int32_t)output);
 8001732:	4b21      	ldr	r3, [pc, #132]	@ (80017b8 <main+0x3d8>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	edd7 7a04 	vldr	s15, [r7, #16]
 800173a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800173e:	ee17 2a90 	vmov	r2, s15
 8001742:	1a9b      	subs	r3, r3, r2
 8001744:	4619      	mov	r1, r3
 8001746:	2000      	movs	r0, #0
 8001748:	f7ff fc3c 	bl	8000fc4 <setMotorSpeed>
	              setMotorSpeed(1, base_speed + (int32_t)output);
 800174c:	4b1a      	ldr	r3, [pc, #104]	@ (80017b8 <main+0x3d8>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	edd7 7a04 	vldr	s15, [r7, #16]
 8001754:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001758:	ee17 2a90 	vmov	r2, s15
 800175c:	4413      	add	r3, r2
 800175e:	4619      	mov	r1, r3
 8001760:	2001      	movs	r0, #1
 8001762:	f7ff fc2f 	bl	8000fc4 <setMotorSpeed>

	              if (position > 25 && position < 45) {
 8001766:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <main+0x3cc>)
 8001768:	edd3 7a00 	vldr	s15, [r3]
 800176c:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001770:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001778:	dd0c      	ble.n	8001794 <main+0x3b4>
 800177a:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <main+0x3cc>)
 800177c:	edd3 7a00 	vldr	s15, [r3]
 8001780:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80017bc <main+0x3dc>
 8001784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178c:	d502      	bpl.n	8001794 <main+0x3b4>
	                  last_known_turn_direction = 0;
 800178e:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <main+0x3e0>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
	              }
	            }


	      send_telemetry_data(position,error,output);
 8001794:	4b05      	ldr	r3, [pc, #20]	@ (80017ac <main+0x3cc>)
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	ed97 1a04 	vldr	s2, [r7, #16]
 800179e:	edd7 0a05 	vldr	s1, [r7, #20]
 80017a2:	eeb0 0a67 	vmov.f32	s0, s15
 80017a6:	f7ff fc9b 	bl	80010e0 <send_telemetry_data>
  {
 80017aa:	e66a      	b.n	8001482 <main+0xa2>
 80017ac:	20000470 	.word	0x20000470
 80017b0:	420c0000 	.word	0x420c0000
 80017b4:	20000474 	.word	0x20000474
 80017b8:	2000000a 	.word	0x2000000a
 80017bc:	42340000 	.word	0x42340000
 80017c0:	200004bc 	.word	0x200004bc

080017c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b094      	sub	sp, #80	@ 0x50
 80017c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ca:	f107 0320 	add.w	r3, r7, #32
 80017ce:	2230      	movs	r2, #48	@ 0x30
 80017d0:	2100      	movs	r1, #0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f005 fdda 	bl	800738c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e8:	2300      	movs	r3, #0
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	4b27      	ldr	r3, [pc, #156]	@ (800188c <SystemClock_Config+0xc8>)
 80017ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f0:	4a26      	ldr	r2, [pc, #152]	@ (800188c <SystemClock_Config+0xc8>)
 80017f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f8:	4b24      	ldr	r3, [pc, #144]	@ (800188c <SystemClock_Config+0xc8>)
 80017fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001804:	2300      	movs	r3, #0
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <SystemClock_Config+0xcc>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a20      	ldr	r2, [pc, #128]	@ (8001890 <SystemClock_Config+0xcc>)
 800180e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001812:	6013      	str	r3, [r2, #0]
 8001814:	4b1e      	ldr	r3, [pc, #120]	@ (8001890 <SystemClock_Config+0xcc>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001820:	2302      	movs	r3, #2
 8001822:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001824:	2301      	movs	r3, #1
 8001826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001828:	2310      	movs	r3, #16
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182c:	2302      	movs	r3, #2
 800182e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001830:	2300      	movs	r3, #0
 8001832:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001834:	2308      	movs	r3, #8
 8001836:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001838:	2364      	movs	r3, #100	@ 0x64
 800183a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800183c:	2302      	movs	r3, #2
 800183e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001840:	2304      	movs	r3, #4
 8001842:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001844:	f107 0320 	add.w	r3, r7, #32
 8001848:	4618      	mov	r0, r3
 800184a:	f002 fb93 	bl	8003f74 <HAL_RCC_OscConfig>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001854:	f000 faec 	bl	8001e30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001858:	230f      	movs	r3, #15
 800185a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800185c:	2302      	movs	r3, #2
 800185e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001864:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001868:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800186e:	f107 030c 	add.w	r3, r7, #12
 8001872:	2103      	movs	r1, #3
 8001874:	4618      	mov	r0, r3
 8001876:	f002 fdf5 	bl	8004464 <HAL_RCC_ClockConfig>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001880:	f000 fad6 	bl	8001e30 <Error_Handler>
  }
}
 8001884:	bf00      	nop
 8001886:	3750      	adds	r7, #80	@ 0x50
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40023800 	.word	0x40023800
 8001890:	40007000 	.word	0x40007000

08001894 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001898:	2200      	movs	r2, #0
 800189a:	2100      	movs	r1, #0
 800189c:	2012      	movs	r0, #18
 800189e:	f001 fd92 	bl	80033c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80018a2:	2012      	movs	r0, #18
 80018a4:	f001 fdab 	bl	80033fe <HAL_NVIC_EnableIRQ>
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}

080018ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018b2:	463b      	mov	r3, r7
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018be:	4b53      	ldr	r3, [pc, #332]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018c0:	4a53      	ldr	r2, [pc, #332]	@ (8001a10 <MX_ADC1_Init+0x164>)
 80018c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018c4:	4b51      	ldr	r3, [pc, #324]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80018cc:	4b4f      	ldr	r3, [pc, #316]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018ce:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018d4:	4b4d      	ldr	r3, [pc, #308]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018da:	4b4c      	ldr	r3, [pc, #304]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018dc:	2200      	movs	r2, #0
 80018de:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018e0:	4b4a      	ldr	r3, [pc, #296]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018e8:	4b48      	ldr	r3, [pc, #288]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018ee:	4b47      	ldr	r3, [pc, #284]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018f0:	4a48      	ldr	r2, [pc, #288]	@ (8001a14 <MX_ADC1_Init+0x168>)
 80018f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018f4:	4b45      	ldr	r3, [pc, #276]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80018fa:	4b44      	ldr	r3, [pc, #272]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80018fc:	2208      	movs	r2, #8
 80018fe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001900:	4b42      	ldr	r3, [pc, #264]	@ (8001a0c <MX_ADC1_Init+0x160>)
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001908:	4b40      	ldr	r3, [pc, #256]	@ (8001a0c <MX_ADC1_Init+0x160>)
 800190a:	2200      	movs	r2, #0
 800190c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800190e:	483f      	ldr	r0, [pc, #252]	@ (8001a0c <MX_ADC1_Init+0x160>)
 8001910:	f000 fe9a 	bl	8002648 <HAL_ADC_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800191a:	f000 fa89 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800191e:	2300      	movs	r3, #0
 8001920:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001922:	2301      	movs	r3, #1
 8001924:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001926:	2304      	movs	r3, #4
 8001928:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800192a:	463b      	mov	r3, r7
 800192c:	4619      	mov	r1, r3
 800192e:	4837      	ldr	r0, [pc, #220]	@ (8001a0c <MX_ADC1_Init+0x160>)
 8001930:	f001 f9b4 	bl	8002c9c <HAL_ADC_ConfigChannel>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800193a:	f000 fa79 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800193e:	2301      	movs	r3, #1
 8001940:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001942:	2302      	movs	r3, #2
 8001944:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001946:	463b      	mov	r3, r7
 8001948:	4619      	mov	r1, r3
 800194a:	4830      	ldr	r0, [pc, #192]	@ (8001a0c <MX_ADC1_Init+0x160>)
 800194c:	f001 f9a6 	bl	8002c9c <HAL_ADC_ConfigChannel>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001956:	f000 fa6b 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800195a:	2302      	movs	r3, #2
 800195c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800195e:	2303      	movs	r3, #3
 8001960:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001962:	463b      	mov	r3, r7
 8001964:	4619      	mov	r1, r3
 8001966:	4829      	ldr	r0, [pc, #164]	@ (8001a0c <MX_ADC1_Init+0x160>)
 8001968:	f001 f998 	bl	8002c9c <HAL_ADC_ConfigChannel>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001972:	f000 fa5d 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001976:	2303      	movs	r3, #3
 8001978:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800197a:	2304      	movs	r3, #4
 800197c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800197e:	463b      	mov	r3, r7
 8001980:	4619      	mov	r1, r3
 8001982:	4822      	ldr	r0, [pc, #136]	@ (8001a0c <MX_ADC1_Init+0x160>)
 8001984:	f001 f98a 	bl	8002c9c <HAL_ADC_ConfigChannel>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800198e:	f000 fa4f 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001992:	2304      	movs	r3, #4
 8001994:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001996:	2305      	movs	r3, #5
 8001998:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800199a:	463b      	mov	r3, r7
 800199c:	4619      	mov	r1, r3
 800199e:	481b      	ldr	r0, [pc, #108]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80019a0:	f001 f97c 	bl	8002c9c <HAL_ADC_ConfigChannel>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 80019aa:	f000 fa41 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80019ae:	2305      	movs	r3, #5
 80019b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80019b2:	2306      	movs	r3, #6
 80019b4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019b6:	463b      	mov	r3, r7
 80019b8:	4619      	mov	r1, r3
 80019ba:	4814      	ldr	r0, [pc, #80]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80019bc:	f001 f96e 	bl	8002c9c <HAL_ADC_ConfigChannel>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 80019c6:	f000 fa33 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80019ca:	2306      	movs	r3, #6
 80019cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80019ce:	2307      	movs	r3, #7
 80019d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019d2:	463b      	mov	r3, r7
 80019d4:	4619      	mov	r1, r3
 80019d6:	480d      	ldr	r0, [pc, #52]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80019d8:	f001 f960 	bl	8002c9c <HAL_ADC_ConfigChannel>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 80019e2:	f000 fa25 	bl	8001e30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80019e6:	2307      	movs	r3, #7
 80019e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80019ea:	2308      	movs	r3, #8
 80019ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019ee:	463b      	mov	r3, r7
 80019f0:	4619      	mov	r1, r3
 80019f2:	4806      	ldr	r0, [pc, #24]	@ (8001a0c <MX_ADC1_Init+0x160>)
 80019f4:	f001 f952 	bl	8002c9c <HAL_ADC_ConfigChannel>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 80019fe:	f000 fa17 	bl	8001e30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a02:	bf00      	nop
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000220 	.word	0x20000220
 8001a10:	40012000 	.word	0x40012000
 8001a14:	0f000001 	.word	0x0f000001

08001a18 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b092      	sub	sp, #72	@ 0x48
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a1e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
 8001a38:	615a      	str	r2, [r3, #20]
 8001a3a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	2220      	movs	r2, #32
 8001a40:	2100      	movs	r1, #0
 8001a42:	4618      	mov	r0, r3
 8001a44:	f005 fca2 	bl	800738c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a48:	4b39      	ldr	r3, [pc, #228]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a4a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b34 <MX_TIM1_Init+0x11c>)
 8001a4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000-1;
 8001a4e:	4b38      	ldr	r3, [pc, #224]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a50:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a56:	4b36      	ldr	r3, [pc, #216]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001a5c:	4b34      	ldr	r3, [pc, #208]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a5e:	22c8      	movs	r2, #200	@ 0xc8
 8001a60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a62:	4b33      	ldr	r3, [pc, #204]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a68:	4b31      	ldr	r3, [pc, #196]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a6e:	4b30      	ldr	r3, [pc, #192]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a74:	482e      	ldr	r0, [pc, #184]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a76:	f002 fed5 	bl	8004824 <HAL_TIM_PWM_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001a80:	f000 f9d6 	bl	8001e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a84:	2300      	movs	r3, #0
 8001a86:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a8c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a90:	4619      	mov	r1, r3
 8001a92:	4827      	ldr	r0, [pc, #156]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001a94:	f003 fac6 	bl	8005024 <HAL_TIMEx_MasterConfigSynchronization>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001a9e:	f000 f9c7 	bl	8001e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa2:	2360      	movs	r3, #96	@ 0x60
 8001aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001aba:	2300      	movs	r3, #0
 8001abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	481a      	ldr	r0, [pc, #104]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001ac8:	f002 ffac 	bl	8004a24 <HAL_TIM_PWM_ConfigChannel>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001ad2:	f000 f9ad 	bl	8001e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ad6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ada:	2204      	movs	r2, #4
 8001adc:	4619      	mov	r1, r3
 8001ade:	4814      	ldr	r0, [pc, #80]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001ae0:	f002 ffa0 	bl	8004a24 <HAL_TIM_PWM_ConfigChannel>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001aea:	f000 f9a1 	bl	8001e30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4807      	ldr	r0, [pc, #28]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001b12:	f003 faf5 	bl	8005100 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001b1c:	f000 f988 	bl	8001e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b20:	4803      	ldr	r0, [pc, #12]	@ (8001b30 <MX_TIM1_Init+0x118>)
 8001b22:	f000 fa77 	bl	8002014 <HAL_TIM_MspPostInit>

}
 8001b26:	bf00      	nop
 8001b28:	3748      	adds	r7, #72	@ 0x48
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200002c8 	.word	0x200002c8
 8001b34:	40010000 	.word	0x40010000

08001b38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08a      	sub	sp, #40	@ 0x28
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3e:	f107 0320 	add.w	r3, r7, #32
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]
 8001b56:	615a      	str	r2, [r3, #20]
 8001b58:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b5a:	4b22      	ldr	r3, [pc, #136]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001b5c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b60:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001b62:	4b20      	ldr	r3, [pc, #128]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001b64:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b68:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200;
 8001b70:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001b72:	22c8      	movs	r2, #200	@ 0xc8
 8001b74:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b82:	4818      	ldr	r0, [pc, #96]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001b84:	f002 fe4e 	bl	8004824 <HAL_TIM_PWM_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b8e:	f000 f94f 	bl	8001e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b92:	2300      	movs	r3, #0
 8001b94:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b9a:	f107 0320 	add.w	r3, r7, #32
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4810      	ldr	r0, [pc, #64]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001ba2:	f003 fa3f 	bl	8005024 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001bac:	f000 f940 	bl	8001e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb0:	2360      	movs	r3, #96	@ 0x60
 8001bb2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4807      	ldr	r0, [pc, #28]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001bc8:	f002 ff2c 	bl	8004a24 <HAL_TIM_PWM_ConfigChannel>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001bd2:	f000 f92d 	bl	8001e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bd6:	4803      	ldr	r0, [pc, #12]	@ (8001be4 <MX_TIM2_Init+0xac>)
 8001bd8:	f000 fa1c 	bl	8002014 <HAL_TIM_MspPostInit>

}
 8001bdc:	bf00      	nop
 8001bde:	3728      	adds	r7, #40	@ 0x28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000310 	.word	0x20000310

08001be8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	@ 0x28
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bee:	f107 0320 	add.w	r3, r7, #32
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	60da      	str	r2, [r3, #12]
 8001c04:	611a      	str	r2, [r3, #16]
 8001c06:	615a      	str	r2, [r3, #20]
 8001c08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c0a:	4b22      	ldr	r3, [pc, #136]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c0c:	4a22      	ldr	r2, [pc, #136]	@ (8001c98 <MX_TIM3_Init+0xb0>)
 8001c0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8001c10:	4b20      	ldr	r3, [pc, #128]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c12:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c16:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c18:	4b1e      	ldr	r3, [pc, #120]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 8001c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c20:	22c8      	movs	r2, #200	@ 0xc8
 8001c22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c24:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c30:	4818      	ldr	r0, [pc, #96]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c32:	f002 fdf7 	bl	8004824 <HAL_TIM_PWM_Init>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001c3c:	f000 f8f8 	bl	8001e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c40:	2300      	movs	r3, #0
 8001c42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c48:	f107 0320 	add.w	r3, r7, #32
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4811      	ldr	r0, [pc, #68]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c50:	f003 f9e8 	bl	8005024 <HAL_TIMEx_MasterConfigSynchronization>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c5a:	f000 f8e9 	bl	8001e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c5e:	2360      	movs	r3, #96	@ 0x60
 8001c60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	2200      	movs	r2, #0
 8001c72:	4619      	mov	r1, r3
 8001c74:	4807      	ldr	r0, [pc, #28]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c76:	f002 fed5 	bl	8004a24 <HAL_TIM_PWM_ConfigChannel>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001c80:	f000 f8d6 	bl	8001e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c84:	4803      	ldr	r0, [pc, #12]	@ (8001c94 <MX_TIM3_Init+0xac>)
 8001c86:	f000 f9c5 	bl	8002014 <HAL_TIM_MspPostInit>

}
 8001c8a:	bf00      	nop
 8001c8c:	3728      	adds	r7, #40	@ 0x28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000358 	.word	0x20000358
 8001c98:	40000400 	.word	0x40000400

08001c9c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001ca2:	4a12      	ldr	r2, [pc, #72]	@ (8001cec <MX_USART6_UART_Init+0x50>)
 8001ca4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001ca6:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001ca8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cd2:	4805      	ldr	r0, [pc, #20]	@ (8001ce8 <MX_USART6_UART_Init+0x4c>)
 8001cd4:	f003 fa66 	bl	80051a4 <HAL_UART_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001cde:	f000 f8a7 	bl	8001e30 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200003a0 	.word	0x200003a0
 8001cec:	40011400 	.word	0x40011400

08001cf0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	607b      	str	r3, [r7, #4]
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <MX_DMA_Init+0x4c>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a0f      	ldr	r2, [pc, #60]	@ (8001d3c <MX_DMA_Init+0x4c>)
 8001d00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b0d      	ldr	r3, [pc, #52]	@ (8001d3c <MX_DMA_Init+0x4c>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2100      	movs	r1, #0
 8001d16:	2038      	movs	r0, #56	@ 0x38
 8001d18:	f001 fb55 	bl	80033c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d1c:	2038      	movs	r0, #56	@ 0x38
 8001d1e:	f001 fb6e 	bl	80033fe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2100      	movs	r1, #0
 8001d26:	2039      	movs	r0, #57	@ 0x39
 8001d28:	f001 fb4d 	bl	80033c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001d2c:	2039      	movs	r0, #57	@ 0x39
 8001d2e:	f001 fb66 	bl	80033fe <HAL_NVIC_EnableIRQ>

}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800

08001d40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	@ 0x28
 8001d44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
 8001d54:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	4b32      	ldr	r3, [pc, #200]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	4a31      	ldr	r2, [pc, #196]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d60:	f043 0304 	orr.w	r3, r3, #4
 8001d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d66:	4b2f      	ldr	r3, [pc, #188]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	f003 0304 	and.w	r3, r3, #4
 8001d6e:	613b      	str	r3, [r7, #16]
 8001d70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	4b2b      	ldr	r3, [pc, #172]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	4a2a      	ldr	r2, [pc, #168]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d82:	4b28      	ldr	r3, [pc, #160]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	4b24      	ldr	r3, [pc, #144]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	4a23      	ldr	r2, [pc, #140]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9e:	4b21      	ldr	r3, [pc, #132]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	607b      	str	r3, [r7, #4]
 8001dae:	4b1d      	ldr	r3, [pc, #116]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001db4:	f043 0302 	orr.w	r3, r3, #2
 8001db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dba:	4b1a      	ldr	r3, [pc, #104]	@ (8001e24 <MX_GPIO_Init+0xe4>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbe:	f003 0302 	and.w	r3, r3, #2
 8001dc2:	607b      	str	r3, [r7, #4]
 8001dc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dcc:	4816      	ldr	r0, [pc, #88]	@ (8001e28 <MX_GPIO_Init+0xe8>)
 8001dce:	f002 f8b7 	bl	8003f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001dd8:	4814      	ldr	r0, [pc, #80]	@ (8001e2c <MX_GPIO_Init+0xec>)
 8001dda:	f002 f8b1 	bl	8003f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de4:	2301      	movs	r3, #1
 8001de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4619      	mov	r1, r3
 8001df6:	480c      	ldr	r0, [pc, #48]	@ (8001e28 <MX_GPIO_Init+0xe8>)
 8001df8:	f001 ff1e 	bl	8003c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e02:	2301      	movs	r3, #1
 8001e04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e06:	2302      	movs	r3, #2
 8001e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0e:	f107 0314 	add.w	r3, r7, #20
 8001e12:	4619      	mov	r1, r3
 8001e14:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <MX_GPIO_Init+0xec>)
 8001e16:	f001 ff0f 	bl	8003c38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e1a:	bf00      	nop
 8001e1c:	3728      	adds	r7, #40	@ 0x28
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020800 	.word	0x40020800
 8001e2c:	40020000 	.word	0x40020000

08001e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e34:	b672      	cpsid	i
}
 8001e36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e38:	bf00      	nop
 8001e3a:	e7fd      	b.n	8001e38 <Error_Handler+0x8>

08001e3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e52:	4b0d      	ldr	r3, [pc, #52]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	603b      	str	r3, [r7, #0]
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	4a08      	ldr	r2, [pc, #32]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800

08001e8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	@ 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a2f      	ldr	r2, [pc, #188]	@ (8001f68 <HAL_ADC_MspInit+0xdc>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d157      	bne.n	8001f5e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001f6c <HAL_ADC_MspInit+0xe0>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8001f6c <HAL_ADC_MspInit+0xe0>)
 8001eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8001f6c <HAL_ADC_MspInit+0xe0>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	4b27      	ldr	r3, [pc, #156]	@ (8001f6c <HAL_ADC_MspInit+0xe0>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	4a26      	ldr	r2, [pc, #152]	@ (8001f6c <HAL_ADC_MspInit+0xe0>)
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eda:	4b24      	ldr	r3, [pc, #144]	@ (8001f6c <HAL_ADC_MspInit+0xe0>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ee6:	23ff      	movs	r3, #255	@ 0xff
 8001ee8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eea:	2303      	movs	r3, #3
 8001eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	481d      	ldr	r0, [pc, #116]	@ (8001f70 <HAL_ADC_MspInit+0xe4>)
 8001efa:	f001 fe9d 	bl	8003c38 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001efe:	4b1d      	ldr	r3, [pc, #116]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f00:	4a1d      	ldr	r2, [pc, #116]	@ (8001f78 <HAL_ADC_MspInit+0xec>)
 8001f02:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f04:	4b1b      	ldr	r3, [pc, #108]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f10:	4b18      	ldr	r3, [pc, #96]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f16:	4b17      	ldr	r3, [pc, #92]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f1c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f1e:	4b15      	ldr	r3, [pc, #84]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f24:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f26:	4b13      	ldr	r3, [pc, #76]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f28:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f2c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001f2e:	4b11      	ldr	r3, [pc, #68]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001f34:	4b0f      	ldr	r3, [pc, #60]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f36:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001f3a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f42:	480c      	ldr	r0, [pc, #48]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f44:	f001 fa76 	bl	8003434 <HAL_DMA_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001f4e:	f7ff ff6f 	bl	8001e30 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a07      	ldr	r2, [pc, #28]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f56:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f58:	4a06      	ldr	r2, [pc, #24]	@ (8001f74 <HAL_ADC_MspInit+0xe8>)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f5e:	bf00      	nop
 8001f60:	3728      	adds	r7, #40	@ 0x28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40012000 	.word	0x40012000
 8001f6c:	40023800 	.word	0x40023800
 8001f70:	40020000 	.word	0x40020000
 8001f74:	20000268 	.word	0x20000268
 8001f78:	40026410 	.word	0x40026410

08001f7c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a1f      	ldr	r2, [pc, #124]	@ (8002008 <HAL_TIM_PWM_MspInit+0x8c>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d10e      	bne.n	8001fac <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	4b1e      	ldr	r3, [pc, #120]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f96:	4a1d      	ldr	r2, [pc, #116]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f9e:	4b1b      	ldr	r3, [pc, #108]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001faa:	e026      	b.n	8001ffa <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb4:	d10e      	bne.n	8001fd4 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	4b14      	ldr	r3, [pc, #80]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	4a13      	ldr	r2, [pc, #76]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc6:	4b11      	ldr	r3, [pc, #68]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	693b      	ldr	r3, [r7, #16]
}
 8001fd2:	e012      	b.n	8001ffa <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a0d      	ldr	r2, [pc, #52]	@ (8002010 <HAL_TIM_PWM_MspInit+0x94>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d10d      	bne.n	8001ffa <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe6:	4a09      	ldr	r2, [pc, #36]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fee:	4b07      	ldr	r3, [pc, #28]	@ (800200c <HAL_TIM_PWM_MspInit+0x90>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
}
 8001ffa:	bf00      	nop
 8001ffc:	371c      	adds	r7, #28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40010000 	.word	0x40010000
 800200c:	40023800 	.word	0x40023800
 8002010:	40000400 	.word	0x40000400

08002014 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a37      	ldr	r2, [pc, #220]	@ (8002110 <HAL_TIM_MspPostInit+0xfc>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d11f      	bne.n	8002076 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	613b      	str	r3, [r7, #16]
 800203a:	4b36      	ldr	r3, [pc, #216]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	4a35      	ldr	r2, [pc, #212]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6313      	str	r3, [r2, #48]	@ 0x30
 8002046:	4b33      	ldr	r3, [pc, #204]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002052:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002058:	2302      	movs	r3, #2
 800205a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002064:	2301      	movs	r3, #1
 8002066:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	482a      	ldr	r0, [pc, #168]	@ (8002118 <HAL_TIM_MspPostInit+0x104>)
 8002070:	f001 fde2 	bl	8003c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002074:	e047      	b.n	8002106 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800207e:	d11f      	bne.n	80020c0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 8002086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002088:	4a22      	ldr	r2, [pc, #136]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 800208a:	f043 0301 	orr.w	r3, r3, #1
 800208e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002090:	4b20      	ldr	r3, [pc, #128]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 8002092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800209c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020aa:	2300      	movs	r3, #0
 80020ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020ae:	2301      	movs	r3, #1
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	4817      	ldr	r0, [pc, #92]	@ (8002118 <HAL_TIM_MspPostInit+0x104>)
 80020ba:	f001 fdbd 	bl	8003c38 <HAL_GPIO_Init>
}
 80020be:	e022      	b.n	8002106 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a15      	ldr	r2, [pc, #84]	@ (800211c <HAL_TIM_MspPostInit+0x108>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d11d      	bne.n	8002106 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	4a10      	ldr	r2, [pc, #64]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 80020d4:	f043 0302 	orr.w	r3, r3, #2
 80020d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020da:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <HAL_TIM_MspPostInit+0x100>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	60bb      	str	r3, [r7, #8]
 80020e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020e6:	2310      	movs	r3, #16
 80020e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ea:	2302      	movs	r3, #2
 80020ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020f6:	2302      	movs	r3, #2
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	4807      	ldr	r0, [pc, #28]	@ (8002120 <HAL_TIM_MspPostInit+0x10c>)
 8002102:	f001 fd99 	bl	8003c38 <HAL_GPIO_Init>
}
 8002106:	bf00      	nop
 8002108:	3728      	adds	r7, #40	@ 0x28
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40010000 	.word	0x40010000
 8002114:	40023800 	.word	0x40023800
 8002118:	40020000 	.word	0x40020000
 800211c:	40000400 	.word	0x40000400
 8002120:	40020400 	.word	0x40020400

08002124 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a34      	ldr	r2, [pc, #208]	@ (8002214 <HAL_UART_MspInit+0xf0>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d162      	bne.n	800220c <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	4b33      	ldr	r3, [pc, #204]	@ (8002218 <HAL_UART_MspInit+0xf4>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	4a32      	ldr	r2, [pc, #200]	@ (8002218 <HAL_UART_MspInit+0xf4>)
 8002150:	f043 0320 	orr.w	r3, r3, #32
 8002154:	6453      	str	r3, [r2, #68]	@ 0x44
 8002156:	4b30      	ldr	r3, [pc, #192]	@ (8002218 <HAL_UART_MspInit+0xf4>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	f003 0320 	and.w	r3, r3, #32
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b2c      	ldr	r3, [pc, #176]	@ (8002218 <HAL_UART_MspInit+0xf4>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	4a2b      	ldr	r2, [pc, #172]	@ (8002218 <HAL_UART_MspInit+0xf4>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6313      	str	r3, [r2, #48]	@ 0x30
 8002172:	4b29      	ldr	r3, [pc, #164]	@ (8002218 <HAL_UART_MspInit+0xf4>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800217e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218c:	2303      	movs	r3, #3
 800218e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002190:	2308      	movs	r3, #8
 8002192:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	4619      	mov	r1, r3
 800219a:	4820      	ldr	r0, [pc, #128]	@ (800221c <HAL_UART_MspInit+0xf8>)
 800219c:	f001 fd4c 	bl	8003c38 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80021a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021a2:	4a20      	ldr	r2, [pc, #128]	@ (8002224 <HAL_UART_MspInit+0x100>)
 80021a4:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80021a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021a8:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80021ac:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021ba:	4b19      	ldr	r3, [pc, #100]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021c0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021c2:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021c8:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80021ce:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021d4:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021da:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021dc:	2200      	movs	r2, #0
 80021de:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80021e0:	480f      	ldr	r0, [pc, #60]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021e2:	f001 f927 	bl	8003434 <HAL_DMA_Init>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80021ec:	f7ff fe20 	bl	8001e30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002220 <HAL_UART_MspInit+0xfc>)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80021fc:	2200      	movs	r2, #0
 80021fe:	2100      	movs	r1, #0
 8002200:	2047      	movs	r0, #71	@ 0x47
 8002202:	f001 f8e0 	bl	80033c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002206:	2047      	movs	r0, #71	@ 0x47
 8002208:	f001 f8f9 	bl	80033fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800220c:	bf00      	nop
 800220e:	3728      	adds	r7, #40	@ 0x28
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40011400 	.word	0x40011400
 8002218:	40023800 	.word	0x40023800
 800221c:	40020000 	.word	0x40020000
 8002220:	200003e8 	.word	0x200003e8
 8002224:	40026428 	.word	0x40026428

08002228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <NMI_Handler+0x4>

08002230 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <HardFault_Handler+0x4>

08002238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <MemManage_Handler+0x4>

08002240 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <BusFault_Handler+0x4>

08002248 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <UsageFault_Handler+0x4>

08002250 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800227e:	f000 f9c3 	bl	8002608 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
	...

08002288 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <ADC_IRQHandler+0x10>)
 800228e:	f000 fadd 	bl	800284c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000220 	.word	0x20000220

0800229c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <DMA2_Stream0_IRQHandler+0x10>)
 80022a2:	f001 fa5f 	bl	8003764 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000268 	.word	0x20000268

080022b0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <DMA2_Stream1_IRQHandler+0x10>)
 80022b6:	f001 fa55 	bl	8003764 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200003e8 	.word	0x200003e8

080022c4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <USART6_IRQHandler+0x10>)
 80022ca:	f003 f8a3 	bl	8005414 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	200003a0 	.word	0x200003a0

080022d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return 1;
 80022dc:	2301      	movs	r3, #1
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <_kill>:

int _kill(int pid, int sig)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022f2:	f005 f873 	bl	80073dc <__errno>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2216      	movs	r2, #22
 80022fa:	601a      	str	r2, [r3, #0]
  return -1;
 80022fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002300:	4618      	mov	r0, r3
 8002302:	3708      	adds	r7, #8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <_exit>:

void _exit (int status)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002310:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff ffe7 	bl	80022e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800231a:	bf00      	nop
 800231c:	e7fd      	b.n	800231a <_exit+0x12>

0800231e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b086      	sub	sp, #24
 8002322:	af00      	add	r7, sp, #0
 8002324:	60f8      	str	r0, [r7, #12]
 8002326:	60b9      	str	r1, [r7, #8]
 8002328:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232a:	2300      	movs	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	e00a      	b.n	8002346 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002330:	f3af 8000 	nop.w
 8002334:	4601      	mov	r1, r0
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	60ba      	str	r2, [r7, #8]
 800233c:	b2ca      	uxtb	r2, r1
 800233e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	3301      	adds	r3, #1
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	429a      	cmp	r2, r3
 800234c:	dbf0      	blt.n	8002330 <_read+0x12>
  }

  return len;
 800234e:	687b      	ldr	r3, [r7, #4]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	e009      	b.n	800237e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	60ba      	str	r2, [r7, #8]
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	3301      	adds	r3, #1
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	429a      	cmp	r2, r3
 8002384:	dbf1      	blt.n	800236a <_write+0x12>
  }
  return len;
 8002386:	687b      	ldr	r3, [r7, #4]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <_close>:

int _close(int file)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800239c:	4618      	mov	r0, r3
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023b8:	605a      	str	r2, [r3, #4]
  return 0;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <_isatty>:

int _isatty(int file)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023d0:	2301      	movs	r3, #1
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023de:	b480      	push	{r7}
 80023e0:	b085      	sub	sp, #20
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002400:	4a14      	ldr	r2, [pc, #80]	@ (8002454 <_sbrk+0x5c>)
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <_sbrk+0x60>)
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800240c:	4b13      	ldr	r3, [pc, #76]	@ (800245c <_sbrk+0x64>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d102      	bne.n	800241a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002414:	4b11      	ldr	r3, [pc, #68]	@ (800245c <_sbrk+0x64>)
 8002416:	4a12      	ldr	r2, [pc, #72]	@ (8002460 <_sbrk+0x68>)
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800241a:	4b10      	ldr	r3, [pc, #64]	@ (800245c <_sbrk+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	429a      	cmp	r2, r3
 8002426:	d207      	bcs.n	8002438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002428:	f004 ffd8 	bl	80073dc <__errno>
 800242c:	4603      	mov	r3, r0
 800242e:	220c      	movs	r2, #12
 8002430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002432:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002436:	e009      	b.n	800244c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002438:	4b08      	ldr	r3, [pc, #32]	@ (800245c <_sbrk+0x64>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800243e:	4b07      	ldr	r3, [pc, #28]	@ (800245c <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	4a05      	ldr	r2, [pc, #20]	@ (800245c <_sbrk+0x64>)
 8002448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800244a:	68fb      	ldr	r3, [r7, #12]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20020000 	.word	0x20020000
 8002458:	00000400 	.word	0x00000400
 800245c:	200004f0 	.word	0x200004f0
 8002460:	20000648 	.word	0x20000648

08002464 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002468:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <SystemInit+0x20>)
 800246a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800246e:	4a05      	ldr	r2, [pc, #20]	@ (8002484 <SystemInit+0x20>)
 8002470:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002474:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002488:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800248c:	f7ff ffea 	bl	8002464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002490:	480c      	ldr	r0, [pc, #48]	@ (80024c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002492:	490d      	ldr	r1, [pc, #52]	@ (80024c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002494:	4a0d      	ldr	r2, [pc, #52]	@ (80024cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002498:	e002      	b.n	80024a0 <LoopCopyDataInit>

0800249a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800249c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800249e:	3304      	adds	r3, #4

080024a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a4:	d3f9      	bcc.n	800249a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024a6:	4a0a      	ldr	r2, [pc, #40]	@ (80024d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024a8:	4c0a      	ldr	r4, [pc, #40]	@ (80024d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024ac:	e001      	b.n	80024b2 <LoopFillZerobss>

080024ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b0:	3204      	adds	r2, #4

080024b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b4:	d3fb      	bcc.n	80024ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024b6:	f004 ff97 	bl	80073e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ba:	f7fe ff91 	bl	80013e0 <main>
  bx  lr    
 80024be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c8:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80024cc:	080095f8 	.word	0x080095f8
  ldr r2, =_sbss
 80024d0:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80024d4:	20000644 	.word	0x20000644

080024d8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d8:	e7fe      	b.n	80024d8 <DMA1_Stream0_IRQHandler>

080024da <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
 80024e2:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	ed93 7a06 	vldr	s14, [r3, #24]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	edd3 7a07 	vldr	s15, [r3, #28]
 80024f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80024fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	edd3 7a06 	vldr	s15, [r3, #24]
 800250a:	eeb1 7a67 	vneg.f32	s14, s15
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	edd3 7a08 	vldr	s15, [r3, #32]
 8002514:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002518:	ee77 7a67 	vsub.f32	s15, s14, s15
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a1a      	ldr	r2, [r3, #32]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d006      	beq.n	800253e <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	330c      	adds	r3, #12
 8002534:	220c      	movs	r2, #12
 8002536:	2100      	movs	r1, #0
 8002538:	4618      	mov	r0, r3
 800253a:	f004 ff27 	bl	800738c <memset>
  }

}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <arm_pid_reset_f32>:
                   The function resets the state buffer to zeros.
 */

void arm_pid_reset_f32(
  arm_pid_instance_f32 * S)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  /* Reset state to zero, The size will be always 3 samples */
  memset(S->state, 0, 3U * sizeof(float32_t));
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	330c      	adds	r3, #12
 8002552:	220c      	movs	r2, #12
 8002554:	2100      	movs	r1, #0
 8002556:	4618      	mov	r0, r3
 8002558:	f004 ff18 	bl	800738c <memset>
}
 800255c:	bf00      	nop
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002568:	4b0e      	ldr	r3, [pc, #56]	@ (80025a4 <HAL_Init+0x40>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0d      	ldr	r2, [pc, #52]	@ (80025a4 <HAL_Init+0x40>)
 800256e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002572:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002574:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <HAL_Init+0x40>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <HAL_Init+0x40>)
 800257a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800257e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <HAL_Init+0x40>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a07      	ldr	r2, [pc, #28]	@ (80025a4 <HAL_Init+0x40>)
 8002586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800258a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800258c:	2003      	movs	r0, #3
 800258e:	f000 ff0f 	bl	80033b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002592:	200f      	movs	r0, #15
 8002594:	f000 f808 	bl	80025a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002598:	f7ff fc50 	bl	8001e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40023c00 	.word	0x40023c00

080025a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b0:	4b12      	ldr	r3, [pc, #72]	@ (80025fc <HAL_InitTick+0x54>)
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <HAL_InitTick+0x58>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	4619      	mov	r1, r3
 80025ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025be:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 ff27 	bl	800341a <HAL_SYSTICK_Config>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e00e      	b.n	80025f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b0f      	cmp	r3, #15
 80025da:	d80a      	bhi.n	80025f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025dc:	2200      	movs	r2, #0
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025e4:	f000 feef 	bl	80033c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025e8:	4a06      	ldr	r2, [pc, #24]	@ (8002604 <HAL_InitTick+0x5c>)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	e000      	b.n	80025f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20000030 	.word	0x20000030
 8002600:	20000038 	.word	0x20000038
 8002604:	20000034 	.word	0x20000034

08002608 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800260c:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <HAL_IncTick+0x20>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	461a      	mov	r2, r3
 8002612:	4b06      	ldr	r3, [pc, #24]	@ (800262c <HAL_IncTick+0x24>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4413      	add	r3, r2
 8002618:	4a04      	ldr	r2, [pc, #16]	@ (800262c <HAL_IncTick+0x24>)
 800261a:	6013      	str	r3, [r2, #0]
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	20000038 	.word	0x20000038
 800262c:	200004f4 	.word	0x200004f4

08002630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  return uwTick;
 8002634:	4b03      	ldr	r3, [pc, #12]	@ (8002644 <HAL_GetTick+0x14>)
 8002636:	681b      	ldr	r3, [r3, #0]
}
 8002638:	4618      	mov	r0, r3
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	200004f4 	.word	0x200004f4

08002648 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e033      	b.n	80026c6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002662:	2b00      	cmp	r3, #0
 8002664:	d109      	bne.n	800267a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff fc10 	bl	8001e8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267e:	f003 0310 	and.w	r3, r3, #16
 8002682:	2b00      	cmp	r3, #0
 8002684:	d118      	bne.n	80026b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800268e:	f023 0302 	bic.w	r3, r3, #2
 8002692:	f043 0202 	orr.w	r2, r3, #2
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 fc30 	bl	8002f00 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	f023 0303 	bic.w	r3, r3, #3
 80026ae:	f043 0201 	orr.w	r2, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80026b6:	e001      	b.n	80026bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d101      	bne.n	80026ea <HAL_ADC_Start_IT+0x1a>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e0a1      	b.n	800282e <HAL_ADC_Start_IT+0x15e>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d018      	beq.n	8002732 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002710:	4b4a      	ldr	r3, [pc, #296]	@ (800283c <HAL_ADC_Start_IT+0x16c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a4a      	ldr	r2, [pc, #296]	@ (8002840 <HAL_ADC_Start_IT+0x170>)
 8002716:	fba2 2303 	umull	r2, r3, r2, r3
 800271a:	0c9a      	lsrs	r2, r3, #18
 800271c:	4613      	mov	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	4413      	add	r3, r2
 8002722:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002724:	e002      	b.n	800272c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	3b01      	subs	r3, #1
 800272a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f9      	bne.n	8002726 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	2b01      	cmp	r3, #1
 800273e:	d169      	bne.n	8002814 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002744:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002748:	f023 0301 	bic.w	r3, r3, #1
 800274c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800275e:	2b00      	cmp	r3, #0
 8002760:	d007      	beq.n	8002772 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800276a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800277a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800277e:	d106      	bne.n	800278e <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002784:	f023 0206 	bic.w	r2, r3, #6
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	645a      	str	r2, [r3, #68]	@ 0x44
 800278c:	e002      	b.n	8002794 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800279c:	4b29      	ldr	r3, [pc, #164]	@ (8002844 <HAL_ADC_Start_IT+0x174>)
 800279e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80027a8:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	6812      	ldr	r2, [r2, #0]
 80027b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80027b8:	f043 0320 	orr.w	r3, r3, #32
 80027bc:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f003 031f 	and.w	r3, r3, #31
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10f      	bne.n	80027ea <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d129      	bne.n	800282c <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	e020      	b.n	800282c <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a16      	ldr	r2, [pc, #88]	@ (8002848 <HAL_ADC_Start_IT+0x178>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d11b      	bne.n	800282c <HAL_ADC_Start_IT+0x15c>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d114      	bne.n	800282c <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002810:	609a      	str	r2, [r3, #8]
 8002812:	e00b      	b.n	800282c <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002818:	f043 0210 	orr.w	r2, r3, #16
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002824:	f043 0201 	orr.w	r2, r3, #1
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	20000030 	.word	0x20000030
 8002840:	431bde83 	.word	0x431bde83
 8002844:	40012300 	.word	0x40012300
 8002848:	40012000 	.word	0x40012000

0800284c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	2300      	movs	r3, #0
 800285a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	f003 0320 	and.w	r3, r3, #32
 800287a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d049      	beq.n	8002916 <HAL_ADC_IRQHandler+0xca>
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d046      	beq.n	8002916 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288c:	f003 0310 	and.w	r3, r3, #16
 8002890:	2b00      	cmp	r3, #0
 8002892:	d105      	bne.n	80028a0 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002898:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d12b      	bne.n	8002906 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d127      	bne.n	8002906 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028bc:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d006      	beq.n	80028d2 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d119      	bne.n	8002906 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0220 	bic.w	r2, r2, #32
 80028e0:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d105      	bne.n	8002906 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	f043 0201 	orr.w	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f9a0 	bl	8002c4c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 0212 	mvn.w	r2, #18
 8002914:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002924:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d057      	beq.n	80029dc <HAL_ADC_IRQHandler+0x190>
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d054      	beq.n	80029dc <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	2b00      	cmp	r3, #0
 800293c:	d105      	bne.n	800294a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d139      	bne.n	80029cc <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800295e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002962:	2b00      	cmp	r3, #0
 8002964:	d006      	beq.n	8002974 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002970:	2b00      	cmp	r3, #0
 8002972:	d12b      	bne.n	80029cc <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800297e:	2b00      	cmp	r3, #0
 8002980:	d124      	bne.n	80029cc <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800298c:	2b00      	cmp	r3, #0
 800298e:	d11d      	bne.n	80029cc <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002994:	2b00      	cmp	r3, #0
 8002996:	d119      	bne.n	80029cc <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029a6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d105      	bne.n	80029cc <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	f043 0201 	orr.w	r2, r3, #1
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fc15 	bl	80031fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f06f 020c 	mvn.w	r2, #12
 80029da:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ea:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d017      	beq.n	8002a22 <HAL_ADC_IRQHandler+0x1d6>
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d014      	beq.n	8002a22 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d10d      	bne.n	8002a22 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f92e 	bl	8002c74 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f06f 0201 	mvn.w	r2, #1
 8002a20:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f003 0320 	and.w	r3, r3, #32
 8002a28:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a30:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d015      	beq.n	8002a64 <HAL_ADC_IRQHandler+0x218>
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d012      	beq.n	8002a64 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	f043 0202 	orr.w	r2, r3, #2
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f06f 0220 	mvn.w	r2, #32
 8002a52:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f000 f917 	bl	8002c88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f06f 0220 	mvn.w	r2, #32
 8002a62:	601a      	str	r2, [r3, #0]
  }
}
 8002a64:	bf00      	nop
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d101      	bne.n	8002a8a <HAL_ADC_Start_DMA+0x1e>
 8002a86:	2302      	movs	r3, #2
 8002a88:	e0ce      	b.n	8002c28 <HAL_ADC_Start_DMA+0x1bc>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d018      	beq.n	8002ad2 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f042 0201 	orr.w	r2, r2, #1
 8002aae:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ab0:	4b5f      	ldr	r3, [pc, #380]	@ (8002c30 <HAL_ADC_Start_DMA+0x1c4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a5f      	ldr	r2, [pc, #380]	@ (8002c34 <HAL_ADC_Start_DMA+0x1c8>)
 8002ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aba:	0c9a      	lsrs	r2, r3, #18
 8002abc:	4613      	mov	r3, r2
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	4413      	add	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002ac4:	e002      	b.n	8002acc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f9      	bne.n	8002ac6 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002adc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ae0:	d107      	bne.n	8002af2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002af0:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 0301 	and.w	r3, r3, #1
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	f040 8086 	bne.w	8002c0e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b0a:	f023 0301 	bic.w	r3, r3, #1
 8002b0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d007      	beq.n	8002b34 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b2c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b40:	d106      	bne.n	8002b50 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b46:	f023 0206 	bic.w	r2, r3, #6
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b4e:	e002      	b.n	8002b56 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b5e:	4b36      	ldr	r3, [pc, #216]	@ (8002c38 <HAL_ADC_Start_DMA+0x1cc>)
 8002b60:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b66:	4a35      	ldr	r2, [pc, #212]	@ (8002c3c <HAL_ADC_Start_DMA+0x1d0>)
 8002b68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b6e:	4a34      	ldr	r2, [pc, #208]	@ (8002c40 <HAL_ADC_Start_DMA+0x1d4>)
 8002b70:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b76:	4a33      	ldr	r2, [pc, #204]	@ (8002c44 <HAL_ADC_Start_DMA+0x1d8>)
 8002b78:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002b82:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002b92:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689a      	ldr	r2, [r3, #8]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ba2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	334c      	adds	r3, #76	@ 0x4c
 8002bae:	4619      	mov	r1, r3
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f000 fcec 	bl	8003590 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 031f 	and.w	r3, r3, #31
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d10f      	bne.n	8002be4 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d129      	bne.n	8002c26 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002be0:	609a      	str	r2, [r3, #8]
 8002be2:	e020      	b.n	8002c26 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a17      	ldr	r2, [pc, #92]	@ (8002c48 <HAL_ADC_Start_DMA+0x1dc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d11b      	bne.n	8002c26 <HAL_ADC_Start_DMA+0x1ba>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d114      	bne.n	8002c26 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c0a:	609a      	str	r2, [r3, #8]
 8002c0c:	e00b      	b.n	8002c26 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c12:	f043 0210 	orr.w	r2, r3, #16
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1e:	f043 0201 	orr.w	r2, r3, #1
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000030 	.word	0x20000030
 8002c34:	431bde83 	.word	0x431bde83
 8002c38:	40012300 	.word	0x40012300
 8002c3c:	080030f9 	.word	0x080030f9
 8002c40:	080031b3 	.word	0x080031b3
 8002c44:	080031cf 	.word	0x080031cf
 8002c48:	40012000 	.word	0x40012000

08002c4c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x1c>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e113      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x244>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b09      	cmp	r3, #9
 8002cc6:	d925      	bls.n	8002d14 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68d9      	ldr	r1, [r3, #12]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	3b1e      	subs	r3, #30
 8002cde:	2207      	movs	r2, #7
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43da      	mvns	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	400a      	ands	r2, r1
 8002cec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68d9      	ldr	r1, [r3, #12]
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	4618      	mov	r0, r3
 8002d00:	4603      	mov	r3, r0
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	4403      	add	r3, r0
 8002d06:	3b1e      	subs	r3, #30
 8002d08:	409a      	lsls	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	e022      	b.n	8002d5a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6919      	ldr	r1, [r3, #16]
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	461a      	mov	r2, r3
 8002d22:	4613      	mov	r3, r2
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	4413      	add	r3, r2
 8002d28:	2207      	movs	r2, #7
 8002d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2e:	43da      	mvns	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	400a      	ands	r2, r1
 8002d36:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6919      	ldr	r1, [r3, #16]
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	4618      	mov	r0, r3
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	4403      	add	r3, r0
 8002d50:	409a      	lsls	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b06      	cmp	r3, #6
 8002d60:	d824      	bhi.n	8002dac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	3b05      	subs	r3, #5
 8002d74:	221f      	movs	r2, #31
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43da      	mvns	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	400a      	ands	r2, r1
 8002d82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	4618      	mov	r0, r3
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3b05      	subs	r3, #5
 8002d9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002daa:	e04c      	b.n	8002e46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b0c      	cmp	r3, #12
 8002db2:	d824      	bhi.n	8002dfe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	3b23      	subs	r3, #35	@ 0x23
 8002dc6:	221f      	movs	r2, #31
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	43da      	mvns	r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	400a      	ands	r2, r1
 8002dd4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	4618      	mov	r0, r3
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	4613      	mov	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	4413      	add	r3, r2
 8002dee:	3b23      	subs	r3, #35	@ 0x23
 8002df0:	fa00 f203 	lsl.w	r2, r0, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dfc:	e023      	b.n	8002e46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	4413      	add	r3, r2
 8002e0e:	3b41      	subs	r3, #65	@ 0x41
 8002e10:	221f      	movs	r2, #31
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43da      	mvns	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	3b41      	subs	r3, #65	@ 0x41
 8002e3a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e46:	4b29      	ldr	r3, [pc, #164]	@ (8002eec <HAL_ADC_ConfigChannel+0x250>)
 8002e48:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a28      	ldr	r2, [pc, #160]	@ (8002ef0 <HAL_ADC_ConfigChannel+0x254>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d10f      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x1d8>
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2b12      	cmp	r3, #18
 8002e5a:	d10b      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a1d      	ldr	r2, [pc, #116]	@ (8002ef0 <HAL_ADC_ConfigChannel+0x254>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d12b      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x23a>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a1c      	ldr	r2, [pc, #112]	@ (8002ef4 <HAL_ADC_ConfigChannel+0x258>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d003      	beq.n	8002e90 <HAL_ADC_ConfigChannel+0x1f4>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b11      	cmp	r3, #17
 8002e8e:	d122      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a11      	ldr	r2, [pc, #68]	@ (8002ef4 <HAL_ADC_ConfigChannel+0x258>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d111      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eb2:	4b11      	ldr	r3, [pc, #68]	@ (8002ef8 <HAL_ADC_ConfigChannel+0x25c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a11      	ldr	r2, [pc, #68]	@ (8002efc <HAL_ADC_ConfigChannel+0x260>)
 8002eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebc:	0c9a      	lsrs	r2, r3, #18
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ec8:	e002      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f9      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	40012300 	.word	0x40012300
 8002ef0:	40012000 	.word	0x40012000
 8002ef4:	10000012 	.word	0x10000012
 8002ef8:	20000030 	.word	0x20000030
 8002efc:	431bde83 	.word	0x431bde83

08002f00 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f08:	4b79      	ldr	r3, [pc, #484]	@ (80030f0 <ADC_Init+0x1f0>)
 8002f0a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	685a      	ldr	r2, [r3, #4]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	431a      	orrs	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	021a      	lsls	r2, r3, #8
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6859      	ldr	r1, [r3, #4]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6899      	ldr	r1, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f92:	4a58      	ldr	r2, [pc, #352]	@ (80030f4 <ADC_Init+0x1f4>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d022      	beq.n	8002fde <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fa6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6899      	ldr	r1, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6899      	ldr	r1, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	609a      	str	r2, [r3, #8]
 8002fdc:	e00f      	b.n	8002ffe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ffc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f022 0202 	bic.w	r2, r2, #2
 800300c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6899      	ldr	r1, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	7e1b      	ldrb	r3, [r3, #24]
 8003018:	005a      	lsls	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d01b      	beq.n	8003064 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800303a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800304a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	3b01      	subs	r3, #1
 8003058:	035a      	lsls	r2, r3, #13
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	605a      	str	r2, [r3, #4]
 8003062:	e007      	b.n	8003074 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003072:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003082:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	3b01      	subs	r3, #1
 8003090:	051a      	lsls	r2, r3, #20
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6899      	ldr	r1, [r3, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030b6:	025a      	lsls	r2, r3, #9
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6899      	ldr	r1, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	029a      	lsls	r2, r3, #10
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	609a      	str	r2, [r3, #8]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40012300 	.word	0x40012300
 80030f4:	0f000001 	.word	0x0f000001

080030f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003104:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800310e:	2b00      	cmp	r3, #0
 8003110:	d13c      	bne.n	800318c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d12b      	bne.n	8003184 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003130:	2b00      	cmp	r3, #0
 8003132:	d127      	bne.n	8003184 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800313e:	2b00      	cmp	r3, #0
 8003140:	d006      	beq.n	8003150 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800314c:	2b00      	cmp	r3, #0
 800314e:	d119      	bne.n	8003184 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0220 	bic.w	r2, r2, #32
 800315e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003164:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003170:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d105      	bne.n	8003184 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f7ff fd61 	bl	8002c4c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800318a:	e00e      	b.n	80031aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003190:	f003 0310 	and.w	r3, r3, #16
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f7ff fd75 	bl	8002c88 <HAL_ADC_ErrorCallback>
}
 800319e:	e004      	b.n	80031aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	4798      	blx	r3
}
 80031aa:	bf00      	nop
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b084      	sub	sp, #16
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031be:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	f7ff fd4d 	bl	8002c60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031c6:	bf00      	nop
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b084      	sub	sp, #16
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031da:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2240      	movs	r2, #64	@ 0x40
 80031e0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	f043 0204 	orr.w	r2, r3, #4
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f7ff fd4a 	bl	8002c88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031f4:	bf00      	nop
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003220:	4b0c      	ldr	r3, [pc, #48]	@ (8003254 <__NVIC_SetPriorityGrouping+0x44>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800322c:	4013      	ands	r3, r2
 800322e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800323c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003242:	4a04      	ldr	r2, [pc, #16]	@ (8003254 <__NVIC_SetPriorityGrouping+0x44>)
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	60d3      	str	r3, [r2, #12]
}
 8003248:	bf00      	nop
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800325c:	4b04      	ldr	r3, [pc, #16]	@ (8003270 <__NVIC_GetPriorityGrouping+0x18>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	0a1b      	lsrs	r3, r3, #8
 8003262:	f003 0307 	and.w	r3, r3, #7
}
 8003266:	4618      	mov	r0, r3
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr
 8003270:	e000ed00 	.word	0xe000ed00

08003274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003282:	2b00      	cmp	r3, #0
 8003284:	db0b      	blt.n	800329e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	f003 021f 	and.w	r2, r3, #31
 800328c:	4907      	ldr	r1, [pc, #28]	@ (80032ac <__NVIC_EnableIRQ+0x38>)
 800328e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003292:	095b      	lsrs	r3, r3, #5
 8003294:	2001      	movs	r0, #1
 8003296:	fa00 f202 	lsl.w	r2, r0, r2
 800329a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	e000e100 	.word	0xe000e100

080032b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	6039      	str	r1, [r7, #0]
 80032ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	db0a      	blt.n	80032da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	b2da      	uxtb	r2, r3
 80032c8:	490c      	ldr	r1, [pc, #48]	@ (80032fc <__NVIC_SetPriority+0x4c>)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	0112      	lsls	r2, r2, #4
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	440b      	add	r3, r1
 80032d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d8:	e00a      	b.n	80032f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	4908      	ldr	r1, [pc, #32]	@ (8003300 <__NVIC_SetPriority+0x50>)
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	f003 030f 	and.w	r3, r3, #15
 80032e6:	3b04      	subs	r3, #4
 80032e8:	0112      	lsls	r2, r2, #4
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	440b      	add	r3, r1
 80032ee:	761a      	strb	r2, [r3, #24]
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	e000e100 	.word	0xe000e100
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003304:	b480      	push	{r7}
 8003306:	b089      	sub	sp, #36	@ 0x24
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f003 0307 	and.w	r3, r3, #7
 8003316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f1c3 0307 	rsb	r3, r3, #7
 800331e:	2b04      	cmp	r3, #4
 8003320:	bf28      	it	cs
 8003322:	2304      	movcs	r3, #4
 8003324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3304      	adds	r3, #4
 800332a:	2b06      	cmp	r3, #6
 800332c:	d902      	bls.n	8003334 <NVIC_EncodePriority+0x30>
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3b03      	subs	r3, #3
 8003332:	e000      	b.n	8003336 <NVIC_EncodePriority+0x32>
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003338:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43da      	mvns	r2, r3
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	401a      	ands	r2, r3
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800334c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	fa01 f303 	lsl.w	r3, r1, r3
 8003356:	43d9      	mvns	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800335c:	4313      	orrs	r3, r2
         );
}
 800335e:	4618      	mov	r0, r3
 8003360:	3724      	adds	r7, #36	@ 0x24
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
	...

0800336c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3b01      	subs	r3, #1
 8003378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800337c:	d301      	bcc.n	8003382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800337e:	2301      	movs	r3, #1
 8003380:	e00f      	b.n	80033a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003382:	4a0a      	ldr	r2, [pc, #40]	@ (80033ac <SysTick_Config+0x40>)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3b01      	subs	r3, #1
 8003388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800338a:	210f      	movs	r1, #15
 800338c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003390:	f7ff ff8e 	bl	80032b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003394:	4b05      	ldr	r3, [pc, #20]	@ (80033ac <SysTick_Config+0x40>)
 8003396:	2200      	movs	r2, #0
 8003398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800339a:	4b04      	ldr	r3, [pc, #16]	@ (80033ac <SysTick_Config+0x40>)
 800339c:	2207      	movs	r2, #7
 800339e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	e000e010 	.word	0xe000e010

080033b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff ff29 	bl	8003210 <__NVIC_SetPriorityGrouping>
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b086      	sub	sp, #24
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	4603      	mov	r3, r0
 80033ce:	60b9      	str	r1, [r7, #8]
 80033d0:	607a      	str	r2, [r7, #4]
 80033d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033d8:	f7ff ff3e 	bl	8003258 <__NVIC_GetPriorityGrouping>
 80033dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	68b9      	ldr	r1, [r7, #8]
 80033e2:	6978      	ldr	r0, [r7, #20]
 80033e4:	f7ff ff8e 	bl	8003304 <NVIC_EncodePriority>
 80033e8:	4602      	mov	r2, r0
 80033ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ee:	4611      	mov	r1, r2
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff5d 	bl	80032b0 <__NVIC_SetPriority>
}
 80033f6:	bf00      	nop
 80033f8:	3718      	adds	r7, #24
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	4603      	mov	r3, r0
 8003406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff ff31 	bl	8003274 <__NVIC_EnableIRQ>
}
 8003412:	bf00      	nop
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}

0800341a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b082      	sub	sp, #8
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7ff ffa2 	bl	800336c <SysTick_Config>
 8003428:	4603      	mov	r3, r0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003440:	f7ff f8f6 	bl	8002630 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e099      	b.n	8003584 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 0201 	bic.w	r2, r2, #1
 800346e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003470:	e00f      	b.n	8003492 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003472:	f7ff f8dd 	bl	8002630 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	2b05      	cmp	r3, #5
 800347e:	d908      	bls.n	8003492 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2220      	movs	r2, #32
 8003484:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2203      	movs	r2, #3
 800348a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e078      	b.n	8003584 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1e8      	bne.n	8003472 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	4b38      	ldr	r3, [pc, #224]	@ (800358c <HAL_DMA_Init+0x158>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d107      	bne.n	80034fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f4:	4313      	orrs	r3, r2
 80034f6:	697a      	ldr	r2, [r7, #20]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	f023 0307 	bic.w	r3, r3, #7
 8003512:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	4313      	orrs	r3, r2
 800351c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003522:	2b04      	cmp	r3, #4
 8003524:	d117      	bne.n	8003556 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	4313      	orrs	r3, r2
 800352e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00e      	beq.n	8003556 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 fb01 	bl	8003b40 <DMA_CheckFifoParam>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2240      	movs	r2, #64	@ 0x40
 8003548:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003552:	2301      	movs	r3, #1
 8003554:	e016      	b.n	8003584 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 fab8 	bl	8003ad4 <DMA_CalcBaseAndBitshift>
 8003564:	4603      	mov	r3, r0
 8003566:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356c:	223f      	movs	r2, #63	@ 0x3f
 800356e:	409a      	lsls	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	f010803f 	.word	0xf010803f

08003590 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
 800359c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d101      	bne.n	80035b6 <HAL_DMA_Start_IT+0x26>
 80035b2:	2302      	movs	r3, #2
 80035b4:	e040      	b.n	8003638 <HAL_DMA_Start_IT+0xa8>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d12f      	bne.n	800362a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2202      	movs	r2, #2
 80035ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 fa4a 	bl	8003a78 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e8:	223f      	movs	r2, #63	@ 0x3f
 80035ea:	409a      	lsls	r2, r3
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f042 0216 	orr.w	r2, r2, #22
 80035fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003604:	2b00      	cmp	r3, #0
 8003606:	d007      	beq.n	8003618 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f042 0208 	orr.w	r2, r2, #8
 8003616:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0201 	orr.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	e005      	b.n	8003636 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003632:	2302      	movs	r3, #2
 8003634:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003636:	7dfb      	ldrb	r3, [r7, #23]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3718      	adds	r7, #24
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800364e:	f7fe ffef 	bl	8002630 <HAL_GetTick>
 8003652:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d008      	beq.n	8003672 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2280      	movs	r2, #128	@ 0x80
 8003664:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e052      	b.n	8003718 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0216 	bic.w	r2, r2, #22
 8003680:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695a      	ldr	r2, [r3, #20]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003690:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	2b00      	cmp	r3, #0
 8003698:	d103      	bne.n	80036a2 <HAL_DMA_Abort+0x62>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 0208 	bic.w	r2, r2, #8
 80036b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 0201 	bic.w	r2, r2, #1
 80036c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036c2:	e013      	b.n	80036ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036c4:	f7fe ffb4 	bl	8002630 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b05      	cmp	r3, #5
 80036d0:	d90c      	bls.n	80036ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2220      	movs	r2, #32
 80036d6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2203      	movs	r2, #3
 80036dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e015      	b.n	8003718 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1e4      	bne.n	80036c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fe:	223f      	movs	r2, #63	@ 0x3f
 8003700:	409a      	lsls	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d004      	beq.n	800373e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2280      	movs	r2, #128	@ 0x80
 8003738:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e00c      	b.n	8003758 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2205      	movs	r2, #5
 8003742:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 0201 	bic.w	r2, r2, #1
 8003754:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800376c:	2300      	movs	r3, #0
 800376e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003770:	4b8e      	ldr	r3, [pc, #568]	@ (80039ac <HAL_DMA_IRQHandler+0x248>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a8e      	ldr	r2, [pc, #568]	@ (80039b0 <HAL_DMA_IRQHandler+0x24c>)
 8003776:	fba2 2303 	umull	r2, r3, r2, r3
 800377a:	0a9b      	lsrs	r3, r3, #10
 800377c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003782:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378e:	2208      	movs	r2, #8
 8003790:	409a      	lsls	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	4013      	ands	r3, r2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d01a      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0304 	and.w	r3, r3, #4
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d013      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0204 	bic.w	r2, r2, #4
 80037b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037bc:	2208      	movs	r2, #8
 80037be:	409a      	lsls	r2, r3
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c8:	f043 0201 	orr.w	r2, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d4:	2201      	movs	r2, #1
 80037d6:	409a      	lsls	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	4013      	ands	r3, r2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d012      	beq.n	8003806 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00b      	beq.n	8003806 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f2:	2201      	movs	r2, #1
 80037f4:	409a      	lsls	r2, r3
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037fe:	f043 0202 	orr.w	r2, r3, #2
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380a:	2204      	movs	r2, #4
 800380c:	409a      	lsls	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4013      	ands	r3, r2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d012      	beq.n	800383c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00b      	beq.n	800383c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003828:	2204      	movs	r2, #4
 800382a:	409a      	lsls	r2, r3
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003834:	f043 0204 	orr.w	r2, r3, #4
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003840:	2210      	movs	r2, #16
 8003842:	409a      	lsls	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4013      	ands	r3, r2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d043      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	2b00      	cmp	r3, #0
 8003858:	d03c      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385e:	2210      	movs	r2, #16
 8003860:	409a      	lsls	r2, r3
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d018      	beq.n	80038a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d108      	bne.n	8003894 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003886:	2b00      	cmp	r3, #0
 8003888:	d024      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	4798      	blx	r3
 8003892:	e01f      	b.n	80038d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003898:	2b00      	cmp	r3, #0
 800389a:	d01b      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	4798      	blx	r3
 80038a4:	e016      	b.n	80038d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d107      	bne.n	80038c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 0208 	bic.w	r2, r2, #8
 80038c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d8:	2220      	movs	r2, #32
 80038da:	409a      	lsls	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	4013      	ands	r3, r2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 808f 	beq.w	8003a04 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0310 	and.w	r3, r3, #16
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 8087 	beq.w	8003a04 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038fa:	2220      	movs	r2, #32
 80038fc:	409a      	lsls	r2, r3
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b05      	cmp	r3, #5
 800390c:	d136      	bne.n	800397c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 0216 	bic.w	r2, r2, #22
 800391c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695a      	ldr	r2, [r3, #20]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800392c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	2b00      	cmp	r3, #0
 8003934:	d103      	bne.n	800393e <HAL_DMA_IRQHandler+0x1da>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800393a:	2b00      	cmp	r3, #0
 800393c:	d007      	beq.n	800394e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f022 0208 	bic.w	r2, r2, #8
 800394c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003952:	223f      	movs	r2, #63	@ 0x3f
 8003954:	409a      	lsls	r2, r3
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800396e:	2b00      	cmp	r3, #0
 8003970:	d07e      	beq.n	8003a70 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	4798      	blx	r3
        }
        return;
 800397a:	e079      	b.n	8003a70 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d01d      	beq.n	80039c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10d      	bne.n	80039b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399c:	2b00      	cmp	r3, #0
 800399e:	d031      	beq.n	8003a04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	4798      	blx	r3
 80039a8:	e02c      	b.n	8003a04 <HAL_DMA_IRQHandler+0x2a0>
 80039aa:	bf00      	nop
 80039ac:	20000030 	.word	0x20000030
 80039b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d023      	beq.n	8003a04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	4798      	blx	r3
 80039c4:	e01e      	b.n	8003a04 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d10f      	bne.n	80039f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0210 	bic.w	r2, r2, #16
 80039e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d032      	beq.n	8003a72 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d022      	beq.n	8003a5e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2205      	movs	r2, #5
 8003a1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0201 	bic.w	r2, r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	3301      	adds	r3, #1
 8003a34:	60bb      	str	r3, [r7, #8]
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d307      	bcc.n	8003a4c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1f2      	bne.n	8003a30 <HAL_DMA_IRQHandler+0x2cc>
 8003a4a:	e000      	b.n	8003a4e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a4c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d005      	beq.n	8003a72 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	4798      	blx	r3
 8003a6e:	e000      	b.n	8003a72 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a70:	bf00      	nop
    }
  }
}
 8003a72:	3718      	adds	r7, #24
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b085      	sub	sp, #20
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
 8003a84:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a94:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	2b40      	cmp	r3, #64	@ 0x40
 8003aa4:	d108      	bne.n	8003ab8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ab6:	e007      	b.n	8003ac8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68ba      	ldr	r2, [r7, #8]
 8003abe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	60da      	str	r2, [r3, #12]
}
 8003ac8:	bf00      	nop
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	3b10      	subs	r3, #16
 8003ae4:	4a14      	ldr	r2, [pc, #80]	@ (8003b38 <DMA_CalcBaseAndBitshift+0x64>)
 8003ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aea:	091b      	lsrs	r3, r3, #4
 8003aec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003aee:	4a13      	ldr	r2, [pc, #76]	@ (8003b3c <DMA_CalcBaseAndBitshift+0x68>)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	4413      	add	r3, r2
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	461a      	mov	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	d909      	bls.n	8003b16 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b0a:	f023 0303 	bic.w	r3, r3, #3
 8003b0e:	1d1a      	adds	r2, r3, #4
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b14:	e007      	b.n	8003b26 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b1e:	f023 0303 	bic.w	r3, r3, #3
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	aaaaaaab 	.word	0xaaaaaaab
 8003b3c:	08009224 	.word	0x08009224

08003b40 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b50:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d11f      	bne.n	8003b9a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	2b03      	cmp	r3, #3
 8003b5e:	d856      	bhi.n	8003c0e <DMA_CheckFifoParam+0xce>
 8003b60:	a201      	add	r2, pc, #4	@ (adr r2, 8003b68 <DMA_CheckFifoParam+0x28>)
 8003b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b66:	bf00      	nop
 8003b68:	08003b79 	.word	0x08003b79
 8003b6c:	08003b8b 	.word	0x08003b8b
 8003b70:	08003b79 	.word	0x08003b79
 8003b74:	08003c0f 	.word	0x08003c0f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d046      	beq.n	8003c12 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b88:	e043      	b.n	8003c12 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b92:	d140      	bne.n	8003c16 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b98:	e03d      	b.n	8003c16 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ba2:	d121      	bne.n	8003be8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	2b03      	cmp	r3, #3
 8003ba8:	d837      	bhi.n	8003c1a <DMA_CheckFifoParam+0xda>
 8003baa:	a201      	add	r2, pc, #4	@ (adr r2, 8003bb0 <DMA_CheckFifoParam+0x70>)
 8003bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb0:	08003bc1 	.word	0x08003bc1
 8003bb4:	08003bc7 	.word	0x08003bc7
 8003bb8:	08003bc1 	.word	0x08003bc1
 8003bbc:	08003bd9 	.word	0x08003bd9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc4:	e030      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d025      	beq.n	8003c1e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd6:	e022      	b.n	8003c1e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bdc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003be0:	d11f      	bne.n	8003c22 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003be6:	e01c      	b.n	8003c22 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d903      	bls.n	8003bf6 <DMA_CheckFifoParam+0xb6>
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	d003      	beq.n	8003bfc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bf4:	e018      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	73fb      	strb	r3, [r7, #15]
      break;
 8003bfa:	e015      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00e      	beq.n	8003c26 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c0c:	e00b      	b.n	8003c26 <DMA_CheckFifoParam+0xe6>
      break;
 8003c0e:	bf00      	nop
 8003c10:	e00a      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      break;
 8003c12:	bf00      	nop
 8003c14:	e008      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      break;
 8003c16:	bf00      	nop
 8003c18:	e006      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      break;
 8003c1a:	bf00      	nop
 8003c1c:	e004      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      break;
 8003c1e:	bf00      	nop
 8003c20:	e002      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c22:	bf00      	nop
 8003c24:	e000      	b.n	8003c28 <DMA_CheckFifoParam+0xe8>
      break;
 8003c26:	bf00      	nop
    }
  } 
  
  return status; 
 8003c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop

08003c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b089      	sub	sp, #36	@ 0x24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	e159      	b.n	8003f08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c54:	2201      	movs	r2, #1
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	4013      	ands	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	f040 8148 	bne.w	8003f02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f003 0303 	and.w	r3, r3, #3
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d005      	beq.n	8003c8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d130      	bne.n	8003cec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	2203      	movs	r2, #3
 8003c96:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	68da      	ldr	r2, [r3, #12]
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	091b      	lsrs	r3, r3, #4
 8003cd6:	f003 0201 	and.w	r2, r3, #1
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 0303 	and.w	r3, r3, #3
 8003cf4:	2b03      	cmp	r3, #3
 8003cf6:	d017      	beq.n	8003d28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	2203      	movs	r2, #3
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f003 0303 	and.w	r3, r3, #3
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d123      	bne.n	8003d7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	08da      	lsrs	r2, r3, #3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3208      	adds	r2, #8
 8003d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	f003 0307 	and.w	r3, r3, #7
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	220f      	movs	r2, #15
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43db      	mvns	r3, r3
 8003d52:	69ba      	ldr	r2, [r7, #24]
 8003d54:	4013      	ands	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	691a      	ldr	r2, [r3, #16]
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	f003 0307 	and.w	r3, r3, #7
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	08da      	lsrs	r2, r3, #3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	3208      	adds	r2, #8
 8003d76:	69b9      	ldr	r1, [r7, #24]
 8003d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	2203      	movs	r2, #3
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	4013      	ands	r3, r2
 8003d92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f003 0203 	and.w	r2, r3, #3
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 80a2 	beq.w	8003f02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	4b57      	ldr	r3, [pc, #348]	@ (8003f20 <HAL_GPIO_Init+0x2e8>)
 8003dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc6:	4a56      	ldr	r2, [pc, #344]	@ (8003f20 <HAL_GPIO_Init+0x2e8>)
 8003dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003dcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dce:	4b54      	ldr	r3, [pc, #336]	@ (8003f20 <HAL_GPIO_Init+0x2e8>)
 8003dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dda:	4a52      	ldr	r2, [pc, #328]	@ (8003f24 <HAL_GPIO_Init+0x2ec>)
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	089b      	lsrs	r3, r3, #2
 8003de0:	3302      	adds	r3, #2
 8003de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	220f      	movs	r2, #15
 8003df2:	fa02 f303 	lsl.w	r3, r2, r3
 8003df6:	43db      	mvns	r3, r3
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a49      	ldr	r2, [pc, #292]	@ (8003f28 <HAL_GPIO_Init+0x2f0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d019      	beq.n	8003e3a <HAL_GPIO_Init+0x202>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a48      	ldr	r2, [pc, #288]	@ (8003f2c <HAL_GPIO_Init+0x2f4>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d013      	beq.n	8003e36 <HAL_GPIO_Init+0x1fe>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a47      	ldr	r2, [pc, #284]	@ (8003f30 <HAL_GPIO_Init+0x2f8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00d      	beq.n	8003e32 <HAL_GPIO_Init+0x1fa>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a46      	ldr	r2, [pc, #280]	@ (8003f34 <HAL_GPIO_Init+0x2fc>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d007      	beq.n	8003e2e <HAL_GPIO_Init+0x1f6>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a45      	ldr	r2, [pc, #276]	@ (8003f38 <HAL_GPIO_Init+0x300>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d101      	bne.n	8003e2a <HAL_GPIO_Init+0x1f2>
 8003e26:	2304      	movs	r3, #4
 8003e28:	e008      	b.n	8003e3c <HAL_GPIO_Init+0x204>
 8003e2a:	2307      	movs	r3, #7
 8003e2c:	e006      	b.n	8003e3c <HAL_GPIO_Init+0x204>
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e004      	b.n	8003e3c <HAL_GPIO_Init+0x204>
 8003e32:	2302      	movs	r3, #2
 8003e34:	e002      	b.n	8003e3c <HAL_GPIO_Init+0x204>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <HAL_GPIO_Init+0x204>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	69fa      	ldr	r2, [r7, #28]
 8003e3e:	f002 0203 	and.w	r2, r2, #3
 8003e42:	0092      	lsls	r2, r2, #2
 8003e44:	4093      	lsls	r3, r2
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e4c:	4935      	ldr	r1, [pc, #212]	@ (8003f24 <HAL_GPIO_Init+0x2ec>)
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	089b      	lsrs	r3, r3, #2
 8003e52:	3302      	adds	r3, #2
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e5a:	4b38      	ldr	r3, [pc, #224]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	43db      	mvns	r3, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4013      	ands	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e7e:	4a2f      	ldr	r2, [pc, #188]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e84:	4b2d      	ldr	r3, [pc, #180]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4013      	ands	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d003      	beq.n	8003ea8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ea8:	4a24      	ldr	r2, [pc, #144]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003eae:	4b23      	ldr	r3, [pc, #140]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	43db      	mvns	r3, r3
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ed2:	4a1a      	ldr	r2, [pc, #104]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ed8:	4b18      	ldr	r3, [pc, #96]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003efc:	4a0f      	ldr	r2, [pc, #60]	@ (8003f3c <HAL_GPIO_Init+0x304>)
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	3301      	adds	r3, #1
 8003f06:	61fb      	str	r3, [r7, #28]
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	2b0f      	cmp	r3, #15
 8003f0c:	f67f aea2 	bls.w	8003c54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f10:	bf00      	nop
 8003f12:	bf00      	nop
 8003f14:	3724      	adds	r7, #36	@ 0x24
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	40023800 	.word	0x40023800
 8003f24:	40013800 	.word	0x40013800
 8003f28:	40020000 	.word	0x40020000
 8003f2c:	40020400 	.word	0x40020400
 8003f30:	40020800 	.word	0x40020800
 8003f34:	40020c00 	.word	0x40020c00
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	40013c00 	.word	0x40013c00

08003f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	807b      	strh	r3, [r7, #2]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f50:	787b      	ldrb	r3, [r7, #1]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f56:	887a      	ldrh	r2, [r7, #2]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f5c:	e003      	b.n	8003f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f5e:	887b      	ldrh	r3, [r7, #2]
 8003f60:	041a      	lsls	r2, r3, #16
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	619a      	str	r2, [r3, #24]
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
	...

08003f74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e267      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d075      	beq.n	800407e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f92:	4b88      	ldr	r3, [pc, #544]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 030c 	and.w	r3, r3, #12
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d00c      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f9e:	4b85      	ldr	r3, [pc, #532]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fa6:	2b08      	cmp	r3, #8
 8003fa8:	d112      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003faa:	4b82      	ldr	r3, [pc, #520]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb6:	d10b      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb8:	4b7e      	ldr	r3, [pc, #504]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d05b      	beq.n	800407c <HAL_RCC_OscConfig+0x108>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d157      	bne.n	800407c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e242      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd8:	d106      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x74>
 8003fda:	4b76      	ldr	r3, [pc, #472]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a75      	ldr	r2, [pc, #468]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	e01d      	b.n	8004024 <HAL_RCC_OscConfig+0xb0>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ff0:	d10c      	bne.n	800400c <HAL_RCC_OscConfig+0x98>
 8003ff2:	4b70      	ldr	r3, [pc, #448]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a6f      	ldr	r2, [pc, #444]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a6c      	ldr	r2, [pc, #432]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004008:	6013      	str	r3, [r2, #0]
 800400a:	e00b      	b.n	8004024 <HAL_RCC_OscConfig+0xb0>
 800400c:	4b69      	ldr	r3, [pc, #420]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a68      	ldr	r2, [pc, #416]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004012:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	4b66      	ldr	r3, [pc, #408]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a65      	ldr	r2, [pc, #404]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800401e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004022:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d013      	beq.n	8004054 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7fe fb00 	bl	8002630 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004034:	f7fe fafc 	bl	8002630 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b64      	cmp	r3, #100	@ 0x64
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e207      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004046:	4b5b      	ldr	r3, [pc, #364]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0f0      	beq.n	8004034 <HAL_RCC_OscConfig+0xc0>
 8004052:	e014      	b.n	800407e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004054:	f7fe faec 	bl	8002630 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800405c:	f7fe fae8 	bl	8002630 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b64      	cmp	r3, #100	@ 0x64
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e1f3      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800406e:	4b51      	ldr	r3, [pc, #324]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1f0      	bne.n	800405c <HAL_RCC_OscConfig+0xe8>
 800407a:	e000      	b.n	800407e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800407c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d063      	beq.n	8004152 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800408a:	4b4a      	ldr	r3, [pc, #296]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 030c 	and.w	r3, r3, #12
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00b      	beq.n	80040ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004096:	4b47      	ldr	r3, [pc, #284]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d11c      	bne.n	80040dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040a2:	4b44      	ldr	r3, [pc, #272]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d116      	bne.n	80040dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ae:	4b41      	ldr	r3, [pc, #260]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d005      	beq.n	80040c6 <HAL_RCC_OscConfig+0x152>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d001      	beq.n	80040c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e1c7      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040c6:	4b3b      	ldr	r3, [pc, #236]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4937      	ldr	r1, [pc, #220]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040da:	e03a      	b.n	8004152 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d020      	beq.n	8004126 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040e4:	4b34      	ldr	r3, [pc, #208]	@ (80041b8 <HAL_RCC_OscConfig+0x244>)
 80040e6:	2201      	movs	r2, #1
 80040e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ea:	f7fe faa1 	bl	8002630 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f0:	e008      	b.n	8004104 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040f2:	f7fe fa9d 	bl	8002630 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e1a8      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004104:	4b2b      	ldr	r3, [pc, #172]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0f0      	beq.n	80040f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004110:	4b28      	ldr	r3, [pc, #160]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	00db      	lsls	r3, r3, #3
 800411e:	4925      	ldr	r1, [pc, #148]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004120:	4313      	orrs	r3, r2
 8004122:	600b      	str	r3, [r1, #0]
 8004124:	e015      	b.n	8004152 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004126:	4b24      	ldr	r3, [pc, #144]	@ (80041b8 <HAL_RCC_OscConfig+0x244>)
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412c:	f7fe fa80 	bl	8002630 <HAL_GetTick>
 8004130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004132:	e008      	b.n	8004146 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004134:	f7fe fa7c 	bl	8002630 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e187      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004146:	4b1b      	ldr	r3, [pc, #108]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1f0      	bne.n	8004134 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d036      	beq.n	80041cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d016      	beq.n	8004194 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004166:	4b15      	ldr	r3, [pc, #84]	@ (80041bc <HAL_RCC_OscConfig+0x248>)
 8004168:	2201      	movs	r2, #1
 800416a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800416c:	f7fe fa60 	bl	8002630 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004174:	f7fe fa5c 	bl	8002630 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e167      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004186:	4b0b      	ldr	r3, [pc, #44]	@ (80041b4 <HAL_RCC_OscConfig+0x240>)
 8004188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d0f0      	beq.n	8004174 <HAL_RCC_OscConfig+0x200>
 8004192:	e01b      	b.n	80041cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004194:	4b09      	ldr	r3, [pc, #36]	@ (80041bc <HAL_RCC_OscConfig+0x248>)
 8004196:	2200      	movs	r2, #0
 8004198:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800419a:	f7fe fa49 	bl	8002630 <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a0:	e00e      	b.n	80041c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041a2:	f7fe fa45 	bl	8002630 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d907      	bls.n	80041c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e150      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
 80041b4:	40023800 	.word	0x40023800
 80041b8:	42470000 	.word	0x42470000
 80041bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c0:	4b88      	ldr	r3, [pc, #544]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1ea      	bne.n	80041a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 8097 	beq.w	8004308 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041da:	2300      	movs	r3, #0
 80041dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041de:	4b81      	ldr	r3, [pc, #516]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10f      	bne.n	800420a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ea:	2300      	movs	r3, #0
 80041ec:	60bb      	str	r3, [r7, #8]
 80041ee:	4b7d      	ldr	r3, [pc, #500]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f2:	4a7c      	ldr	r2, [pc, #496]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041fa:	4b7a      	ldr	r3, [pc, #488]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80041fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004202:	60bb      	str	r3, [r7, #8]
 8004204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004206:	2301      	movs	r3, #1
 8004208:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800420a:	4b77      	ldr	r3, [pc, #476]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004212:	2b00      	cmp	r3, #0
 8004214:	d118      	bne.n	8004248 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004216:	4b74      	ldr	r3, [pc, #464]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a73      	ldr	r2, [pc, #460]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 800421c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004222:	f7fe fa05 	bl	8002630 <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004228:	e008      	b.n	800423c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800422a:	f7fe fa01 	bl	8002630 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e10c      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423c:	4b6a      	ldr	r3, [pc, #424]	@ (80043e8 <HAL_RCC_OscConfig+0x474>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0f0      	beq.n	800422a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d106      	bne.n	800425e <HAL_RCC_OscConfig+0x2ea>
 8004250:	4b64      	ldr	r3, [pc, #400]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004254:	4a63      	ldr	r2, [pc, #396]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004256:	f043 0301 	orr.w	r3, r3, #1
 800425a:	6713      	str	r3, [r2, #112]	@ 0x70
 800425c:	e01c      	b.n	8004298 <HAL_RCC_OscConfig+0x324>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b05      	cmp	r3, #5
 8004264:	d10c      	bne.n	8004280 <HAL_RCC_OscConfig+0x30c>
 8004266:	4b5f      	ldr	r3, [pc, #380]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426a:	4a5e      	ldr	r2, [pc, #376]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 800426c:	f043 0304 	orr.w	r3, r3, #4
 8004270:	6713      	str	r3, [r2, #112]	@ 0x70
 8004272:	4b5c      	ldr	r3, [pc, #368]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004276:	4a5b      	ldr	r2, [pc, #364]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004278:	f043 0301 	orr.w	r3, r3, #1
 800427c:	6713      	str	r3, [r2, #112]	@ 0x70
 800427e:	e00b      	b.n	8004298 <HAL_RCC_OscConfig+0x324>
 8004280:	4b58      	ldr	r3, [pc, #352]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004284:	4a57      	ldr	r2, [pc, #348]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004286:	f023 0301 	bic.w	r3, r3, #1
 800428a:	6713      	str	r3, [r2, #112]	@ 0x70
 800428c:	4b55      	ldr	r3, [pc, #340]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 800428e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004290:	4a54      	ldr	r2, [pc, #336]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004292:	f023 0304 	bic.w	r3, r3, #4
 8004296:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d015      	beq.n	80042cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a0:	f7fe f9c6 	bl	8002630 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a6:	e00a      	b.n	80042be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042a8:	f7fe f9c2 	bl	8002630 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e0cb      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042be:	4b49      	ldr	r3, [pc, #292]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80042c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d0ee      	beq.n	80042a8 <HAL_RCC_OscConfig+0x334>
 80042ca:	e014      	b.n	80042f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042cc:	f7fe f9b0 	bl	8002630 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042d2:	e00a      	b.n	80042ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042d4:	f7fe f9ac 	bl	8002630 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e0b5      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ea:	4b3e      	ldr	r3, [pc, #248]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80042ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1ee      	bne.n	80042d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042f6:	7dfb      	ldrb	r3, [r7, #23]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d105      	bne.n	8004308 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042fc:	4b39      	ldr	r3, [pc, #228]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80042fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004300:	4a38      	ldr	r2, [pc, #224]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004302:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004306:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 80a1 	beq.w	8004454 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004312:	4b34      	ldr	r3, [pc, #208]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 030c 	and.w	r3, r3, #12
 800431a:	2b08      	cmp	r3, #8
 800431c:	d05c      	beq.n	80043d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	2b02      	cmp	r3, #2
 8004324:	d141      	bne.n	80043aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004326:	4b31      	ldr	r3, [pc, #196]	@ (80043ec <HAL_RCC_OscConfig+0x478>)
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800432c:	f7fe f980 	bl	8002630 <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004334:	f7fe f97c 	bl	8002630 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e087      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004346:	4b27      	ldr	r3, [pc, #156]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1f0      	bne.n	8004334 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69da      	ldr	r2, [r3, #28]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	019b      	lsls	r3, r3, #6
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004368:	085b      	lsrs	r3, r3, #1
 800436a:	3b01      	subs	r3, #1
 800436c:	041b      	lsls	r3, r3, #16
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004374:	061b      	lsls	r3, r3, #24
 8004376:	491b      	ldr	r1, [pc, #108]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 8004378:	4313      	orrs	r3, r2
 800437a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800437c:	4b1b      	ldr	r3, [pc, #108]	@ (80043ec <HAL_RCC_OscConfig+0x478>)
 800437e:	2201      	movs	r2, #1
 8004380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004382:	f7fe f955 	bl	8002630 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800438a:	f7fe f951 	bl	8002630 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e05c      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800439c:	4b11      	ldr	r3, [pc, #68]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0f0      	beq.n	800438a <HAL_RCC_OscConfig+0x416>
 80043a8:	e054      	b.n	8004454 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043aa:	4b10      	ldr	r3, [pc, #64]	@ (80043ec <HAL_RCC_OscConfig+0x478>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b0:	f7fe f93e 	bl	8002630 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b8:	f7fe f93a 	bl	8002630 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e045      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ca:	4b06      	ldr	r3, [pc, #24]	@ (80043e4 <HAL_RCC_OscConfig+0x470>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f0      	bne.n	80043b8 <HAL_RCC_OscConfig+0x444>
 80043d6:	e03d      	b.n	8004454 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d107      	bne.n	80043f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e038      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40007000 	.word	0x40007000
 80043ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004460 <HAL_RCC_OscConfig+0x4ec>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d028      	beq.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004408:	429a      	cmp	r2, r3
 800440a:	d121      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004416:	429a      	cmp	r2, r3
 8004418:	d11a      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004420:	4013      	ands	r3, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004426:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004428:	4293      	cmp	r3, r2
 800442a:	d111      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004436:	085b      	lsrs	r3, r3, #1
 8004438:	3b01      	subs	r3, #1
 800443a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800443c:	429a      	cmp	r2, r3
 800443e:	d107      	bne.n	8004450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800444c:	429a      	cmp	r2, r3
 800444e:	d001      	beq.n	8004454 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e000      	b.n	8004456 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3718      	adds	r7, #24
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40023800 	.word	0x40023800

08004464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d101      	bne.n	8004478 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e0cc      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004478:	4b68      	ldr	r3, [pc, #416]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d90c      	bls.n	80044a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004486:	4b65      	ldr	r3, [pc, #404]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800448e:	4b63      	ldr	r3, [pc, #396]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0307 	and.w	r3, r3, #7
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d001      	beq.n	80044a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e0b8      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d020      	beq.n	80044ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d005      	beq.n	80044c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044b8:	4b59      	ldr	r3, [pc, #356]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	4a58      	ldr	r2, [pc, #352]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044d0:	4b53      	ldr	r3, [pc, #332]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	4a52      	ldr	r2, [pc, #328]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044dc:	4b50      	ldr	r3, [pc, #320]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	494d      	ldr	r1, [pc, #308]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d044      	beq.n	8004584 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d107      	bne.n	8004512 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004502:	4b47      	ldr	r3, [pc, #284]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d119      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e07f      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d003      	beq.n	8004522 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800451e:	2b03      	cmp	r3, #3
 8004520:	d107      	bne.n	8004532 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004522:	4b3f      	ldr	r3, [pc, #252]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d109      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e06f      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004532:	4b3b      	ldr	r3, [pc, #236]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e067      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004542:	4b37      	ldr	r3, [pc, #220]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f023 0203 	bic.w	r2, r3, #3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	4934      	ldr	r1, [pc, #208]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004550:	4313      	orrs	r3, r2
 8004552:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004554:	f7fe f86c 	bl	8002630 <HAL_GetTick>
 8004558:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800455a:	e00a      	b.n	8004572 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800455c:	f7fe f868 	bl	8002630 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456a:	4293      	cmp	r3, r2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e04f      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	4b2b      	ldr	r3, [pc, #172]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 020c 	and.w	r2, r3, #12
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	429a      	cmp	r2, r3
 8004582:	d1eb      	bne.n	800455c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004584:	4b25      	ldr	r3, [pc, #148]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d20c      	bcs.n	80045ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004592:	4b22      	ldr	r3, [pc, #136]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800459a:	4b20      	ldr	r3, [pc, #128]	@ (800461c <HAL_RCC_ClockConfig+0x1b8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0307 	and.w	r3, r3, #7
 80045a2:	683a      	ldr	r2, [r7, #0]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d001      	beq.n	80045ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e032      	b.n	8004612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d008      	beq.n	80045ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b8:	4b19      	ldr	r3, [pc, #100]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	4916      	ldr	r1, [pc, #88]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0308 	and.w	r3, r3, #8
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d009      	beq.n	80045ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045d6:	4b12      	ldr	r3, [pc, #72]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	490e      	ldr	r1, [pc, #56]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045ea:	f000 f821 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 80045ee:	4602      	mov	r2, r0
 80045f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004620 <HAL_RCC_ClockConfig+0x1bc>)
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	091b      	lsrs	r3, r3, #4
 80045f6:	f003 030f 	and.w	r3, r3, #15
 80045fa:	490a      	ldr	r1, [pc, #40]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 80045fc:	5ccb      	ldrb	r3, [r1, r3]
 80045fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004602:	4a09      	ldr	r2, [pc, #36]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 8004604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004606:	4b09      	ldr	r3, [pc, #36]	@ (800462c <HAL_RCC_ClockConfig+0x1c8>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f7fd ffcc 	bl	80025a8 <HAL_InitTick>

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	40023c00 	.word	0x40023c00
 8004620:	40023800 	.word	0x40023800
 8004624:	0800920c 	.word	0x0800920c
 8004628:	20000030 	.word	0x20000030
 800462c:	20000034 	.word	0x20000034

08004630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004634:	b090      	sub	sp, #64	@ 0x40
 8004636:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004638:	2300      	movs	r3, #0
 800463a:	637b      	str	r3, [r7, #52]	@ 0x34
 800463c:	2300      	movs	r3, #0
 800463e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004640:	2300      	movs	r3, #0
 8004642:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004644:	2300      	movs	r3, #0
 8004646:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004648:	4b59      	ldr	r3, [pc, #356]	@ (80047b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f003 030c 	and.w	r3, r3, #12
 8004650:	2b08      	cmp	r3, #8
 8004652:	d00d      	beq.n	8004670 <HAL_RCC_GetSysClockFreq+0x40>
 8004654:	2b08      	cmp	r3, #8
 8004656:	f200 80a1 	bhi.w	800479c <HAL_RCC_GetSysClockFreq+0x16c>
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_RCC_GetSysClockFreq+0x34>
 800465e:	2b04      	cmp	r3, #4
 8004660:	d003      	beq.n	800466a <HAL_RCC_GetSysClockFreq+0x3a>
 8004662:	e09b      	b.n	800479c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004664:	4b53      	ldr	r3, [pc, #332]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004666:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004668:	e09b      	b.n	80047a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800466a:	4b53      	ldr	r3, [pc, #332]	@ (80047b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800466c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800466e:	e098      	b.n	80047a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004670:	4b4f      	ldr	r3, [pc, #316]	@ (80047b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004678:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800467a:	4b4d      	ldr	r3, [pc, #308]	@ (80047b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d028      	beq.n	80046d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004686:	4b4a      	ldr	r3, [pc, #296]	@ (80047b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	099b      	lsrs	r3, r3, #6
 800468c:	2200      	movs	r2, #0
 800468e:	623b      	str	r3, [r7, #32]
 8004690:	627a      	str	r2, [r7, #36]	@ 0x24
 8004692:	6a3b      	ldr	r3, [r7, #32]
 8004694:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004698:	2100      	movs	r1, #0
 800469a:	4b47      	ldr	r3, [pc, #284]	@ (80047b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800469c:	fb03 f201 	mul.w	r2, r3, r1
 80046a0:	2300      	movs	r3, #0
 80046a2:	fb00 f303 	mul.w	r3, r0, r3
 80046a6:	4413      	add	r3, r2
 80046a8:	4a43      	ldr	r2, [pc, #268]	@ (80047b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80046aa:	fba0 1202 	umull	r1, r2, r0, r2
 80046ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046b0:	460a      	mov	r2, r1
 80046b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80046b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046b6:	4413      	add	r3, r2
 80046b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046bc:	2200      	movs	r2, #0
 80046be:	61bb      	str	r3, [r7, #24]
 80046c0:	61fa      	str	r2, [r7, #28]
 80046c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80046ca:	f7fc faaf 	bl	8000c2c <__aeabi_uldivmod>
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4613      	mov	r3, r2
 80046d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046d6:	e053      	b.n	8004780 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046d8:	4b35      	ldr	r3, [pc, #212]	@ (80047b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	099b      	lsrs	r3, r3, #6
 80046de:	2200      	movs	r2, #0
 80046e0:	613b      	str	r3, [r7, #16]
 80046e2:	617a      	str	r2, [r7, #20]
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80046ea:	f04f 0b00 	mov.w	fp, #0
 80046ee:	4652      	mov	r2, sl
 80046f0:	465b      	mov	r3, fp
 80046f2:	f04f 0000 	mov.w	r0, #0
 80046f6:	f04f 0100 	mov.w	r1, #0
 80046fa:	0159      	lsls	r1, r3, #5
 80046fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004700:	0150      	lsls	r0, r2, #5
 8004702:	4602      	mov	r2, r0
 8004704:	460b      	mov	r3, r1
 8004706:	ebb2 080a 	subs.w	r8, r2, sl
 800470a:	eb63 090b 	sbc.w	r9, r3, fp
 800470e:	f04f 0200 	mov.w	r2, #0
 8004712:	f04f 0300 	mov.w	r3, #0
 8004716:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800471a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800471e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004722:	ebb2 0408 	subs.w	r4, r2, r8
 8004726:	eb63 0509 	sbc.w	r5, r3, r9
 800472a:	f04f 0200 	mov.w	r2, #0
 800472e:	f04f 0300 	mov.w	r3, #0
 8004732:	00eb      	lsls	r3, r5, #3
 8004734:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004738:	00e2      	lsls	r2, r4, #3
 800473a:	4614      	mov	r4, r2
 800473c:	461d      	mov	r5, r3
 800473e:	eb14 030a 	adds.w	r3, r4, sl
 8004742:	603b      	str	r3, [r7, #0]
 8004744:	eb45 030b 	adc.w	r3, r5, fp
 8004748:	607b      	str	r3, [r7, #4]
 800474a:	f04f 0200 	mov.w	r2, #0
 800474e:	f04f 0300 	mov.w	r3, #0
 8004752:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004756:	4629      	mov	r1, r5
 8004758:	028b      	lsls	r3, r1, #10
 800475a:	4621      	mov	r1, r4
 800475c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004760:	4621      	mov	r1, r4
 8004762:	028a      	lsls	r2, r1, #10
 8004764:	4610      	mov	r0, r2
 8004766:	4619      	mov	r1, r3
 8004768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800476a:	2200      	movs	r2, #0
 800476c:	60bb      	str	r3, [r7, #8]
 800476e:	60fa      	str	r2, [r7, #12]
 8004770:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004774:	f7fc fa5a 	bl	8000c2c <__aeabi_uldivmod>
 8004778:	4602      	mov	r2, r0
 800477a:	460b      	mov	r3, r1
 800477c:	4613      	mov	r3, r2
 800477e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004780:	4b0b      	ldr	r3, [pc, #44]	@ (80047b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	0c1b      	lsrs	r3, r3, #16
 8004786:	f003 0303 	and.w	r3, r3, #3
 800478a:	3301      	adds	r3, #1
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004790:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004794:	fbb2 f3f3 	udiv	r3, r2, r3
 8004798:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800479a:	e002      	b.n	80047a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800479c:	4b05      	ldr	r3, [pc, #20]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800479e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3740      	adds	r7, #64	@ 0x40
 80047a8:	46bd      	mov	sp, r7
 80047aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ae:	bf00      	nop
 80047b0:	40023800 	.word	0x40023800
 80047b4:	00f42400 	.word	0x00f42400
 80047b8:	017d7840 	.word	0x017d7840

080047bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047bc:	b480      	push	{r7}
 80047be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047c0:	4b03      	ldr	r3, [pc, #12]	@ (80047d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80047c2:	681b      	ldr	r3, [r3, #0]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	20000030 	.word	0x20000030

080047d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80047d8:	f7ff fff0 	bl	80047bc <HAL_RCC_GetHCLKFreq>
 80047dc:	4602      	mov	r2, r0
 80047de:	4b05      	ldr	r3, [pc, #20]	@ (80047f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	0a9b      	lsrs	r3, r3, #10
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	4903      	ldr	r1, [pc, #12]	@ (80047f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047ea:	5ccb      	ldrb	r3, [r1, r3]
 80047ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40023800 	.word	0x40023800
 80047f8:	0800921c 	.word	0x0800921c

080047fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004800:	f7ff ffdc 	bl	80047bc <HAL_RCC_GetHCLKFreq>
 8004804:	4602      	mov	r2, r0
 8004806:	4b05      	ldr	r3, [pc, #20]	@ (800481c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	0b5b      	lsrs	r3, r3, #13
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	4903      	ldr	r1, [pc, #12]	@ (8004820 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004812:	5ccb      	ldrb	r3, [r1, r3]
 8004814:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004818:	4618      	mov	r0, r3
 800481a:	bd80      	pop	{r7, pc}
 800481c:	40023800 	.word	0x40023800
 8004820:	0800921c 	.word	0x0800921c

08004824 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e041      	b.n	80048ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fd fb96 	bl	8001f7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2202      	movs	r2, #2
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3304      	adds	r3, #4
 8004860:	4619      	mov	r1, r3
 8004862:	4610      	mov	r0, r2
 8004864:	f000 f9a0 	bl	8004ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d109      	bne.n	80048e8 <HAL_TIM_PWM_Start+0x24>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b01      	cmp	r3, #1
 80048de:	bf14      	ite	ne
 80048e0:	2301      	movne	r3, #1
 80048e2:	2300      	moveq	r3, #0
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	e022      	b.n	800492e <HAL_TIM_PWM_Start+0x6a>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b04      	cmp	r3, #4
 80048ec:	d109      	bne.n	8004902 <HAL_TIM_PWM_Start+0x3e>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	bf14      	ite	ne
 80048fa:	2301      	movne	r3, #1
 80048fc:	2300      	moveq	r3, #0
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	e015      	b.n	800492e <HAL_TIM_PWM_Start+0x6a>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b08      	cmp	r3, #8
 8004906:	d109      	bne.n	800491c <HAL_TIM_PWM_Start+0x58>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b01      	cmp	r3, #1
 8004912:	bf14      	ite	ne
 8004914:	2301      	movne	r3, #1
 8004916:	2300      	moveq	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	e008      	b.n	800492e <HAL_TIM_PWM_Start+0x6a>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b01      	cmp	r3, #1
 8004926:	bf14      	ite	ne
 8004928:	2301      	movne	r3, #1
 800492a:	2300      	moveq	r3, #0
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e068      	b.n	8004a08 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d104      	bne.n	8004946 <HAL_TIM_PWM_Start+0x82>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004944:	e013      	b.n	800496e <HAL_TIM_PWM_Start+0xaa>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b04      	cmp	r3, #4
 800494a:	d104      	bne.n	8004956 <HAL_TIM_PWM_Start+0x92>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2202      	movs	r2, #2
 8004950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004954:	e00b      	b.n	800496e <HAL_TIM_PWM_Start+0xaa>
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b08      	cmp	r3, #8
 800495a:	d104      	bne.n	8004966 <HAL_TIM_PWM_Start+0xa2>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004964:	e003      	b.n	800496e <HAL_TIM_PWM_Start+0xaa>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2202      	movs	r2, #2
 800496a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2201      	movs	r2, #1
 8004974:	6839      	ldr	r1, [r7, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f000 fb2e 	bl	8004fd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a23      	ldr	r2, [pc, #140]	@ (8004a10 <HAL_TIM_PWM_Start+0x14c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d107      	bne.n	8004996 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004994:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a1d      	ldr	r2, [pc, #116]	@ (8004a10 <HAL_TIM_PWM_Start+0x14c>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d018      	beq.n	80049d2 <HAL_TIM_PWM_Start+0x10e>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a8:	d013      	beq.n	80049d2 <HAL_TIM_PWM_Start+0x10e>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a19      	ldr	r2, [pc, #100]	@ (8004a14 <HAL_TIM_PWM_Start+0x150>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00e      	beq.n	80049d2 <HAL_TIM_PWM_Start+0x10e>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a17      	ldr	r2, [pc, #92]	@ (8004a18 <HAL_TIM_PWM_Start+0x154>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d009      	beq.n	80049d2 <HAL_TIM_PWM_Start+0x10e>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a16      	ldr	r2, [pc, #88]	@ (8004a1c <HAL_TIM_PWM_Start+0x158>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d004      	beq.n	80049d2 <HAL_TIM_PWM_Start+0x10e>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a14      	ldr	r2, [pc, #80]	@ (8004a20 <HAL_TIM_PWM_Start+0x15c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d111      	bne.n	80049f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2b06      	cmp	r3, #6
 80049e2:	d010      	beq.n	8004a06 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f042 0201 	orr.w	r2, r2, #1
 80049f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f4:	e007      	b.n	8004a06 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f042 0201 	orr.w	r2, r2, #1
 8004a04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40010000 	.word	0x40010000
 8004a14:	40000400 	.word	0x40000400
 8004a18:	40000800 	.word	0x40000800
 8004a1c:	40000c00 	.word	0x40000c00
 8004a20:	40014000 	.word	0x40014000

08004a24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a30:	2300      	movs	r3, #0
 8004a32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d101      	bne.n	8004a42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	e0ae      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b0c      	cmp	r3, #12
 8004a4e:	f200 809f 	bhi.w	8004b90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a52:	a201      	add	r2, pc, #4	@ (adr r2, 8004a58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a58:	08004a8d 	.word	0x08004a8d
 8004a5c:	08004b91 	.word	0x08004b91
 8004a60:	08004b91 	.word	0x08004b91
 8004a64:	08004b91 	.word	0x08004b91
 8004a68:	08004acd 	.word	0x08004acd
 8004a6c:	08004b91 	.word	0x08004b91
 8004a70:	08004b91 	.word	0x08004b91
 8004a74:	08004b91 	.word	0x08004b91
 8004a78:	08004b0f 	.word	0x08004b0f
 8004a7c:	08004b91 	.word	0x08004b91
 8004a80:	08004b91 	.word	0x08004b91
 8004a84:	08004b91 	.word	0x08004b91
 8004a88:	08004b4f 	.word	0x08004b4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 f914 	bl	8004cc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699a      	ldr	r2, [r3, #24]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0208 	orr.w	r2, r2, #8
 8004aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 0204 	bic.w	r2, r2, #4
 8004ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6999      	ldr	r1, [r3, #24]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	619a      	str	r2, [r3, #24]
      break;
 8004aca:	e064      	b.n	8004b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68b9      	ldr	r1, [r7, #8]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 f95a 	bl	8004d8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	699a      	ldr	r2, [r3, #24]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ae6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	699a      	ldr	r2, [r3, #24]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004af6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6999      	ldr	r1, [r3, #24]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	021a      	lsls	r2, r3, #8
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	619a      	str	r2, [r3, #24]
      break;
 8004b0c:	e043      	b.n	8004b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68b9      	ldr	r1, [r7, #8]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 f9a5 	bl	8004e64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69da      	ldr	r2, [r3, #28]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f042 0208 	orr.w	r2, r2, #8
 8004b28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69da      	ldr	r2, [r3, #28]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 0204 	bic.w	r2, r2, #4
 8004b38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69d9      	ldr	r1, [r3, #28]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	691a      	ldr	r2, [r3, #16]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	61da      	str	r2, [r3, #28]
      break;
 8004b4c:	e023      	b.n	8004b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68b9      	ldr	r1, [r7, #8]
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 f9ef 	bl	8004f38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	69da      	ldr	r2, [r3, #28]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69da      	ldr	r2, [r3, #28]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	69d9      	ldr	r1, [r3, #28]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	021a      	lsls	r2, r3, #8
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	61da      	str	r2, [r3, #28]
      break;
 8004b8e:	e002      	b.n	8004b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	75fb      	strb	r3, [r7, #23]
      break;
 8004b94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a3a      	ldr	r2, [pc, #232]	@ (8004ca4 <TIM_Base_SetConfig+0xfc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00f      	beq.n	8004be0 <TIM_Base_SetConfig+0x38>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bc6:	d00b      	beq.n	8004be0 <TIM_Base_SetConfig+0x38>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a37      	ldr	r2, [pc, #220]	@ (8004ca8 <TIM_Base_SetConfig+0x100>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d007      	beq.n	8004be0 <TIM_Base_SetConfig+0x38>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a36      	ldr	r2, [pc, #216]	@ (8004cac <TIM_Base_SetConfig+0x104>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d003      	beq.n	8004be0 <TIM_Base_SetConfig+0x38>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a35      	ldr	r2, [pc, #212]	@ (8004cb0 <TIM_Base_SetConfig+0x108>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d108      	bne.n	8004bf2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004be6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a2b      	ldr	r2, [pc, #172]	@ (8004ca4 <TIM_Base_SetConfig+0xfc>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d01b      	beq.n	8004c32 <TIM_Base_SetConfig+0x8a>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c00:	d017      	beq.n	8004c32 <TIM_Base_SetConfig+0x8a>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a28      	ldr	r2, [pc, #160]	@ (8004ca8 <TIM_Base_SetConfig+0x100>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d013      	beq.n	8004c32 <TIM_Base_SetConfig+0x8a>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a27      	ldr	r2, [pc, #156]	@ (8004cac <TIM_Base_SetConfig+0x104>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d00f      	beq.n	8004c32 <TIM_Base_SetConfig+0x8a>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a26      	ldr	r2, [pc, #152]	@ (8004cb0 <TIM_Base_SetConfig+0x108>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d00b      	beq.n	8004c32 <TIM_Base_SetConfig+0x8a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a25      	ldr	r2, [pc, #148]	@ (8004cb4 <TIM_Base_SetConfig+0x10c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d007      	beq.n	8004c32 <TIM_Base_SetConfig+0x8a>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a24      	ldr	r2, [pc, #144]	@ (8004cb8 <TIM_Base_SetConfig+0x110>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d003      	beq.n	8004c32 <TIM_Base_SetConfig+0x8a>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a23      	ldr	r2, [pc, #140]	@ (8004cbc <TIM_Base_SetConfig+0x114>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d108      	bne.n	8004c44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	689a      	ldr	r2, [r3, #8]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8004ca4 <TIM_Base_SetConfig+0xfc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d103      	bne.n	8004c78 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	691a      	ldr	r2, [r3, #16]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d105      	bne.n	8004c96 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f023 0201 	bic.w	r2, r3, #1
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	611a      	str	r2, [r3, #16]
  }
}
 8004c96:	bf00      	nop
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	40010000 	.word	0x40010000
 8004ca8:	40000400 	.word	0x40000400
 8004cac:	40000800 	.word	0x40000800
 8004cb0:	40000c00 	.word	0x40000c00
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40014400 	.word	0x40014400
 8004cbc:	40014800 	.word	0x40014800

08004cc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	f023 0201 	bic.w	r2, r3, #1
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f023 0303 	bic.w	r3, r3, #3
 8004cf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f023 0302 	bic.w	r3, r3, #2
 8004d08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a1c      	ldr	r2, [pc, #112]	@ (8004d88 <TIM_OC1_SetConfig+0xc8>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d10c      	bne.n	8004d36 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	f023 0308 	bic.w	r3, r3, #8
 8004d22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f023 0304 	bic.w	r3, r3, #4
 8004d34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a13      	ldr	r2, [pc, #76]	@ (8004d88 <TIM_OC1_SetConfig+0xc8>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d111      	bne.n	8004d62 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	621a      	str	r2, [r3, #32]
}
 8004d7c:	bf00      	nop
 8004d7e:	371c      	adds	r7, #28
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr
 8004d88:	40010000 	.word	0x40010000

08004d8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	f023 0210 	bic.w	r2, r3, #16
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	021b      	lsls	r3, r3, #8
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f023 0320 	bic.w	r3, r3, #32
 8004dd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e60 <TIM_OC2_SetConfig+0xd4>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d10d      	bne.n	8004e08 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004df2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	011b      	lsls	r3, r3, #4
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a15      	ldr	r2, [pc, #84]	@ (8004e60 <TIM_OC2_SetConfig+0xd4>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d113      	bne.n	8004e38 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	693a      	ldr	r2, [r7, #16]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685a      	ldr	r2, [r3, #4]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	621a      	str	r2, [r3, #32]
}
 8004e52:	bf00      	nop
 8004e54:	371c      	adds	r7, #28
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	40010000 	.word	0x40010000

08004e64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69db      	ldr	r3, [r3, #28]
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 0303 	bic.w	r3, r3, #3
 8004e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	021b      	lsls	r3, r3, #8
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8004f34 <TIM_OC3_SetConfig+0xd0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d10d      	bne.n	8004ede <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ec8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	021b      	lsls	r3, r3, #8
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004edc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a14      	ldr	r2, [pc, #80]	@ (8004f34 <TIM_OC3_SetConfig+0xd0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d113      	bne.n	8004f0e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004eec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	011b      	lsls	r3, r3, #4
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	621a      	str	r2, [r3, #32]
}
 8004f28:	bf00      	nop
 8004f2a:	371c      	adds	r7, #28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	40010000 	.word	0x40010000

08004f38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	021b      	lsls	r3, r3, #8
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	031b      	lsls	r3, r3, #12
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a10      	ldr	r2, [pc, #64]	@ (8004fd4 <TIM_OC4_SetConfig+0x9c>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d109      	bne.n	8004fac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	019b      	lsls	r3, r3, #6
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	621a      	str	r2, [r3, #32]
}
 8004fc6:	bf00      	nop
 8004fc8:	371c      	adds	r7, #28
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	40010000 	.word	0x40010000

08004fd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b087      	sub	sp, #28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f003 031f 	and.w	r3, r3, #31
 8004fea:	2201      	movs	r2, #1
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a1a      	ldr	r2, [r3, #32]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	401a      	ands	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a1a      	ldr	r2, [r3, #32]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f003 031f 	and.w	r3, r3, #31
 800500a:	6879      	ldr	r1, [r7, #4]
 800500c:	fa01 f303 	lsl.w	r3, r1, r3
 8005010:	431a      	orrs	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	621a      	str	r2, [r3, #32]
}
 8005016:	bf00      	nop
 8005018:	371c      	adds	r7, #28
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
	...

08005024 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005038:	2302      	movs	r3, #2
 800503a:	e050      	b.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2202      	movs	r2, #2
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005062:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a1c      	ldr	r2, [pc, #112]	@ (80050ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d018      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005088:	d013      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a18      	ldr	r2, [pc, #96]	@ (80050f0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d00e      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a16      	ldr	r2, [pc, #88]	@ (80050f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d009      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a15      	ldr	r2, [pc, #84]	@ (80050f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d004      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a13      	ldr	r2, [pc, #76]	@ (80050fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d10c      	bne.n	80050cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3714      	adds	r7, #20
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	40010000 	.word	0x40010000
 80050f0:	40000400 	.word	0x40000400
 80050f4:	40000800 	.word	0x40000800
 80050f8:	40000c00 	.word	0x40000c00
 80050fc:	40014000 	.word	0x40014000

08005100 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800510a:	2300      	movs	r3, #0
 800510c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005114:	2b01      	cmp	r3, #1
 8005116:	d101      	bne.n	800511c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005118:	2302      	movs	r3, #2
 800511a:	e03d      	b.n	8005198 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	4313      	orrs	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	4313      	orrs	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	4313      	orrs	r3, r2
 800514c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4313      	orrs	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	4313      	orrs	r3, r2
 8005176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3714      	adds	r7, #20
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e042      	b.n	800523c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d106      	bne.n	80051d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7fc ffaa 	bl	8002124 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2224      	movs	r2, #36	@ 0x24
 80051d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68da      	ldr	r2, [r3, #12]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 ff85 	bl	80060f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695a      	ldr	r2, [r3, #20]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800520c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68da      	ldr	r2, [r3, #12]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800521c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2220      	movs	r2, #32
 8005228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	3708      	adds	r7, #8
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b08a      	sub	sp, #40	@ 0x28
 8005248:	af02      	add	r7, sp, #8
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	603b      	str	r3, [r7, #0]
 8005250:	4613      	mov	r3, r2
 8005252:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005254:	2300      	movs	r3, #0
 8005256:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800525e:	b2db      	uxtb	r3, r3
 8005260:	2b20      	cmp	r3, #32
 8005262:	d175      	bne.n	8005350 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d002      	beq.n	8005270 <HAL_UART_Transmit+0x2c>
 800526a:	88fb      	ldrh	r3, [r7, #6]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d101      	bne.n	8005274 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e06e      	b.n	8005352 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2221      	movs	r2, #33	@ 0x21
 800527e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005282:	f7fd f9d5 	bl	8002630 <HAL_GetTick>
 8005286:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	88fa      	ldrh	r2, [r7, #6]
 800528c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	88fa      	ldrh	r2, [r7, #6]
 8005292:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800529c:	d108      	bne.n	80052b0 <HAL_UART_Transmit+0x6c>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d104      	bne.n	80052b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052a6:	2300      	movs	r3, #0
 80052a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	61bb      	str	r3, [r7, #24]
 80052ae:	e003      	b.n	80052b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052b4:	2300      	movs	r3, #0
 80052b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052b8:	e02e      	b.n	8005318 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	2200      	movs	r2, #0
 80052c2:	2180      	movs	r1, #128	@ 0x80
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 fc5d 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d005      	beq.n	80052dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2220      	movs	r2, #32
 80052d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e03a      	b.n	8005352 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10b      	bne.n	80052fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	881b      	ldrh	r3, [r3, #0]
 80052e6:	461a      	mov	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	3302      	adds	r3, #2
 80052f6:	61bb      	str	r3, [r7, #24]
 80052f8:	e007      	b.n	800530a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	781a      	ldrb	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	3301      	adds	r3, #1
 8005308:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800530e:	b29b      	uxth	r3, r3
 8005310:	3b01      	subs	r3, #1
 8005312:	b29a      	uxth	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800531c:	b29b      	uxth	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1cb      	bne.n	80052ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2200      	movs	r2, #0
 800532a:	2140      	movs	r1, #64	@ 0x40
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 fc29 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d005      	beq.n	8005344 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2220      	movs	r2, #32
 800533c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e006      	b.n	8005352 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2220      	movs	r2, #32
 8005348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800534c:	2300      	movs	r3, #0
 800534e:	e000      	b.n	8005352 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005350:	2302      	movs	r3, #2
  }
}
 8005352:	4618      	mov	r0, r3
 8005354:	3720      	adds	r7, #32
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}

0800535a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800535a:	b580      	push	{r7, lr}
 800535c:	b08c      	sub	sp, #48	@ 0x30
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
 8005362:	60b9      	str	r1, [r7, #8]
 8005364:	4613      	mov	r3, r2
 8005366:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b20      	cmp	r3, #32
 8005372:	d14a      	bne.n	800540a <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d002      	beq.n	8005380 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800537a:	88fb      	ldrh	r3, [r7, #6]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d101      	bne.n	8005384 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e043      	b.n	800540c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2201      	movs	r2, #1
 8005388:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005390:	88fb      	ldrh	r3, [r7, #6]
 8005392:	461a      	mov	r2, r3
 8005394:	68b9      	ldr	r1, [r7, #8]
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 fc4e 	bl	8005c38 <UART_Start_Receive_DMA>
 800539c:	4603      	mov	r3, r0
 800539e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80053a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d12c      	bne.n	8005404 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d125      	bne.n	80053fe <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053b2:	2300      	movs	r3, #0
 80053b4:	613b      	str	r3, [r7, #16]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	613b      	str	r3, [r7, #16]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	330c      	adds	r3, #12
 80053ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	e853 3f00 	ldrex	r3, [r3]
 80053d6:	617b      	str	r3, [r7, #20]
   return(result);
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f043 0310 	orr.w	r3, r3, #16
 80053de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	330c      	adds	r3, #12
 80053e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80053ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ec:	6a39      	ldr	r1, [r7, #32]
 80053ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053f0:	e841 2300 	strex	r3, r2, [r1]
 80053f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1e5      	bne.n	80053c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80053fc:	e002      	b.n	8005404 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005404:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005408:	e000      	b.n	800540c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800540a:	2302      	movs	r3, #2
  }
}
 800540c:	4618      	mov	r0, r3
 800540e:	3730      	adds	r7, #48	@ 0x30
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b0ba      	sub	sp, #232	@ 0xe8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800543a:	2300      	movs	r3, #0
 800543c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005440:	2300      	movs	r3, #0
 8005442:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800544a:	f003 030f 	and.w	r3, r3, #15
 800544e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005452:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10f      	bne.n	800547a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800545a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800545e:	f003 0320 	and.w	r3, r3, #32
 8005462:	2b00      	cmp	r3, #0
 8005464:	d009      	beq.n	800547a <HAL_UART_IRQHandler+0x66>
 8005466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800546a:	f003 0320 	and.w	r3, r3, #32
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fd81 	bl	8005f7a <UART_Receive_IT>
      return;
 8005478:	e25b      	b.n	8005932 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800547a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 80de 	beq.w	8005640 <HAL_UART_IRQHandler+0x22c>
 8005484:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	2b00      	cmp	r3, #0
 800548e:	d106      	bne.n	800549e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005494:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005498:	2b00      	cmp	r3, #0
 800549a:	f000 80d1 	beq.w	8005640 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800549e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00b      	beq.n	80054c2 <HAL_UART_IRQHandler+0xae>
 80054aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d005      	beq.n	80054c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ba:	f043 0201 	orr.w	r2, r3, #1
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c6:	f003 0304 	and.w	r3, r3, #4
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00b      	beq.n	80054e6 <HAL_UART_IRQHandler+0xd2>
 80054ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d005      	beq.n	80054e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054de:	f043 0202 	orr.w	r2, r3, #2
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00b      	beq.n	800550a <HAL_UART_IRQHandler+0xf6>
 80054f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d005      	beq.n	800550a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005502:	f043 0204 	orr.w	r2, r3, #4
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800550a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d011      	beq.n	800553a <HAL_UART_IRQHandler+0x126>
 8005516:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800551a:	f003 0320 	and.w	r3, r3, #32
 800551e:	2b00      	cmp	r3, #0
 8005520:	d105      	bne.n	800552e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005522:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b00      	cmp	r3, #0
 800552c:	d005      	beq.n	800553a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005532:	f043 0208 	orr.w	r2, r3, #8
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 81f2 	beq.w	8005928 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <HAL_UART_IRQHandler+0x14e>
 8005550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005554:	f003 0320 	and.w	r3, r3, #32
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 fd0c 	bl	8005f7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800556c:	2b40      	cmp	r3, #64	@ 0x40
 800556e:	bf0c      	ite	eq
 8005570:	2301      	moveq	r3, #1
 8005572:	2300      	movne	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800557e:	f003 0308 	and.w	r3, r3, #8
 8005582:	2b00      	cmp	r3, #0
 8005584:	d103      	bne.n	800558e <HAL_UART_IRQHandler+0x17a>
 8005586:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800558a:	2b00      	cmp	r3, #0
 800558c:	d04f      	beq.n	800562e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fc14 	bl	8005dbc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559e:	2b40      	cmp	r3, #64	@ 0x40
 80055a0:	d141      	bne.n	8005626 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	3314      	adds	r3, #20
 80055a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055b0:	e853 3f00 	ldrex	r3, [r3]
 80055b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	3314      	adds	r3, #20
 80055ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055de:	e841 2300 	strex	r3, r2, [r1]
 80055e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1d9      	bne.n	80055a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d013      	beq.n	800561e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055fa:	4a7e      	ldr	r2, [pc, #504]	@ (80057f4 <HAL_UART_IRQHandler+0x3e0>)
 80055fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005602:	4618      	mov	r0, r3
 8005604:	f7fe f88c 	bl	8003720 <HAL_DMA_Abort_IT>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d016      	beq.n	800563c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005612:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005618:	4610      	mov	r0, r2
 800561a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800561c:	e00e      	b.n	800563c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f9a8 	bl	8005974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005624:	e00a      	b.n	800563c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f9a4 	bl	8005974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562c:	e006      	b.n	800563c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 f9a0 	bl	8005974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800563a:	e175      	b.n	8005928 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800563c:	bf00      	nop
    return;
 800563e:	e173      	b.n	8005928 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005644:	2b01      	cmp	r3, #1
 8005646:	f040 814f 	bne.w	80058e8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800564a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800564e:	f003 0310 	and.w	r3, r3, #16
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 8148 	beq.w	80058e8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800565c:	f003 0310 	and.w	r3, r3, #16
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 8141 	beq.w	80058e8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005666:	2300      	movs	r3, #0
 8005668:	60bb      	str	r3, [r7, #8]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	60bb      	str	r3, [r7, #8]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	60bb      	str	r3, [r7, #8]
 800567a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005686:	2b40      	cmp	r3, #64	@ 0x40
 8005688:	f040 80b6 	bne.w	80057f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005698:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800569c:	2b00      	cmp	r3, #0
 800569e:	f000 8145 	beq.w	800592c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056aa:	429a      	cmp	r2, r3
 80056ac:	f080 813e 	bcs.w	800592c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c2:	f000 8088 	beq.w	80057d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	330c      	adds	r3, #12
 80056cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056d4:	e853 3f00 	ldrex	r3, [r3]
 80056d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	330c      	adds	r3, #12
 80056ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80056f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005702:	e841 2300 	strex	r3, r2, [r1]
 8005706:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800570a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1d9      	bne.n	80056c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	3314      	adds	r3, #20
 8005718:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800571c:	e853 3f00 	ldrex	r3, [r3]
 8005720:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005722:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005724:	f023 0301 	bic.w	r3, r3, #1
 8005728:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	3314      	adds	r3, #20
 8005732:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005736:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800573a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800573e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005742:	e841 2300 	strex	r3, r2, [r1]
 8005746:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005748:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1e1      	bne.n	8005712 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3314      	adds	r3, #20
 8005754:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005756:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005758:	e853 3f00 	ldrex	r3, [r3]
 800575c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800575e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005760:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005764:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3314      	adds	r3, #20
 800576e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005772:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005774:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005776:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005778:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800577a:	e841 2300 	strex	r3, r2, [r1]
 800577e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005780:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1e3      	bne.n	800574e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2220      	movs	r2, #32
 800578a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	330c      	adds	r3, #12
 800579a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800579e:	e853 3f00 	ldrex	r3, [r3]
 80057a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057a6:	f023 0310 	bic.w	r3, r3, #16
 80057aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	330c      	adds	r3, #12
 80057b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80057b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80057ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057c0:	e841 2300 	strex	r3, r2, [r1]
 80057c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1e3      	bne.n	8005794 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7fd ff35 	bl	8003640 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2202      	movs	r2, #2
 80057da:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	4619      	mov	r1, r3
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f7fb fdcd 	bl	800138c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057f2:	e09b      	b.n	800592c <HAL_UART_IRQHandler+0x518>
 80057f4:	08005e83 	.word	0x08005e83
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005800:	b29b      	uxth	r3, r3
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800580c:	b29b      	uxth	r3, r3
 800580e:	2b00      	cmp	r3, #0
 8005810:	f000 808e 	beq.w	8005930 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005814:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 8089 	beq.w	8005930 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	330c      	adds	r3, #12
 8005824:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005828:	e853 3f00 	ldrex	r3, [r3]
 800582c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800582e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005830:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005834:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	330c      	adds	r3, #12
 800583e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005842:	647a      	str	r2, [r7, #68]	@ 0x44
 8005844:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005848:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800584a:	e841 2300 	strex	r3, r2, [r1]
 800584e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005850:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1e3      	bne.n	800581e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	3314      	adds	r3, #20
 800585c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	623b      	str	r3, [r7, #32]
   return(result);
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	3314      	adds	r3, #20
 8005876:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800587a:	633a      	str	r2, [r7, #48]	@ 0x30
 800587c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e3      	bne.n	8005856 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2220      	movs	r2, #32
 8005892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	330c      	adds	r3, #12
 80058a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	e853 3f00 	ldrex	r3, [r3]
 80058aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 0310 	bic.w	r3, r3, #16
 80058b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	330c      	adds	r3, #12
 80058bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80058c0:	61fa      	str	r2, [r7, #28]
 80058c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c4:	69b9      	ldr	r1, [r7, #24]
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	e841 2300 	strex	r3, r2, [r1]
 80058cc:	617b      	str	r3, [r7, #20]
   return(result);
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e3      	bne.n	800589c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058de:	4619      	mov	r1, r3
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f7fb fd53 	bl	800138c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058e6:	e023      	b.n	8005930 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d009      	beq.n	8005908 <HAL_UART_IRQHandler+0x4f4>
 80058f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d003      	beq.n	8005908 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 fad2 	bl	8005eaa <UART_Transmit_IT>
    return;
 8005906:	e014      	b.n	8005932 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800590c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00e      	beq.n	8005932 <HAL_UART_IRQHandler+0x51e>
 8005914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591c:	2b00      	cmp	r3, #0
 800591e:	d008      	beq.n	8005932 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 fb12 	bl	8005f4a <UART_EndTransmit_IT>
    return;
 8005926:	e004      	b.n	8005932 <HAL_UART_IRQHandler+0x51e>
    return;
 8005928:	bf00      	nop
 800592a:	e002      	b.n	8005932 <HAL_UART_IRQHandler+0x51e>
      return;
 800592c:	bf00      	nop
 800592e:	e000      	b.n	8005932 <HAL_UART_IRQHandler+0x51e>
      return;
 8005930:	bf00      	nop
  }
}
 8005932:	37e8      	adds	r7, #232	@ 0xe8
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b09c      	sub	sp, #112	@ 0x70
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005994:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d172      	bne.n	8005a8a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80059a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059a6:	2200      	movs	r2, #0
 80059a8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	330c      	adds	r3, #12
 80059b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80059ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	330c      	adds	r3, #12
 80059c8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80059ca:	65ba      	str	r2, [r7, #88]	@ 0x58
 80059cc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80059d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059d2:	e841 2300 	strex	r3, r2, [r1]
 80059d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80059d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1e5      	bne.n	80059aa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3314      	adds	r3, #20
 80059e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e8:	e853 3f00 	ldrex	r3, [r3]
 80059ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f0:	f023 0301 	bic.w	r3, r3, #1
 80059f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80059f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	3314      	adds	r3, #20
 80059fc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80059fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a06:	e841 2300 	strex	r3, r2, [r1]
 8005a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1e5      	bne.n	80059de <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	3314      	adds	r3, #20
 8005a18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1c:	e853 3f00 	ldrex	r3, [r3]
 8005a20:	623b      	str	r3, [r7, #32]
   return(result);
 8005a22:	6a3b      	ldr	r3, [r7, #32]
 8005a24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a28:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	3314      	adds	r3, #20
 8005a30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005a32:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a3a:	e841 2300 	strex	r3, r2, [r1]
 8005a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1e5      	bne.n	8005a12 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005a46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a48:	2220      	movs	r2, #32
 8005a4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d119      	bne.n	8005a8a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	330c      	adds	r3, #12
 8005a5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f023 0310 	bic.w	r3, r3, #16
 8005a6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	330c      	adds	r3, #12
 8005a74:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005a76:	61fa      	str	r2, [r7, #28]
 8005a78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	69b9      	ldr	r1, [r7, #24]
 8005a7c:	69fa      	ldr	r2, [r7, #28]
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	617b      	str	r3, [r7, #20]
   return(result);
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e5      	bne.n	8005a56 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d106      	bne.n	8005aa6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a9a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005aa0:	f7fb fc74 	bl	800138c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005aa4:	e002      	b.n	8005aac <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005aa6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005aa8:	f7ff ff50 	bl	800594c <HAL_UART_RxCpltCallback>
}
 8005aac:	bf00      	nop
 8005aae:	3770      	adds	r7, #112	@ 0x70
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d108      	bne.n	8005ae2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ad4:	085b      	lsrs	r3, r3, #1
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	4619      	mov	r1, r3
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f7fb fc56 	bl	800138c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005ae0:	e002      	b.n	8005ae8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f7ff ff3c 	bl	8005960 <HAL_UART_RxHalfCpltCallback>
}
 8005ae8:	bf00      	nop
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b00:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b0c:	2b80      	cmp	r3, #128	@ 0x80
 8005b0e:	bf0c      	ite	eq
 8005b10:	2301      	moveq	r3, #1
 8005b12:	2300      	movne	r3, #0
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b21      	cmp	r3, #33	@ 0x21
 8005b22:	d108      	bne.n	8005b36 <UART_DMAError+0x46>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005b30:	68b8      	ldr	r0, [r7, #8]
 8005b32:	f000 f91b 	bl	8005d6c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b40:	2b40      	cmp	r3, #64	@ 0x40
 8005b42:	bf0c      	ite	eq
 8005b44:	2301      	moveq	r3, #1
 8005b46:	2300      	movne	r3, #0
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b22      	cmp	r3, #34	@ 0x22
 8005b56:	d108      	bne.n	8005b6a <UART_DMAError+0x7a>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d005      	beq.n	8005b6a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	2200      	movs	r2, #0
 8005b62:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005b64:	68b8      	ldr	r0, [r7, #8]
 8005b66:	f000 f929 	bl	8005dbc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6e:	f043 0210 	orr.w	r2, r3, #16
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b76:	68b8      	ldr	r0, [r7, #8]
 8005b78:	f7ff fefc 	bl	8005974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b7c:	bf00      	nop
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	603b      	str	r3, [r7, #0]
 8005b90:	4613      	mov	r3, r2
 8005b92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b94:	e03b      	b.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b96:	6a3b      	ldr	r3, [r7, #32]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b9c:	d037      	beq.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b9e:	f7fc fd47 	bl	8002630 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	6a3a      	ldr	r2, [r7, #32]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d302      	bcc.n	8005bb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e03a      	b.n	8005c2e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d023      	beq.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	2b80      	cmp	r3, #128	@ 0x80
 8005bca:	d020      	beq.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	2b40      	cmp	r3, #64	@ 0x40
 8005bd0:	d01d      	beq.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0308 	and.w	r3, r3, #8
 8005bdc:	2b08      	cmp	r3, #8
 8005bde:	d116      	bne.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005be0:	2300      	movs	r3, #0
 8005be2:	617b      	str	r3, [r7, #20]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	617b      	str	r3, [r7, #20]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	617b      	str	r3, [r7, #20]
 8005bf4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bf6:	68f8      	ldr	r0, [r7, #12]
 8005bf8:	f000 f8e0 	bl	8005dbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2208      	movs	r2, #8
 8005c00:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e00f      	b.n	8005c2e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	4013      	ands	r3, r2
 8005c18:	68ba      	ldr	r2, [r7, #8]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	bf0c      	ite	eq
 8005c1e:	2301      	moveq	r3, #1
 8005c20:	2300      	movne	r3, #0
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	461a      	mov	r2, r3
 8005c26:	79fb      	ldrb	r3, [r7, #7]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d0b4      	beq.n	8005b96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3718      	adds	r7, #24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
	...

08005c38 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b098      	sub	sp, #96	@ 0x60
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	60b9      	str	r1, [r7, #8]
 8005c42:	4613      	mov	r3, r2
 8005c44:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	88fa      	ldrh	r2, [r7, #6]
 8005c50:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2222      	movs	r2, #34	@ 0x22
 8005c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c64:	4a3e      	ldr	r2, [pc, #248]	@ (8005d60 <UART_Start_Receive_DMA+0x128>)
 8005c66:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6c:	4a3d      	ldr	r2, [pc, #244]	@ (8005d64 <UART_Start_Receive_DMA+0x12c>)
 8005c6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c74:	4a3c      	ldr	r2, [pc, #240]	@ (8005d68 <UART_Start_Receive_DMA+0x130>)
 8005c76:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005c80:	f107 0308 	add.w	r3, r7, #8
 8005c84:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	4619      	mov	r1, r3
 8005c92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	88fb      	ldrh	r3, [r7, #6]
 8005c98:	f7fd fc7a 	bl	8003590 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	613b      	str	r3, [r7, #16]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	613b      	str	r3, [r7, #16]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	613b      	str	r3, [r7, #16]
 8005cb0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d019      	beq.n	8005cee <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	330c      	adds	r3, #12
 8005cc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cc4:	e853 3f00 	ldrex	r3, [r3]
 8005cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ccc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	330c      	adds	r3, #12
 8005cd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cda:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cde:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005ce0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ce2:	e841 2300 	strex	r3, r2, [r1]
 8005ce6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005ce8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1e5      	bne.n	8005cba <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	3314      	adds	r3, #20
 8005cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf8:	e853 3f00 	ldrex	r3, [r3]
 8005cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d00:	f043 0301 	orr.w	r3, r3, #1
 8005d04:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3314      	adds	r3, #20
 8005d0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005d0e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005d10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d12:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005d14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d16:	e841 2300 	strex	r3, r2, [r1]
 8005d1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1e5      	bne.n	8005cee <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	3314      	adds	r3, #20
 8005d28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	e853 3f00 	ldrex	r3, [r3]
 8005d30:	617b      	str	r3, [r7, #20]
   return(result);
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d38:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	3314      	adds	r3, #20
 8005d40:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005d42:	627a      	str	r2, [r7, #36]	@ 0x24
 8005d44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d46:	6a39      	ldr	r1, [r7, #32]
 8005d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d4a:	e841 2300 	strex	r3, r2, [r1]
 8005d4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1e5      	bne.n	8005d22 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3760      	adds	r7, #96	@ 0x60
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	08005989 	.word	0x08005989
 8005d64:	08005ab5 	.word	0x08005ab5
 8005d68:	08005af1 	.word	0x08005af1

08005d6c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b089      	sub	sp, #36	@ 0x24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	330c      	adds	r3, #12
 8005d7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	e853 3f00 	ldrex	r3, [r3]
 8005d82:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005d8a:	61fb      	str	r3, [r7, #28]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	330c      	adds	r3, #12
 8005d92:	69fa      	ldr	r2, [r7, #28]
 8005d94:	61ba      	str	r2, [r7, #24]
 8005d96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d98:	6979      	ldr	r1, [r7, #20]
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	e841 2300 	strex	r3, r2, [r1]
 8005da0:	613b      	str	r3, [r7, #16]
   return(result);
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1e5      	bne.n	8005d74 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005db0:	bf00      	nop
 8005db2:	3724      	adds	r7, #36	@ 0x24
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b095      	sub	sp, #84	@ 0x54
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	330c      	adds	r3, #12
 8005dca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dce:	e853 3f00 	ldrex	r3, [r3]
 8005dd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	330c      	adds	r3, #12
 8005de2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005de4:	643a      	str	r2, [r7, #64]	@ 0x40
 8005de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e5      	bne.n	8005dc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	3314      	adds	r3, #20
 8005dfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e00:	6a3b      	ldr	r3, [r7, #32]
 8005e02:	e853 3f00 	ldrex	r3, [r3]
 8005e06:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	f023 0301 	bic.w	r3, r3, #1
 8005e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	3314      	adds	r3, #20
 8005e16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e20:	e841 2300 	strex	r3, r2, [r1]
 8005e24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1e5      	bne.n	8005df8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d119      	bne.n	8005e68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	330c      	adds	r3, #12
 8005e3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	e853 3f00 	ldrex	r3, [r3]
 8005e42:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	f023 0310 	bic.w	r3, r3, #16
 8005e4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	330c      	adds	r3, #12
 8005e52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e54:	61ba      	str	r2, [r7, #24]
 8005e56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	6979      	ldr	r1, [r7, #20]
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	613b      	str	r3, [r7, #16]
   return(result);
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e5      	bne.n	8005e34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e76:	bf00      	nop
 8005e78:	3754      	adds	r7, #84	@ 0x54
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b084      	sub	sp, #16
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f7ff fd69 	bl	8005974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ea2:	bf00      	nop
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b085      	sub	sp, #20
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b21      	cmp	r3, #33	@ 0x21
 8005ebc:	d13e      	bne.n	8005f3c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ec6:	d114      	bne.n	8005ef2 <UART_Transmit_IT+0x48>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d110      	bne.n	8005ef2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a1b      	ldr	r3, [r3, #32]
 8005ed4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	881b      	ldrh	r3, [r3, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ee4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	1c9a      	adds	r2, r3, #2
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	621a      	str	r2, [r3, #32]
 8005ef0:	e008      	b.n	8005f04 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	1c59      	adds	r1, r3, #1
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	6211      	str	r1, [r2, #32]
 8005efc:	781a      	ldrb	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	4619      	mov	r1, r3
 8005f12:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10f      	bne.n	8005f38 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f26:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68da      	ldr	r2, [r3, #12]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f36:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	e000      	b.n	8005f3e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f3c:	2302      	movs	r3, #2
  }
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3714      	adds	r7, #20
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b082      	sub	sp, #8
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2220      	movs	r2, #32
 8005f66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f7ff fce4 	bl	8005938 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005f7a:	b580      	push	{r7, lr}
 8005f7c:	b08c      	sub	sp, #48	@ 0x30
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	2b22      	cmp	r3, #34	@ 0x22
 8005f8c:	f040 80ae 	bne.w	80060ec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f98:	d117      	bne.n	8005fca <UART_Receive_IT+0x50>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d113      	bne.n	8005fca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005faa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fb8:	b29a      	uxth	r2, r3
 8005fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fbc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc2:	1c9a      	adds	r2, r3, #2
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005fc8:	e026      	b.n	8006018 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fdc:	d007      	beq.n	8005fee <UART_Receive_IT+0x74>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10a      	bne.n	8005ffc <UART_Receive_IT+0x82>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d106      	bne.n	8005ffc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	b2da      	uxtb	r2, r3
 8005ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff8:	701a      	strb	r2, [r3, #0]
 8005ffa:	e008      	b.n	800600e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	b2db      	uxtb	r3, r3
 8006004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006008:	b2da      	uxtb	r2, r3
 800600a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006012:	1c5a      	adds	r2, r3, #1
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800601c:	b29b      	uxth	r3, r3
 800601e:	3b01      	subs	r3, #1
 8006020:	b29b      	uxth	r3, r3
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	4619      	mov	r1, r3
 8006026:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006028:	2b00      	cmp	r3, #0
 800602a:	d15d      	bne.n	80060e8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f022 0220 	bic.w	r2, r2, #32
 800603a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68da      	ldr	r2, [r3, #12]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800604a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	695a      	ldr	r2, [r3, #20]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0201 	bic.w	r2, r2, #1
 800605a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2220      	movs	r2, #32
 8006060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800606e:	2b01      	cmp	r3, #1
 8006070:	d135      	bne.n	80060de <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	330c      	adds	r3, #12
 800607e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	e853 3f00 	ldrex	r3, [r3]
 8006086:	613b      	str	r3, [r7, #16]
   return(result);
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	f023 0310 	bic.w	r3, r3, #16
 800608e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	330c      	adds	r3, #12
 8006096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006098:	623a      	str	r2, [r7, #32]
 800609a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609c:	69f9      	ldr	r1, [r7, #28]
 800609e:	6a3a      	ldr	r2, [r7, #32]
 80060a0:	e841 2300 	strex	r3, r2, [r1]
 80060a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1e5      	bne.n	8006078 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0310 	and.w	r3, r3, #16
 80060b6:	2b10      	cmp	r3, #16
 80060b8:	d10a      	bne.n	80060d0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060ba:	2300      	movs	r3, #0
 80060bc:	60fb      	str	r3, [r7, #12]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60fb      	str	r3, [r7, #12]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060d4:	4619      	mov	r1, r3
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7fb f958 	bl	800138c <HAL_UARTEx_RxEventCallback>
 80060dc:	e002      	b.n	80060e4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7ff fc34 	bl	800594c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80060e4:	2300      	movs	r3, #0
 80060e6:	e002      	b.n	80060ee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80060e8:	2300      	movs	r3, #0
 80060ea:	e000      	b.n	80060ee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80060ec:	2302      	movs	r3, #2
  }
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3730      	adds	r7, #48	@ 0x30
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
	...

080060f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060fc:	b0c0      	sub	sp, #256	@ 0x100
 80060fe:	af00      	add	r7, sp, #0
 8006100:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006114:	68d9      	ldr	r1, [r3, #12]
 8006116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	ea40 0301 	orr.w	r3, r0, r1
 8006120:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006126:	689a      	ldr	r2, [r3, #8]
 8006128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	431a      	orrs	r2, r3
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	431a      	orrs	r2, r3
 8006138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	4313      	orrs	r3, r2
 8006140:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006150:	f021 010c 	bic.w	r1, r1, #12
 8006154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800615e:	430b      	orrs	r3, r1
 8006160:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800616e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006172:	6999      	ldr	r1, [r3, #24]
 8006174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	ea40 0301 	orr.w	r3, r0, r1
 800617e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	4b8f      	ldr	r3, [pc, #572]	@ (80063c4 <UART_SetConfig+0x2cc>)
 8006188:	429a      	cmp	r2, r3
 800618a:	d005      	beq.n	8006198 <UART_SetConfig+0xa0>
 800618c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	4b8d      	ldr	r3, [pc, #564]	@ (80063c8 <UART_SetConfig+0x2d0>)
 8006194:	429a      	cmp	r2, r3
 8006196:	d104      	bne.n	80061a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006198:	f7fe fb30 	bl	80047fc <HAL_RCC_GetPCLK2Freq>
 800619c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80061a0:	e003      	b.n	80061aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061a2:	f7fe fb17 	bl	80047d4 <HAL_RCC_GetPCLK1Freq>
 80061a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ae:	69db      	ldr	r3, [r3, #28]
 80061b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061b4:	f040 810c 	bne.w	80063d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061bc:	2200      	movs	r2, #0
 80061be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80061c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80061ca:	4622      	mov	r2, r4
 80061cc:	462b      	mov	r3, r5
 80061ce:	1891      	adds	r1, r2, r2
 80061d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80061d2:	415b      	adcs	r3, r3
 80061d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80061da:	4621      	mov	r1, r4
 80061dc:	eb12 0801 	adds.w	r8, r2, r1
 80061e0:	4629      	mov	r1, r5
 80061e2:	eb43 0901 	adc.w	r9, r3, r1
 80061e6:	f04f 0200 	mov.w	r2, #0
 80061ea:	f04f 0300 	mov.w	r3, #0
 80061ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061fa:	4690      	mov	r8, r2
 80061fc:	4699      	mov	r9, r3
 80061fe:	4623      	mov	r3, r4
 8006200:	eb18 0303 	adds.w	r3, r8, r3
 8006204:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006208:	462b      	mov	r3, r5
 800620a:	eb49 0303 	adc.w	r3, r9, r3
 800620e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800621e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006222:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006226:	460b      	mov	r3, r1
 8006228:	18db      	adds	r3, r3, r3
 800622a:	653b      	str	r3, [r7, #80]	@ 0x50
 800622c:	4613      	mov	r3, r2
 800622e:	eb42 0303 	adc.w	r3, r2, r3
 8006232:	657b      	str	r3, [r7, #84]	@ 0x54
 8006234:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006238:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800623c:	f7fa fcf6 	bl	8000c2c <__aeabi_uldivmod>
 8006240:	4602      	mov	r2, r0
 8006242:	460b      	mov	r3, r1
 8006244:	4b61      	ldr	r3, [pc, #388]	@ (80063cc <UART_SetConfig+0x2d4>)
 8006246:	fba3 2302 	umull	r2, r3, r3, r2
 800624a:	095b      	lsrs	r3, r3, #5
 800624c:	011c      	lsls	r4, r3, #4
 800624e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006252:	2200      	movs	r2, #0
 8006254:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006258:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800625c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006260:	4642      	mov	r2, r8
 8006262:	464b      	mov	r3, r9
 8006264:	1891      	adds	r1, r2, r2
 8006266:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006268:	415b      	adcs	r3, r3
 800626a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800626c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006270:	4641      	mov	r1, r8
 8006272:	eb12 0a01 	adds.w	sl, r2, r1
 8006276:	4649      	mov	r1, r9
 8006278:	eb43 0b01 	adc.w	fp, r3, r1
 800627c:	f04f 0200 	mov.w	r2, #0
 8006280:	f04f 0300 	mov.w	r3, #0
 8006284:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006288:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800628c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006290:	4692      	mov	sl, r2
 8006292:	469b      	mov	fp, r3
 8006294:	4643      	mov	r3, r8
 8006296:	eb1a 0303 	adds.w	r3, sl, r3
 800629a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800629e:	464b      	mov	r3, r9
 80062a0:	eb4b 0303 	adc.w	r3, fp, r3
 80062a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80062b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80062b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80062bc:	460b      	mov	r3, r1
 80062be:	18db      	adds	r3, r3, r3
 80062c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80062c2:	4613      	mov	r3, r2
 80062c4:	eb42 0303 	adc.w	r3, r2, r3
 80062c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80062ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80062d2:	f7fa fcab 	bl	8000c2c <__aeabi_uldivmod>
 80062d6:	4602      	mov	r2, r0
 80062d8:	460b      	mov	r3, r1
 80062da:	4611      	mov	r1, r2
 80062dc:	4b3b      	ldr	r3, [pc, #236]	@ (80063cc <UART_SetConfig+0x2d4>)
 80062de:	fba3 2301 	umull	r2, r3, r3, r1
 80062e2:	095b      	lsrs	r3, r3, #5
 80062e4:	2264      	movs	r2, #100	@ 0x64
 80062e6:	fb02 f303 	mul.w	r3, r2, r3
 80062ea:	1acb      	subs	r3, r1, r3
 80062ec:	00db      	lsls	r3, r3, #3
 80062ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80062f2:	4b36      	ldr	r3, [pc, #216]	@ (80063cc <UART_SetConfig+0x2d4>)
 80062f4:	fba3 2302 	umull	r2, r3, r3, r2
 80062f8:	095b      	lsrs	r3, r3, #5
 80062fa:	005b      	lsls	r3, r3, #1
 80062fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006300:	441c      	add	r4, r3
 8006302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006306:	2200      	movs	r2, #0
 8006308:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800630c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006310:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006314:	4642      	mov	r2, r8
 8006316:	464b      	mov	r3, r9
 8006318:	1891      	adds	r1, r2, r2
 800631a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800631c:	415b      	adcs	r3, r3
 800631e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006320:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006324:	4641      	mov	r1, r8
 8006326:	1851      	adds	r1, r2, r1
 8006328:	6339      	str	r1, [r7, #48]	@ 0x30
 800632a:	4649      	mov	r1, r9
 800632c:	414b      	adcs	r3, r1
 800632e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006330:	f04f 0200 	mov.w	r2, #0
 8006334:	f04f 0300 	mov.w	r3, #0
 8006338:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800633c:	4659      	mov	r1, fp
 800633e:	00cb      	lsls	r3, r1, #3
 8006340:	4651      	mov	r1, sl
 8006342:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006346:	4651      	mov	r1, sl
 8006348:	00ca      	lsls	r2, r1, #3
 800634a:	4610      	mov	r0, r2
 800634c:	4619      	mov	r1, r3
 800634e:	4603      	mov	r3, r0
 8006350:	4642      	mov	r2, r8
 8006352:	189b      	adds	r3, r3, r2
 8006354:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006358:	464b      	mov	r3, r9
 800635a:	460a      	mov	r2, r1
 800635c:	eb42 0303 	adc.w	r3, r2, r3
 8006360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006370:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006374:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006378:	460b      	mov	r3, r1
 800637a:	18db      	adds	r3, r3, r3
 800637c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800637e:	4613      	mov	r3, r2
 8006380:	eb42 0303 	adc.w	r3, r2, r3
 8006384:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006386:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800638a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800638e:	f7fa fc4d 	bl	8000c2c <__aeabi_uldivmod>
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	4b0d      	ldr	r3, [pc, #52]	@ (80063cc <UART_SetConfig+0x2d4>)
 8006398:	fba3 1302 	umull	r1, r3, r3, r2
 800639c:	095b      	lsrs	r3, r3, #5
 800639e:	2164      	movs	r1, #100	@ 0x64
 80063a0:	fb01 f303 	mul.w	r3, r1, r3
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	3332      	adds	r3, #50	@ 0x32
 80063aa:	4a08      	ldr	r2, [pc, #32]	@ (80063cc <UART_SetConfig+0x2d4>)
 80063ac:	fba2 2303 	umull	r2, r3, r2, r3
 80063b0:	095b      	lsrs	r3, r3, #5
 80063b2:	f003 0207 	and.w	r2, r3, #7
 80063b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4422      	add	r2, r4
 80063be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063c0:	e106      	b.n	80065d0 <UART_SetConfig+0x4d8>
 80063c2:	bf00      	nop
 80063c4:	40011000 	.word	0x40011000
 80063c8:	40011400 	.word	0x40011400
 80063cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063d4:	2200      	movs	r2, #0
 80063d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80063de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80063e2:	4642      	mov	r2, r8
 80063e4:	464b      	mov	r3, r9
 80063e6:	1891      	adds	r1, r2, r2
 80063e8:	6239      	str	r1, [r7, #32]
 80063ea:	415b      	adcs	r3, r3
 80063ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80063ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80063f2:	4641      	mov	r1, r8
 80063f4:	1854      	adds	r4, r2, r1
 80063f6:	4649      	mov	r1, r9
 80063f8:	eb43 0501 	adc.w	r5, r3, r1
 80063fc:	f04f 0200 	mov.w	r2, #0
 8006400:	f04f 0300 	mov.w	r3, #0
 8006404:	00eb      	lsls	r3, r5, #3
 8006406:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800640a:	00e2      	lsls	r2, r4, #3
 800640c:	4614      	mov	r4, r2
 800640e:	461d      	mov	r5, r3
 8006410:	4643      	mov	r3, r8
 8006412:	18e3      	adds	r3, r4, r3
 8006414:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006418:	464b      	mov	r3, r9
 800641a:	eb45 0303 	adc.w	r3, r5, r3
 800641e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800642e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006432:	f04f 0200 	mov.w	r2, #0
 8006436:	f04f 0300 	mov.w	r3, #0
 800643a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800643e:	4629      	mov	r1, r5
 8006440:	008b      	lsls	r3, r1, #2
 8006442:	4621      	mov	r1, r4
 8006444:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006448:	4621      	mov	r1, r4
 800644a:	008a      	lsls	r2, r1, #2
 800644c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006450:	f7fa fbec 	bl	8000c2c <__aeabi_uldivmod>
 8006454:	4602      	mov	r2, r0
 8006456:	460b      	mov	r3, r1
 8006458:	4b60      	ldr	r3, [pc, #384]	@ (80065dc <UART_SetConfig+0x4e4>)
 800645a:	fba3 2302 	umull	r2, r3, r3, r2
 800645e:	095b      	lsrs	r3, r3, #5
 8006460:	011c      	lsls	r4, r3, #4
 8006462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006466:	2200      	movs	r2, #0
 8006468:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800646c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006470:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006474:	4642      	mov	r2, r8
 8006476:	464b      	mov	r3, r9
 8006478:	1891      	adds	r1, r2, r2
 800647a:	61b9      	str	r1, [r7, #24]
 800647c:	415b      	adcs	r3, r3
 800647e:	61fb      	str	r3, [r7, #28]
 8006480:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006484:	4641      	mov	r1, r8
 8006486:	1851      	adds	r1, r2, r1
 8006488:	6139      	str	r1, [r7, #16]
 800648a:	4649      	mov	r1, r9
 800648c:	414b      	adcs	r3, r1
 800648e:	617b      	str	r3, [r7, #20]
 8006490:	f04f 0200 	mov.w	r2, #0
 8006494:	f04f 0300 	mov.w	r3, #0
 8006498:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800649c:	4659      	mov	r1, fp
 800649e:	00cb      	lsls	r3, r1, #3
 80064a0:	4651      	mov	r1, sl
 80064a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064a6:	4651      	mov	r1, sl
 80064a8:	00ca      	lsls	r2, r1, #3
 80064aa:	4610      	mov	r0, r2
 80064ac:	4619      	mov	r1, r3
 80064ae:	4603      	mov	r3, r0
 80064b0:	4642      	mov	r2, r8
 80064b2:	189b      	adds	r3, r3, r2
 80064b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80064b8:	464b      	mov	r3, r9
 80064ba:	460a      	mov	r2, r1
 80064bc:	eb42 0303 	adc.w	r3, r2, r3
 80064c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80064d0:	f04f 0200 	mov.w	r2, #0
 80064d4:	f04f 0300 	mov.w	r3, #0
 80064d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80064dc:	4649      	mov	r1, r9
 80064de:	008b      	lsls	r3, r1, #2
 80064e0:	4641      	mov	r1, r8
 80064e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064e6:	4641      	mov	r1, r8
 80064e8:	008a      	lsls	r2, r1, #2
 80064ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80064ee:	f7fa fb9d 	bl	8000c2c <__aeabi_uldivmod>
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	4611      	mov	r1, r2
 80064f8:	4b38      	ldr	r3, [pc, #224]	@ (80065dc <UART_SetConfig+0x4e4>)
 80064fa:	fba3 2301 	umull	r2, r3, r3, r1
 80064fe:	095b      	lsrs	r3, r3, #5
 8006500:	2264      	movs	r2, #100	@ 0x64
 8006502:	fb02 f303 	mul.w	r3, r2, r3
 8006506:	1acb      	subs	r3, r1, r3
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	3332      	adds	r3, #50	@ 0x32
 800650c:	4a33      	ldr	r2, [pc, #204]	@ (80065dc <UART_SetConfig+0x4e4>)
 800650e:	fba2 2303 	umull	r2, r3, r2, r3
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006518:	441c      	add	r4, r3
 800651a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800651e:	2200      	movs	r2, #0
 8006520:	673b      	str	r3, [r7, #112]	@ 0x70
 8006522:	677a      	str	r2, [r7, #116]	@ 0x74
 8006524:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	1891      	adds	r1, r2, r2
 800652e:	60b9      	str	r1, [r7, #8]
 8006530:	415b      	adcs	r3, r3
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006538:	4641      	mov	r1, r8
 800653a:	1851      	adds	r1, r2, r1
 800653c:	6039      	str	r1, [r7, #0]
 800653e:	4649      	mov	r1, r9
 8006540:	414b      	adcs	r3, r1
 8006542:	607b      	str	r3, [r7, #4]
 8006544:	f04f 0200 	mov.w	r2, #0
 8006548:	f04f 0300 	mov.w	r3, #0
 800654c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006550:	4659      	mov	r1, fp
 8006552:	00cb      	lsls	r3, r1, #3
 8006554:	4651      	mov	r1, sl
 8006556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800655a:	4651      	mov	r1, sl
 800655c:	00ca      	lsls	r2, r1, #3
 800655e:	4610      	mov	r0, r2
 8006560:	4619      	mov	r1, r3
 8006562:	4603      	mov	r3, r0
 8006564:	4642      	mov	r2, r8
 8006566:	189b      	adds	r3, r3, r2
 8006568:	66bb      	str	r3, [r7, #104]	@ 0x68
 800656a:	464b      	mov	r3, r9
 800656c:	460a      	mov	r2, r1
 800656e:	eb42 0303 	adc.w	r3, r2, r3
 8006572:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	663b      	str	r3, [r7, #96]	@ 0x60
 800657e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006580:	f04f 0200 	mov.w	r2, #0
 8006584:	f04f 0300 	mov.w	r3, #0
 8006588:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800658c:	4649      	mov	r1, r9
 800658e:	008b      	lsls	r3, r1, #2
 8006590:	4641      	mov	r1, r8
 8006592:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006596:	4641      	mov	r1, r8
 8006598:	008a      	lsls	r2, r1, #2
 800659a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800659e:	f7fa fb45 	bl	8000c2c <__aeabi_uldivmod>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	4b0d      	ldr	r3, [pc, #52]	@ (80065dc <UART_SetConfig+0x4e4>)
 80065a8:	fba3 1302 	umull	r1, r3, r3, r2
 80065ac:	095b      	lsrs	r3, r3, #5
 80065ae:	2164      	movs	r1, #100	@ 0x64
 80065b0:	fb01 f303 	mul.w	r3, r1, r3
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	011b      	lsls	r3, r3, #4
 80065b8:	3332      	adds	r3, #50	@ 0x32
 80065ba:	4a08      	ldr	r2, [pc, #32]	@ (80065dc <UART_SetConfig+0x4e4>)
 80065bc:	fba2 2303 	umull	r2, r3, r2, r3
 80065c0:	095b      	lsrs	r3, r3, #5
 80065c2:	f003 020f 	and.w	r2, r3, #15
 80065c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4422      	add	r2, r4
 80065ce:	609a      	str	r2, [r3, #8]
}
 80065d0:	bf00      	nop
 80065d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80065d6:	46bd      	mov	sp, r7
 80065d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065dc:	51eb851f 	.word	0x51eb851f

080065e0 <atof>:
 80065e0:	2100      	movs	r1, #0
 80065e2:	f000 bea9 	b.w	8007338 <strtod>
	...

080065e8 <std>:
 80065e8:	2300      	movs	r3, #0
 80065ea:	b510      	push	{r4, lr}
 80065ec:	4604      	mov	r4, r0
 80065ee:	e9c0 3300 	strd	r3, r3, [r0]
 80065f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065f6:	6083      	str	r3, [r0, #8]
 80065f8:	8181      	strh	r1, [r0, #12]
 80065fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80065fc:	81c2      	strh	r2, [r0, #14]
 80065fe:	6183      	str	r3, [r0, #24]
 8006600:	4619      	mov	r1, r3
 8006602:	2208      	movs	r2, #8
 8006604:	305c      	adds	r0, #92	@ 0x5c
 8006606:	f000 fec1 	bl	800738c <memset>
 800660a:	4b0d      	ldr	r3, [pc, #52]	@ (8006640 <std+0x58>)
 800660c:	6263      	str	r3, [r4, #36]	@ 0x24
 800660e:	4b0d      	ldr	r3, [pc, #52]	@ (8006644 <std+0x5c>)
 8006610:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006612:	4b0d      	ldr	r3, [pc, #52]	@ (8006648 <std+0x60>)
 8006614:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006616:	4b0d      	ldr	r3, [pc, #52]	@ (800664c <std+0x64>)
 8006618:	6323      	str	r3, [r4, #48]	@ 0x30
 800661a:	4b0d      	ldr	r3, [pc, #52]	@ (8006650 <std+0x68>)
 800661c:	6224      	str	r4, [r4, #32]
 800661e:	429c      	cmp	r4, r3
 8006620:	d006      	beq.n	8006630 <std+0x48>
 8006622:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006626:	4294      	cmp	r4, r2
 8006628:	d002      	beq.n	8006630 <std+0x48>
 800662a:	33d0      	adds	r3, #208	@ 0xd0
 800662c:	429c      	cmp	r4, r3
 800662e:	d105      	bne.n	800663c <std+0x54>
 8006630:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006638:	f000 befa 	b.w	8007430 <__retarget_lock_init_recursive>
 800663c:	bd10      	pop	{r4, pc}
 800663e:	bf00      	nop
 8006640:	08008709 	.word	0x08008709
 8006644:	0800872b 	.word	0x0800872b
 8006648:	08008763 	.word	0x08008763
 800664c:	08008787 	.word	0x08008787
 8006650:	200004f8 	.word	0x200004f8

08006654 <stdio_exit_handler>:
 8006654:	4a02      	ldr	r2, [pc, #8]	@ (8006660 <stdio_exit_handler+0xc>)
 8006656:	4903      	ldr	r1, [pc, #12]	@ (8006664 <stdio_exit_handler+0x10>)
 8006658:	4803      	ldr	r0, [pc, #12]	@ (8006668 <stdio_exit_handler+0x14>)
 800665a:	f000 be79 	b.w	8007350 <_fwalk_sglue>
 800665e:	bf00      	nop
 8006660:	2000003c 	.word	0x2000003c
 8006664:	08007d4d 	.word	0x08007d4d
 8006668:	200001b8 	.word	0x200001b8

0800666c <cleanup_stdio>:
 800666c:	6841      	ldr	r1, [r0, #4]
 800666e:	4b0c      	ldr	r3, [pc, #48]	@ (80066a0 <cleanup_stdio+0x34>)
 8006670:	4299      	cmp	r1, r3
 8006672:	b510      	push	{r4, lr}
 8006674:	4604      	mov	r4, r0
 8006676:	d001      	beq.n	800667c <cleanup_stdio+0x10>
 8006678:	f001 fb68 	bl	8007d4c <_fflush_r>
 800667c:	68a1      	ldr	r1, [r4, #8]
 800667e:	4b09      	ldr	r3, [pc, #36]	@ (80066a4 <cleanup_stdio+0x38>)
 8006680:	4299      	cmp	r1, r3
 8006682:	d002      	beq.n	800668a <cleanup_stdio+0x1e>
 8006684:	4620      	mov	r0, r4
 8006686:	f001 fb61 	bl	8007d4c <_fflush_r>
 800668a:	68e1      	ldr	r1, [r4, #12]
 800668c:	4b06      	ldr	r3, [pc, #24]	@ (80066a8 <cleanup_stdio+0x3c>)
 800668e:	4299      	cmp	r1, r3
 8006690:	d004      	beq.n	800669c <cleanup_stdio+0x30>
 8006692:	4620      	mov	r0, r4
 8006694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006698:	f001 bb58 	b.w	8007d4c <_fflush_r>
 800669c:	bd10      	pop	{r4, pc}
 800669e:	bf00      	nop
 80066a0:	200004f8 	.word	0x200004f8
 80066a4:	20000560 	.word	0x20000560
 80066a8:	200005c8 	.word	0x200005c8

080066ac <global_stdio_init.part.0>:
 80066ac:	b510      	push	{r4, lr}
 80066ae:	4b0b      	ldr	r3, [pc, #44]	@ (80066dc <global_stdio_init.part.0+0x30>)
 80066b0:	4c0b      	ldr	r4, [pc, #44]	@ (80066e0 <global_stdio_init.part.0+0x34>)
 80066b2:	4a0c      	ldr	r2, [pc, #48]	@ (80066e4 <global_stdio_init.part.0+0x38>)
 80066b4:	601a      	str	r2, [r3, #0]
 80066b6:	4620      	mov	r0, r4
 80066b8:	2200      	movs	r2, #0
 80066ba:	2104      	movs	r1, #4
 80066bc:	f7ff ff94 	bl	80065e8 <std>
 80066c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80066c4:	2201      	movs	r2, #1
 80066c6:	2109      	movs	r1, #9
 80066c8:	f7ff ff8e 	bl	80065e8 <std>
 80066cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80066d0:	2202      	movs	r2, #2
 80066d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066d6:	2112      	movs	r1, #18
 80066d8:	f7ff bf86 	b.w	80065e8 <std>
 80066dc:	20000630 	.word	0x20000630
 80066e0:	200004f8 	.word	0x200004f8
 80066e4:	08006655 	.word	0x08006655

080066e8 <__sfp_lock_acquire>:
 80066e8:	4801      	ldr	r0, [pc, #4]	@ (80066f0 <__sfp_lock_acquire+0x8>)
 80066ea:	f000 bea2 	b.w	8007432 <__retarget_lock_acquire_recursive>
 80066ee:	bf00      	nop
 80066f0:	20000635 	.word	0x20000635

080066f4 <__sfp_lock_release>:
 80066f4:	4801      	ldr	r0, [pc, #4]	@ (80066fc <__sfp_lock_release+0x8>)
 80066f6:	f000 be9d 	b.w	8007434 <__retarget_lock_release_recursive>
 80066fa:	bf00      	nop
 80066fc:	20000635 	.word	0x20000635

08006700 <__sinit>:
 8006700:	b510      	push	{r4, lr}
 8006702:	4604      	mov	r4, r0
 8006704:	f7ff fff0 	bl	80066e8 <__sfp_lock_acquire>
 8006708:	6a23      	ldr	r3, [r4, #32]
 800670a:	b11b      	cbz	r3, 8006714 <__sinit+0x14>
 800670c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006710:	f7ff bff0 	b.w	80066f4 <__sfp_lock_release>
 8006714:	4b04      	ldr	r3, [pc, #16]	@ (8006728 <__sinit+0x28>)
 8006716:	6223      	str	r3, [r4, #32]
 8006718:	4b04      	ldr	r3, [pc, #16]	@ (800672c <__sinit+0x2c>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d1f5      	bne.n	800670c <__sinit+0xc>
 8006720:	f7ff ffc4 	bl	80066ac <global_stdio_init.part.0>
 8006724:	e7f2      	b.n	800670c <__sinit+0xc>
 8006726:	bf00      	nop
 8006728:	0800666d 	.word	0x0800666d
 800672c:	20000630 	.word	0x20000630

08006730 <sulp>:
 8006730:	b570      	push	{r4, r5, r6, lr}
 8006732:	4604      	mov	r4, r0
 8006734:	460d      	mov	r5, r1
 8006736:	ec45 4b10 	vmov	d0, r4, r5
 800673a:	4616      	mov	r6, r2
 800673c:	f001 fea6 	bl	800848c <__ulp>
 8006740:	ec51 0b10 	vmov	r0, r1, d0
 8006744:	b17e      	cbz	r6, 8006766 <sulp+0x36>
 8006746:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800674a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800674e:	2b00      	cmp	r3, #0
 8006750:	dd09      	ble.n	8006766 <sulp+0x36>
 8006752:	051b      	lsls	r3, r3, #20
 8006754:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006758:	2400      	movs	r4, #0
 800675a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800675e:	4622      	mov	r2, r4
 8006760:	462b      	mov	r3, r5
 8006762:	f7f9 ff59 	bl	8000618 <__aeabi_dmul>
 8006766:	ec41 0b10 	vmov	d0, r0, r1
 800676a:	bd70      	pop	{r4, r5, r6, pc}
 800676c:	0000      	movs	r0, r0
	...

08006770 <_strtod_l>:
 8006770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006774:	b09f      	sub	sp, #124	@ 0x7c
 8006776:	460c      	mov	r4, r1
 8006778:	9217      	str	r2, [sp, #92]	@ 0x5c
 800677a:	2200      	movs	r2, #0
 800677c:	921a      	str	r2, [sp, #104]	@ 0x68
 800677e:	9005      	str	r0, [sp, #20]
 8006780:	f04f 0a00 	mov.w	sl, #0
 8006784:	f04f 0b00 	mov.w	fp, #0
 8006788:	460a      	mov	r2, r1
 800678a:	9219      	str	r2, [sp, #100]	@ 0x64
 800678c:	7811      	ldrb	r1, [r2, #0]
 800678e:	292b      	cmp	r1, #43	@ 0x2b
 8006790:	d04a      	beq.n	8006828 <_strtod_l+0xb8>
 8006792:	d838      	bhi.n	8006806 <_strtod_l+0x96>
 8006794:	290d      	cmp	r1, #13
 8006796:	d832      	bhi.n	80067fe <_strtod_l+0x8e>
 8006798:	2908      	cmp	r1, #8
 800679a:	d832      	bhi.n	8006802 <_strtod_l+0x92>
 800679c:	2900      	cmp	r1, #0
 800679e:	d03b      	beq.n	8006818 <_strtod_l+0xa8>
 80067a0:	2200      	movs	r2, #0
 80067a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80067a4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80067a6:	782a      	ldrb	r2, [r5, #0]
 80067a8:	2a30      	cmp	r2, #48	@ 0x30
 80067aa:	f040 80b2 	bne.w	8006912 <_strtod_l+0x1a2>
 80067ae:	786a      	ldrb	r2, [r5, #1]
 80067b0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80067b4:	2a58      	cmp	r2, #88	@ 0x58
 80067b6:	d16e      	bne.n	8006896 <_strtod_l+0x126>
 80067b8:	9302      	str	r3, [sp, #8]
 80067ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067bc:	9301      	str	r3, [sp, #4]
 80067be:	ab1a      	add	r3, sp, #104	@ 0x68
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	4a8f      	ldr	r2, [pc, #572]	@ (8006a00 <_strtod_l+0x290>)
 80067c4:	9805      	ldr	r0, [sp, #20]
 80067c6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80067c8:	a919      	add	r1, sp, #100	@ 0x64
 80067ca:	f000 feb5 	bl	8007538 <__gethex>
 80067ce:	f010 060f 	ands.w	r6, r0, #15
 80067d2:	4604      	mov	r4, r0
 80067d4:	d005      	beq.n	80067e2 <_strtod_l+0x72>
 80067d6:	2e06      	cmp	r6, #6
 80067d8:	d128      	bne.n	800682c <_strtod_l+0xbc>
 80067da:	3501      	adds	r5, #1
 80067dc:	2300      	movs	r3, #0
 80067de:	9519      	str	r5, [sp, #100]	@ 0x64
 80067e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80067e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f040 858e 	bne.w	8007306 <_strtod_l+0xb96>
 80067ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067ec:	b1cb      	cbz	r3, 8006822 <_strtod_l+0xb2>
 80067ee:	4652      	mov	r2, sl
 80067f0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80067f4:	ec43 2b10 	vmov	d0, r2, r3
 80067f8:	b01f      	add	sp, #124	@ 0x7c
 80067fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fe:	2920      	cmp	r1, #32
 8006800:	d1ce      	bne.n	80067a0 <_strtod_l+0x30>
 8006802:	3201      	adds	r2, #1
 8006804:	e7c1      	b.n	800678a <_strtod_l+0x1a>
 8006806:	292d      	cmp	r1, #45	@ 0x2d
 8006808:	d1ca      	bne.n	80067a0 <_strtod_l+0x30>
 800680a:	2101      	movs	r1, #1
 800680c:	910e      	str	r1, [sp, #56]	@ 0x38
 800680e:	1c51      	adds	r1, r2, #1
 8006810:	9119      	str	r1, [sp, #100]	@ 0x64
 8006812:	7852      	ldrb	r2, [r2, #1]
 8006814:	2a00      	cmp	r2, #0
 8006816:	d1c5      	bne.n	80067a4 <_strtod_l+0x34>
 8006818:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800681a:	9419      	str	r4, [sp, #100]	@ 0x64
 800681c:	2b00      	cmp	r3, #0
 800681e:	f040 8570 	bne.w	8007302 <_strtod_l+0xb92>
 8006822:	4652      	mov	r2, sl
 8006824:	465b      	mov	r3, fp
 8006826:	e7e5      	b.n	80067f4 <_strtod_l+0x84>
 8006828:	2100      	movs	r1, #0
 800682a:	e7ef      	b.n	800680c <_strtod_l+0x9c>
 800682c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800682e:	b13a      	cbz	r2, 8006840 <_strtod_l+0xd0>
 8006830:	2135      	movs	r1, #53	@ 0x35
 8006832:	a81c      	add	r0, sp, #112	@ 0x70
 8006834:	f001 ff24 	bl	8008680 <__copybits>
 8006838:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800683a:	9805      	ldr	r0, [sp, #20]
 800683c:	f001 fafa 	bl	8007e34 <_Bfree>
 8006840:	3e01      	subs	r6, #1
 8006842:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006844:	2e04      	cmp	r6, #4
 8006846:	d806      	bhi.n	8006856 <_strtod_l+0xe6>
 8006848:	e8df f006 	tbb	[pc, r6]
 800684c:	201d0314 	.word	0x201d0314
 8006850:	14          	.byte	0x14
 8006851:	00          	.byte	0x00
 8006852:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006856:	05e1      	lsls	r1, r4, #23
 8006858:	bf48      	it	mi
 800685a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800685e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006862:	0d1b      	lsrs	r3, r3, #20
 8006864:	051b      	lsls	r3, r3, #20
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1bb      	bne.n	80067e2 <_strtod_l+0x72>
 800686a:	f000 fdb7 	bl	80073dc <__errno>
 800686e:	2322      	movs	r3, #34	@ 0x22
 8006870:	6003      	str	r3, [r0, #0]
 8006872:	e7b6      	b.n	80067e2 <_strtod_l+0x72>
 8006874:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006878:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800687c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006880:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006884:	e7e7      	b.n	8006856 <_strtod_l+0xe6>
 8006886:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006a08 <_strtod_l+0x298>
 800688a:	e7e4      	b.n	8006856 <_strtod_l+0xe6>
 800688c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006890:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006894:	e7df      	b.n	8006856 <_strtod_l+0xe6>
 8006896:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006898:	1c5a      	adds	r2, r3, #1
 800689a:	9219      	str	r2, [sp, #100]	@ 0x64
 800689c:	785b      	ldrb	r3, [r3, #1]
 800689e:	2b30      	cmp	r3, #48	@ 0x30
 80068a0:	d0f9      	beq.n	8006896 <_strtod_l+0x126>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d09d      	beq.n	80067e2 <_strtod_l+0x72>
 80068a6:	2301      	movs	r3, #1
 80068a8:	2700      	movs	r7, #0
 80068aa:	9308      	str	r3, [sp, #32]
 80068ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80068ae:	930c      	str	r3, [sp, #48]	@ 0x30
 80068b0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80068b2:	46b9      	mov	r9, r7
 80068b4:	220a      	movs	r2, #10
 80068b6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80068b8:	7805      	ldrb	r5, [r0, #0]
 80068ba:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80068be:	b2d9      	uxtb	r1, r3
 80068c0:	2909      	cmp	r1, #9
 80068c2:	d928      	bls.n	8006916 <_strtod_l+0x1a6>
 80068c4:	494f      	ldr	r1, [pc, #316]	@ (8006a04 <_strtod_l+0x294>)
 80068c6:	2201      	movs	r2, #1
 80068c8:	f000 fd75 	bl	80073b6 <strncmp>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	d032      	beq.n	8006936 <_strtod_l+0x1c6>
 80068d0:	2000      	movs	r0, #0
 80068d2:	462a      	mov	r2, r5
 80068d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80068d6:	464d      	mov	r5, r9
 80068d8:	4603      	mov	r3, r0
 80068da:	2a65      	cmp	r2, #101	@ 0x65
 80068dc:	d001      	beq.n	80068e2 <_strtod_l+0x172>
 80068de:	2a45      	cmp	r2, #69	@ 0x45
 80068e0:	d114      	bne.n	800690c <_strtod_l+0x19c>
 80068e2:	b91d      	cbnz	r5, 80068ec <_strtod_l+0x17c>
 80068e4:	9a08      	ldr	r2, [sp, #32]
 80068e6:	4302      	orrs	r2, r0
 80068e8:	d096      	beq.n	8006818 <_strtod_l+0xa8>
 80068ea:	2500      	movs	r5, #0
 80068ec:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80068ee:	1c62      	adds	r2, r4, #1
 80068f0:	9219      	str	r2, [sp, #100]	@ 0x64
 80068f2:	7862      	ldrb	r2, [r4, #1]
 80068f4:	2a2b      	cmp	r2, #43	@ 0x2b
 80068f6:	d07a      	beq.n	80069ee <_strtod_l+0x27e>
 80068f8:	2a2d      	cmp	r2, #45	@ 0x2d
 80068fa:	d07e      	beq.n	80069fa <_strtod_l+0x28a>
 80068fc:	f04f 0c00 	mov.w	ip, #0
 8006900:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006904:	2909      	cmp	r1, #9
 8006906:	f240 8085 	bls.w	8006a14 <_strtod_l+0x2a4>
 800690a:	9419      	str	r4, [sp, #100]	@ 0x64
 800690c:	f04f 0800 	mov.w	r8, #0
 8006910:	e0a5      	b.n	8006a5e <_strtod_l+0x2ee>
 8006912:	2300      	movs	r3, #0
 8006914:	e7c8      	b.n	80068a8 <_strtod_l+0x138>
 8006916:	f1b9 0f08 	cmp.w	r9, #8
 800691a:	bfd8      	it	le
 800691c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800691e:	f100 0001 	add.w	r0, r0, #1
 8006922:	bfda      	itte	le
 8006924:	fb02 3301 	mlale	r3, r2, r1, r3
 8006928:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800692a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800692e:	f109 0901 	add.w	r9, r9, #1
 8006932:	9019      	str	r0, [sp, #100]	@ 0x64
 8006934:	e7bf      	b.n	80068b6 <_strtod_l+0x146>
 8006936:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	9219      	str	r2, [sp, #100]	@ 0x64
 800693c:	785a      	ldrb	r2, [r3, #1]
 800693e:	f1b9 0f00 	cmp.w	r9, #0
 8006942:	d03b      	beq.n	80069bc <_strtod_l+0x24c>
 8006944:	900a      	str	r0, [sp, #40]	@ 0x28
 8006946:	464d      	mov	r5, r9
 8006948:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800694c:	2b09      	cmp	r3, #9
 800694e:	d912      	bls.n	8006976 <_strtod_l+0x206>
 8006950:	2301      	movs	r3, #1
 8006952:	e7c2      	b.n	80068da <_strtod_l+0x16a>
 8006954:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006956:	1c5a      	adds	r2, r3, #1
 8006958:	9219      	str	r2, [sp, #100]	@ 0x64
 800695a:	785a      	ldrb	r2, [r3, #1]
 800695c:	3001      	adds	r0, #1
 800695e:	2a30      	cmp	r2, #48	@ 0x30
 8006960:	d0f8      	beq.n	8006954 <_strtod_l+0x1e4>
 8006962:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006966:	2b08      	cmp	r3, #8
 8006968:	f200 84d2 	bhi.w	8007310 <_strtod_l+0xba0>
 800696c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800696e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006970:	2000      	movs	r0, #0
 8006972:	930c      	str	r3, [sp, #48]	@ 0x30
 8006974:	4605      	mov	r5, r0
 8006976:	3a30      	subs	r2, #48	@ 0x30
 8006978:	f100 0301 	add.w	r3, r0, #1
 800697c:	d018      	beq.n	80069b0 <_strtod_l+0x240>
 800697e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006980:	4419      	add	r1, r3
 8006982:	910a      	str	r1, [sp, #40]	@ 0x28
 8006984:	462e      	mov	r6, r5
 8006986:	f04f 0e0a 	mov.w	lr, #10
 800698a:	1c71      	adds	r1, r6, #1
 800698c:	eba1 0c05 	sub.w	ip, r1, r5
 8006990:	4563      	cmp	r3, ip
 8006992:	dc15      	bgt.n	80069c0 <_strtod_l+0x250>
 8006994:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006998:	182b      	adds	r3, r5, r0
 800699a:	2b08      	cmp	r3, #8
 800699c:	f105 0501 	add.w	r5, r5, #1
 80069a0:	4405      	add	r5, r0
 80069a2:	dc1a      	bgt.n	80069da <_strtod_l+0x26a>
 80069a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069a6:	230a      	movs	r3, #10
 80069a8:	fb03 2301 	mla	r3, r3, r1, r2
 80069ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069ae:	2300      	movs	r3, #0
 80069b0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80069b2:	1c51      	adds	r1, r2, #1
 80069b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80069b6:	7852      	ldrb	r2, [r2, #1]
 80069b8:	4618      	mov	r0, r3
 80069ba:	e7c5      	b.n	8006948 <_strtod_l+0x1d8>
 80069bc:	4648      	mov	r0, r9
 80069be:	e7ce      	b.n	800695e <_strtod_l+0x1ee>
 80069c0:	2e08      	cmp	r6, #8
 80069c2:	dc05      	bgt.n	80069d0 <_strtod_l+0x260>
 80069c4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80069c6:	fb0e f606 	mul.w	r6, lr, r6
 80069ca:	960b      	str	r6, [sp, #44]	@ 0x2c
 80069cc:	460e      	mov	r6, r1
 80069ce:	e7dc      	b.n	800698a <_strtod_l+0x21a>
 80069d0:	2910      	cmp	r1, #16
 80069d2:	bfd8      	it	le
 80069d4:	fb0e f707 	mulle.w	r7, lr, r7
 80069d8:	e7f8      	b.n	80069cc <_strtod_l+0x25c>
 80069da:	2b0f      	cmp	r3, #15
 80069dc:	bfdc      	itt	le
 80069de:	230a      	movle	r3, #10
 80069e0:	fb03 2707 	mlale	r7, r3, r7, r2
 80069e4:	e7e3      	b.n	80069ae <_strtod_l+0x23e>
 80069e6:	2300      	movs	r3, #0
 80069e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80069ea:	2301      	movs	r3, #1
 80069ec:	e77a      	b.n	80068e4 <_strtod_l+0x174>
 80069ee:	f04f 0c00 	mov.w	ip, #0
 80069f2:	1ca2      	adds	r2, r4, #2
 80069f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80069f6:	78a2      	ldrb	r2, [r4, #2]
 80069f8:	e782      	b.n	8006900 <_strtod_l+0x190>
 80069fa:	f04f 0c01 	mov.w	ip, #1
 80069fe:	e7f8      	b.n	80069f2 <_strtod_l+0x282>
 8006a00:	080093a8 	.word	0x080093a8
 8006a04:	0800922c 	.word	0x0800922c
 8006a08:	7ff00000 	.word	0x7ff00000
 8006a0c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006a0e:	1c51      	adds	r1, r2, #1
 8006a10:	9119      	str	r1, [sp, #100]	@ 0x64
 8006a12:	7852      	ldrb	r2, [r2, #1]
 8006a14:	2a30      	cmp	r2, #48	@ 0x30
 8006a16:	d0f9      	beq.n	8006a0c <_strtod_l+0x29c>
 8006a18:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006a1c:	2908      	cmp	r1, #8
 8006a1e:	f63f af75 	bhi.w	800690c <_strtod_l+0x19c>
 8006a22:	3a30      	subs	r2, #48	@ 0x30
 8006a24:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a26:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006a28:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006a2a:	f04f 080a 	mov.w	r8, #10
 8006a2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006a30:	1c56      	adds	r6, r2, #1
 8006a32:	9619      	str	r6, [sp, #100]	@ 0x64
 8006a34:	7852      	ldrb	r2, [r2, #1]
 8006a36:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006a3a:	f1be 0f09 	cmp.w	lr, #9
 8006a3e:	d939      	bls.n	8006ab4 <_strtod_l+0x344>
 8006a40:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006a42:	1a76      	subs	r6, r6, r1
 8006a44:	2e08      	cmp	r6, #8
 8006a46:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006a4a:	dc03      	bgt.n	8006a54 <_strtod_l+0x2e4>
 8006a4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a4e:	4588      	cmp	r8, r1
 8006a50:	bfa8      	it	ge
 8006a52:	4688      	movge	r8, r1
 8006a54:	f1bc 0f00 	cmp.w	ip, #0
 8006a58:	d001      	beq.n	8006a5e <_strtod_l+0x2ee>
 8006a5a:	f1c8 0800 	rsb	r8, r8, #0
 8006a5e:	2d00      	cmp	r5, #0
 8006a60:	d14e      	bne.n	8006b00 <_strtod_l+0x390>
 8006a62:	9908      	ldr	r1, [sp, #32]
 8006a64:	4308      	orrs	r0, r1
 8006a66:	f47f aebc 	bne.w	80067e2 <_strtod_l+0x72>
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f47f aed4 	bne.w	8006818 <_strtod_l+0xa8>
 8006a70:	2a69      	cmp	r2, #105	@ 0x69
 8006a72:	d028      	beq.n	8006ac6 <_strtod_l+0x356>
 8006a74:	dc25      	bgt.n	8006ac2 <_strtod_l+0x352>
 8006a76:	2a49      	cmp	r2, #73	@ 0x49
 8006a78:	d025      	beq.n	8006ac6 <_strtod_l+0x356>
 8006a7a:	2a4e      	cmp	r2, #78	@ 0x4e
 8006a7c:	f47f aecc 	bne.w	8006818 <_strtod_l+0xa8>
 8006a80:	499a      	ldr	r1, [pc, #616]	@ (8006cec <_strtod_l+0x57c>)
 8006a82:	a819      	add	r0, sp, #100	@ 0x64
 8006a84:	f000 ff7a 	bl	800797c <__match>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	f43f aec5 	beq.w	8006818 <_strtod_l+0xa8>
 8006a8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	2b28      	cmp	r3, #40	@ 0x28
 8006a94:	d12e      	bne.n	8006af4 <_strtod_l+0x384>
 8006a96:	4996      	ldr	r1, [pc, #600]	@ (8006cf0 <_strtod_l+0x580>)
 8006a98:	aa1c      	add	r2, sp, #112	@ 0x70
 8006a9a:	a819      	add	r0, sp, #100	@ 0x64
 8006a9c:	f000 ff82 	bl	80079a4 <__hexnan>
 8006aa0:	2805      	cmp	r0, #5
 8006aa2:	d127      	bne.n	8006af4 <_strtod_l+0x384>
 8006aa4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006aa6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006aaa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006aae:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006ab2:	e696      	b.n	80067e2 <_strtod_l+0x72>
 8006ab4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ab6:	fb08 2101 	mla	r1, r8, r1, r2
 8006aba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006abe:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ac0:	e7b5      	b.n	8006a2e <_strtod_l+0x2be>
 8006ac2:	2a6e      	cmp	r2, #110	@ 0x6e
 8006ac4:	e7da      	b.n	8006a7c <_strtod_l+0x30c>
 8006ac6:	498b      	ldr	r1, [pc, #556]	@ (8006cf4 <_strtod_l+0x584>)
 8006ac8:	a819      	add	r0, sp, #100	@ 0x64
 8006aca:	f000 ff57 	bl	800797c <__match>
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	f43f aea2 	beq.w	8006818 <_strtod_l+0xa8>
 8006ad4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ad6:	4988      	ldr	r1, [pc, #544]	@ (8006cf8 <_strtod_l+0x588>)
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	a819      	add	r0, sp, #100	@ 0x64
 8006adc:	9319      	str	r3, [sp, #100]	@ 0x64
 8006ade:	f000 ff4d 	bl	800797c <__match>
 8006ae2:	b910      	cbnz	r0, 8006aea <_strtod_l+0x37a>
 8006ae4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	9319      	str	r3, [sp, #100]	@ 0x64
 8006aea:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006d08 <_strtod_l+0x598>
 8006aee:	f04f 0a00 	mov.w	sl, #0
 8006af2:	e676      	b.n	80067e2 <_strtod_l+0x72>
 8006af4:	4881      	ldr	r0, [pc, #516]	@ (8006cfc <_strtod_l+0x58c>)
 8006af6:	f000 fcaf 	bl	8007458 <nan>
 8006afa:	ec5b ab10 	vmov	sl, fp, d0
 8006afe:	e670      	b.n	80067e2 <_strtod_l+0x72>
 8006b00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b02:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006b04:	eba8 0303 	sub.w	r3, r8, r3
 8006b08:	f1b9 0f00 	cmp.w	r9, #0
 8006b0c:	bf08      	it	eq
 8006b0e:	46a9      	moveq	r9, r5
 8006b10:	2d10      	cmp	r5, #16
 8006b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b14:	462c      	mov	r4, r5
 8006b16:	bfa8      	it	ge
 8006b18:	2410      	movge	r4, #16
 8006b1a:	f7f9 fd03 	bl	8000524 <__aeabi_ui2d>
 8006b1e:	2d09      	cmp	r5, #9
 8006b20:	4682      	mov	sl, r0
 8006b22:	468b      	mov	fp, r1
 8006b24:	dc13      	bgt.n	8006b4e <_strtod_l+0x3de>
 8006b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f43f ae5a 	beq.w	80067e2 <_strtod_l+0x72>
 8006b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b30:	dd78      	ble.n	8006c24 <_strtod_l+0x4b4>
 8006b32:	2b16      	cmp	r3, #22
 8006b34:	dc5f      	bgt.n	8006bf6 <_strtod_l+0x486>
 8006b36:	4972      	ldr	r1, [pc, #456]	@ (8006d00 <_strtod_l+0x590>)
 8006b38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006b3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b40:	4652      	mov	r2, sl
 8006b42:	465b      	mov	r3, fp
 8006b44:	f7f9 fd68 	bl	8000618 <__aeabi_dmul>
 8006b48:	4682      	mov	sl, r0
 8006b4a:	468b      	mov	fp, r1
 8006b4c:	e649      	b.n	80067e2 <_strtod_l+0x72>
 8006b4e:	4b6c      	ldr	r3, [pc, #432]	@ (8006d00 <_strtod_l+0x590>)
 8006b50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006b58:	f7f9 fd5e 	bl	8000618 <__aeabi_dmul>
 8006b5c:	4682      	mov	sl, r0
 8006b5e:	4638      	mov	r0, r7
 8006b60:	468b      	mov	fp, r1
 8006b62:	f7f9 fcdf 	bl	8000524 <__aeabi_ui2d>
 8006b66:	4602      	mov	r2, r0
 8006b68:	460b      	mov	r3, r1
 8006b6a:	4650      	mov	r0, sl
 8006b6c:	4659      	mov	r1, fp
 8006b6e:	f7f9 fb9d 	bl	80002ac <__adddf3>
 8006b72:	2d0f      	cmp	r5, #15
 8006b74:	4682      	mov	sl, r0
 8006b76:	468b      	mov	fp, r1
 8006b78:	ddd5      	ble.n	8006b26 <_strtod_l+0x3b6>
 8006b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b7c:	1b2c      	subs	r4, r5, r4
 8006b7e:	441c      	add	r4, r3
 8006b80:	2c00      	cmp	r4, #0
 8006b82:	f340 8093 	ble.w	8006cac <_strtod_l+0x53c>
 8006b86:	f014 030f 	ands.w	r3, r4, #15
 8006b8a:	d00a      	beq.n	8006ba2 <_strtod_l+0x432>
 8006b8c:	495c      	ldr	r1, [pc, #368]	@ (8006d00 <_strtod_l+0x590>)
 8006b8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006b92:	4652      	mov	r2, sl
 8006b94:	465b      	mov	r3, fp
 8006b96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b9a:	f7f9 fd3d 	bl	8000618 <__aeabi_dmul>
 8006b9e:	4682      	mov	sl, r0
 8006ba0:	468b      	mov	fp, r1
 8006ba2:	f034 040f 	bics.w	r4, r4, #15
 8006ba6:	d073      	beq.n	8006c90 <_strtod_l+0x520>
 8006ba8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006bac:	dd49      	ble.n	8006c42 <_strtod_l+0x4d2>
 8006bae:	2400      	movs	r4, #0
 8006bb0:	46a0      	mov	r8, r4
 8006bb2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006bb4:	46a1      	mov	r9, r4
 8006bb6:	9a05      	ldr	r2, [sp, #20]
 8006bb8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006d08 <_strtod_l+0x598>
 8006bbc:	2322      	movs	r3, #34	@ 0x22
 8006bbe:	6013      	str	r3, [r2, #0]
 8006bc0:	f04f 0a00 	mov.w	sl, #0
 8006bc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f43f ae0b 	beq.w	80067e2 <_strtod_l+0x72>
 8006bcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006bce:	9805      	ldr	r0, [sp, #20]
 8006bd0:	f001 f930 	bl	8007e34 <_Bfree>
 8006bd4:	9805      	ldr	r0, [sp, #20]
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	f001 f92c 	bl	8007e34 <_Bfree>
 8006bdc:	9805      	ldr	r0, [sp, #20]
 8006bde:	4641      	mov	r1, r8
 8006be0:	f001 f928 	bl	8007e34 <_Bfree>
 8006be4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006be6:	9805      	ldr	r0, [sp, #20]
 8006be8:	f001 f924 	bl	8007e34 <_Bfree>
 8006bec:	9805      	ldr	r0, [sp, #20]
 8006bee:	4621      	mov	r1, r4
 8006bf0:	f001 f920 	bl	8007e34 <_Bfree>
 8006bf4:	e5f5      	b.n	80067e2 <_strtod_l+0x72>
 8006bf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bf8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	dbbc      	blt.n	8006b7a <_strtod_l+0x40a>
 8006c00:	4c3f      	ldr	r4, [pc, #252]	@ (8006d00 <_strtod_l+0x590>)
 8006c02:	f1c5 050f 	rsb	r5, r5, #15
 8006c06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006c0a:	4652      	mov	r2, sl
 8006c0c:	465b      	mov	r3, fp
 8006c0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c12:	f7f9 fd01 	bl	8000618 <__aeabi_dmul>
 8006c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c18:	1b5d      	subs	r5, r3, r5
 8006c1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006c1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006c22:	e78f      	b.n	8006b44 <_strtod_l+0x3d4>
 8006c24:	3316      	adds	r3, #22
 8006c26:	dba8      	blt.n	8006b7a <_strtod_l+0x40a>
 8006c28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c2a:	eba3 0808 	sub.w	r8, r3, r8
 8006c2e:	4b34      	ldr	r3, [pc, #208]	@ (8006d00 <_strtod_l+0x590>)
 8006c30:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006c34:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006c38:	4650      	mov	r0, sl
 8006c3a:	4659      	mov	r1, fp
 8006c3c:	f7f9 fe16 	bl	800086c <__aeabi_ddiv>
 8006c40:	e782      	b.n	8006b48 <_strtod_l+0x3d8>
 8006c42:	2300      	movs	r3, #0
 8006c44:	4f2f      	ldr	r7, [pc, #188]	@ (8006d04 <_strtod_l+0x594>)
 8006c46:	1124      	asrs	r4, r4, #4
 8006c48:	4650      	mov	r0, sl
 8006c4a:	4659      	mov	r1, fp
 8006c4c:	461e      	mov	r6, r3
 8006c4e:	2c01      	cmp	r4, #1
 8006c50:	dc21      	bgt.n	8006c96 <_strtod_l+0x526>
 8006c52:	b10b      	cbz	r3, 8006c58 <_strtod_l+0x4e8>
 8006c54:	4682      	mov	sl, r0
 8006c56:	468b      	mov	fp, r1
 8006c58:	492a      	ldr	r1, [pc, #168]	@ (8006d04 <_strtod_l+0x594>)
 8006c5a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006c5e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006c62:	4652      	mov	r2, sl
 8006c64:	465b      	mov	r3, fp
 8006c66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c6a:	f7f9 fcd5 	bl	8000618 <__aeabi_dmul>
 8006c6e:	4b26      	ldr	r3, [pc, #152]	@ (8006d08 <_strtod_l+0x598>)
 8006c70:	460a      	mov	r2, r1
 8006c72:	400b      	ands	r3, r1
 8006c74:	4925      	ldr	r1, [pc, #148]	@ (8006d0c <_strtod_l+0x59c>)
 8006c76:	428b      	cmp	r3, r1
 8006c78:	4682      	mov	sl, r0
 8006c7a:	d898      	bhi.n	8006bae <_strtod_l+0x43e>
 8006c7c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006c80:	428b      	cmp	r3, r1
 8006c82:	bf86      	itte	hi
 8006c84:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006d10 <_strtod_l+0x5a0>
 8006c88:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006c8c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006c90:	2300      	movs	r3, #0
 8006c92:	9308      	str	r3, [sp, #32]
 8006c94:	e076      	b.n	8006d84 <_strtod_l+0x614>
 8006c96:	07e2      	lsls	r2, r4, #31
 8006c98:	d504      	bpl.n	8006ca4 <_strtod_l+0x534>
 8006c9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c9e:	f7f9 fcbb 	bl	8000618 <__aeabi_dmul>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	3601      	adds	r6, #1
 8006ca6:	1064      	asrs	r4, r4, #1
 8006ca8:	3708      	adds	r7, #8
 8006caa:	e7d0      	b.n	8006c4e <_strtod_l+0x4de>
 8006cac:	d0f0      	beq.n	8006c90 <_strtod_l+0x520>
 8006cae:	4264      	negs	r4, r4
 8006cb0:	f014 020f 	ands.w	r2, r4, #15
 8006cb4:	d00a      	beq.n	8006ccc <_strtod_l+0x55c>
 8006cb6:	4b12      	ldr	r3, [pc, #72]	@ (8006d00 <_strtod_l+0x590>)
 8006cb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cbc:	4650      	mov	r0, sl
 8006cbe:	4659      	mov	r1, fp
 8006cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc4:	f7f9 fdd2 	bl	800086c <__aeabi_ddiv>
 8006cc8:	4682      	mov	sl, r0
 8006cca:	468b      	mov	fp, r1
 8006ccc:	1124      	asrs	r4, r4, #4
 8006cce:	d0df      	beq.n	8006c90 <_strtod_l+0x520>
 8006cd0:	2c1f      	cmp	r4, #31
 8006cd2:	dd1f      	ble.n	8006d14 <_strtod_l+0x5a4>
 8006cd4:	2400      	movs	r4, #0
 8006cd6:	46a0      	mov	r8, r4
 8006cd8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006cda:	46a1      	mov	r9, r4
 8006cdc:	9a05      	ldr	r2, [sp, #20]
 8006cde:	2322      	movs	r3, #34	@ 0x22
 8006ce0:	f04f 0a00 	mov.w	sl, #0
 8006ce4:	f04f 0b00 	mov.w	fp, #0
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	e76b      	b.n	8006bc4 <_strtod_l+0x454>
 8006cec:	08009237 	.word	0x08009237
 8006cf0:	08009394 	.word	0x08009394
 8006cf4:	0800922e 	.word	0x0800922e
 8006cf8:	08009231 	.word	0x08009231
 8006cfc:	0800935e 	.word	0x0800935e
 8006d00:	08009520 	.word	0x08009520
 8006d04:	080094f8 	.word	0x080094f8
 8006d08:	7ff00000 	.word	0x7ff00000
 8006d0c:	7ca00000 	.word	0x7ca00000
 8006d10:	7fefffff 	.word	0x7fefffff
 8006d14:	f014 0310 	ands.w	r3, r4, #16
 8006d18:	bf18      	it	ne
 8006d1a:	236a      	movne	r3, #106	@ 0x6a
 8006d1c:	4ea9      	ldr	r6, [pc, #676]	@ (8006fc4 <_strtod_l+0x854>)
 8006d1e:	9308      	str	r3, [sp, #32]
 8006d20:	4650      	mov	r0, sl
 8006d22:	4659      	mov	r1, fp
 8006d24:	2300      	movs	r3, #0
 8006d26:	07e7      	lsls	r7, r4, #31
 8006d28:	d504      	bpl.n	8006d34 <_strtod_l+0x5c4>
 8006d2a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d2e:	f7f9 fc73 	bl	8000618 <__aeabi_dmul>
 8006d32:	2301      	movs	r3, #1
 8006d34:	1064      	asrs	r4, r4, #1
 8006d36:	f106 0608 	add.w	r6, r6, #8
 8006d3a:	d1f4      	bne.n	8006d26 <_strtod_l+0x5b6>
 8006d3c:	b10b      	cbz	r3, 8006d42 <_strtod_l+0x5d2>
 8006d3e:	4682      	mov	sl, r0
 8006d40:	468b      	mov	fp, r1
 8006d42:	9b08      	ldr	r3, [sp, #32]
 8006d44:	b1b3      	cbz	r3, 8006d74 <_strtod_l+0x604>
 8006d46:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006d4a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	4659      	mov	r1, fp
 8006d52:	dd0f      	ble.n	8006d74 <_strtod_l+0x604>
 8006d54:	2b1f      	cmp	r3, #31
 8006d56:	dd56      	ble.n	8006e06 <_strtod_l+0x696>
 8006d58:	2b34      	cmp	r3, #52	@ 0x34
 8006d5a:	bfde      	ittt	le
 8006d5c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006d60:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006d64:	4093      	lslle	r3, r2
 8006d66:	f04f 0a00 	mov.w	sl, #0
 8006d6a:	bfcc      	ite	gt
 8006d6c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006d70:	ea03 0b01 	andle.w	fp, r3, r1
 8006d74:	2200      	movs	r2, #0
 8006d76:	2300      	movs	r3, #0
 8006d78:	4650      	mov	r0, sl
 8006d7a:	4659      	mov	r1, fp
 8006d7c:	f7f9 feb4 	bl	8000ae8 <__aeabi_dcmpeq>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d1a7      	bne.n	8006cd4 <_strtod_l+0x564>
 8006d84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d86:	9300      	str	r3, [sp, #0]
 8006d88:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006d8a:	9805      	ldr	r0, [sp, #20]
 8006d8c:	462b      	mov	r3, r5
 8006d8e:	464a      	mov	r2, r9
 8006d90:	f001 f8b8 	bl	8007f04 <__s2b>
 8006d94:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006d96:	2800      	cmp	r0, #0
 8006d98:	f43f af09 	beq.w	8006bae <_strtod_l+0x43e>
 8006d9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006da0:	2a00      	cmp	r2, #0
 8006da2:	eba3 0308 	sub.w	r3, r3, r8
 8006da6:	bfa8      	it	ge
 8006da8:	2300      	movge	r3, #0
 8006daa:	9312      	str	r3, [sp, #72]	@ 0x48
 8006dac:	2400      	movs	r4, #0
 8006dae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006db2:	9316      	str	r3, [sp, #88]	@ 0x58
 8006db4:	46a0      	mov	r8, r4
 8006db6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006db8:	9805      	ldr	r0, [sp, #20]
 8006dba:	6859      	ldr	r1, [r3, #4]
 8006dbc:	f000 fffa 	bl	8007db4 <_Balloc>
 8006dc0:	4681      	mov	r9, r0
 8006dc2:	2800      	cmp	r0, #0
 8006dc4:	f43f aef7 	beq.w	8006bb6 <_strtod_l+0x446>
 8006dc8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dca:	691a      	ldr	r2, [r3, #16]
 8006dcc:	3202      	adds	r2, #2
 8006dce:	f103 010c 	add.w	r1, r3, #12
 8006dd2:	0092      	lsls	r2, r2, #2
 8006dd4:	300c      	adds	r0, #12
 8006dd6:	f000 fb2e 	bl	8007436 <memcpy>
 8006dda:	ec4b ab10 	vmov	d0, sl, fp
 8006dde:	9805      	ldr	r0, [sp, #20]
 8006de0:	aa1c      	add	r2, sp, #112	@ 0x70
 8006de2:	a91b      	add	r1, sp, #108	@ 0x6c
 8006de4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006de8:	f001 fbc0 	bl	800856c <__d2b>
 8006dec:	901a      	str	r0, [sp, #104]	@ 0x68
 8006dee:	2800      	cmp	r0, #0
 8006df0:	f43f aee1 	beq.w	8006bb6 <_strtod_l+0x446>
 8006df4:	9805      	ldr	r0, [sp, #20]
 8006df6:	2101      	movs	r1, #1
 8006df8:	f001 f91a 	bl	8008030 <__i2b>
 8006dfc:	4680      	mov	r8, r0
 8006dfe:	b948      	cbnz	r0, 8006e14 <_strtod_l+0x6a4>
 8006e00:	f04f 0800 	mov.w	r8, #0
 8006e04:	e6d7      	b.n	8006bb6 <_strtod_l+0x446>
 8006e06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0e:	ea03 0a0a 	and.w	sl, r3, sl
 8006e12:	e7af      	b.n	8006d74 <_strtod_l+0x604>
 8006e14:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006e16:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006e18:	2d00      	cmp	r5, #0
 8006e1a:	bfab      	itete	ge
 8006e1c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006e1e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006e20:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006e22:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006e24:	bfac      	ite	ge
 8006e26:	18ef      	addge	r7, r5, r3
 8006e28:	1b5e      	sublt	r6, r3, r5
 8006e2a:	9b08      	ldr	r3, [sp, #32]
 8006e2c:	1aed      	subs	r5, r5, r3
 8006e2e:	4415      	add	r5, r2
 8006e30:	4b65      	ldr	r3, [pc, #404]	@ (8006fc8 <_strtod_l+0x858>)
 8006e32:	3d01      	subs	r5, #1
 8006e34:	429d      	cmp	r5, r3
 8006e36:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006e3a:	da50      	bge.n	8006ede <_strtod_l+0x76e>
 8006e3c:	1b5b      	subs	r3, r3, r5
 8006e3e:	2b1f      	cmp	r3, #31
 8006e40:	eba2 0203 	sub.w	r2, r2, r3
 8006e44:	f04f 0101 	mov.w	r1, #1
 8006e48:	dc3d      	bgt.n	8006ec6 <_strtod_l+0x756>
 8006e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e4e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e50:	2300      	movs	r3, #0
 8006e52:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e54:	18bd      	adds	r5, r7, r2
 8006e56:	9b08      	ldr	r3, [sp, #32]
 8006e58:	42af      	cmp	r7, r5
 8006e5a:	4416      	add	r6, r2
 8006e5c:	441e      	add	r6, r3
 8006e5e:	463b      	mov	r3, r7
 8006e60:	bfa8      	it	ge
 8006e62:	462b      	movge	r3, r5
 8006e64:	42b3      	cmp	r3, r6
 8006e66:	bfa8      	it	ge
 8006e68:	4633      	movge	r3, r6
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	bfc2      	ittt	gt
 8006e6e:	1aed      	subgt	r5, r5, r3
 8006e70:	1af6      	subgt	r6, r6, r3
 8006e72:	1aff      	subgt	r7, r7, r3
 8006e74:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	dd16      	ble.n	8006ea8 <_strtod_l+0x738>
 8006e7a:	4641      	mov	r1, r8
 8006e7c:	9805      	ldr	r0, [sp, #20]
 8006e7e:	461a      	mov	r2, r3
 8006e80:	f001 f98e 	bl	80081a0 <__pow5mult>
 8006e84:	4680      	mov	r8, r0
 8006e86:	2800      	cmp	r0, #0
 8006e88:	d0ba      	beq.n	8006e00 <_strtod_l+0x690>
 8006e8a:	4601      	mov	r1, r0
 8006e8c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006e8e:	9805      	ldr	r0, [sp, #20]
 8006e90:	f001 f8e4 	bl	800805c <__multiply>
 8006e94:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e96:	2800      	cmp	r0, #0
 8006e98:	f43f ae8d 	beq.w	8006bb6 <_strtod_l+0x446>
 8006e9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e9e:	9805      	ldr	r0, [sp, #20]
 8006ea0:	f000 ffc8 	bl	8007e34 <_Bfree>
 8006ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ea6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ea8:	2d00      	cmp	r5, #0
 8006eaa:	dc1d      	bgt.n	8006ee8 <_strtod_l+0x778>
 8006eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	dd23      	ble.n	8006efa <_strtod_l+0x78a>
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006eb6:	9805      	ldr	r0, [sp, #20]
 8006eb8:	f001 f972 	bl	80081a0 <__pow5mult>
 8006ebc:	4681      	mov	r9, r0
 8006ebe:	b9e0      	cbnz	r0, 8006efa <_strtod_l+0x78a>
 8006ec0:	f04f 0900 	mov.w	r9, #0
 8006ec4:	e677      	b.n	8006bb6 <_strtod_l+0x446>
 8006ec6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006eca:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006ece:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006ed2:	35e2      	adds	r5, #226	@ 0xe2
 8006ed4:	fa01 f305 	lsl.w	r3, r1, r5
 8006ed8:	9310      	str	r3, [sp, #64]	@ 0x40
 8006eda:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006edc:	e7ba      	b.n	8006e54 <_strtod_l+0x6e4>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	9310      	str	r3, [sp, #64]	@ 0x40
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ee6:	e7b5      	b.n	8006e54 <_strtod_l+0x6e4>
 8006ee8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006eea:	9805      	ldr	r0, [sp, #20]
 8006eec:	462a      	mov	r2, r5
 8006eee:	f001 f9b1 	bl	8008254 <__lshift>
 8006ef2:	901a      	str	r0, [sp, #104]	@ 0x68
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d1d9      	bne.n	8006eac <_strtod_l+0x73c>
 8006ef8:	e65d      	b.n	8006bb6 <_strtod_l+0x446>
 8006efa:	2e00      	cmp	r6, #0
 8006efc:	dd07      	ble.n	8006f0e <_strtod_l+0x79e>
 8006efe:	4649      	mov	r1, r9
 8006f00:	9805      	ldr	r0, [sp, #20]
 8006f02:	4632      	mov	r2, r6
 8006f04:	f001 f9a6 	bl	8008254 <__lshift>
 8006f08:	4681      	mov	r9, r0
 8006f0a:	2800      	cmp	r0, #0
 8006f0c:	d0d8      	beq.n	8006ec0 <_strtod_l+0x750>
 8006f0e:	2f00      	cmp	r7, #0
 8006f10:	dd08      	ble.n	8006f24 <_strtod_l+0x7b4>
 8006f12:	4641      	mov	r1, r8
 8006f14:	9805      	ldr	r0, [sp, #20]
 8006f16:	463a      	mov	r2, r7
 8006f18:	f001 f99c 	bl	8008254 <__lshift>
 8006f1c:	4680      	mov	r8, r0
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	f43f ae49 	beq.w	8006bb6 <_strtod_l+0x446>
 8006f24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f26:	9805      	ldr	r0, [sp, #20]
 8006f28:	464a      	mov	r2, r9
 8006f2a:	f001 fa1b 	bl	8008364 <__mdiff>
 8006f2e:	4604      	mov	r4, r0
 8006f30:	2800      	cmp	r0, #0
 8006f32:	f43f ae40 	beq.w	8006bb6 <_strtod_l+0x446>
 8006f36:	68c3      	ldr	r3, [r0, #12]
 8006f38:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	60c3      	str	r3, [r0, #12]
 8006f3e:	4641      	mov	r1, r8
 8006f40:	f001 f9f4 	bl	800832c <__mcmp>
 8006f44:	2800      	cmp	r0, #0
 8006f46:	da45      	bge.n	8006fd4 <_strtod_l+0x864>
 8006f48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f4a:	ea53 030a 	orrs.w	r3, r3, sl
 8006f4e:	d16b      	bne.n	8007028 <_strtod_l+0x8b8>
 8006f50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d167      	bne.n	8007028 <_strtod_l+0x8b8>
 8006f58:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006f5c:	0d1b      	lsrs	r3, r3, #20
 8006f5e:	051b      	lsls	r3, r3, #20
 8006f60:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006f64:	d960      	bls.n	8007028 <_strtod_l+0x8b8>
 8006f66:	6963      	ldr	r3, [r4, #20]
 8006f68:	b913      	cbnz	r3, 8006f70 <_strtod_l+0x800>
 8006f6a:	6923      	ldr	r3, [r4, #16]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	dd5b      	ble.n	8007028 <_strtod_l+0x8b8>
 8006f70:	4621      	mov	r1, r4
 8006f72:	2201      	movs	r2, #1
 8006f74:	9805      	ldr	r0, [sp, #20]
 8006f76:	f001 f96d 	bl	8008254 <__lshift>
 8006f7a:	4641      	mov	r1, r8
 8006f7c:	4604      	mov	r4, r0
 8006f7e:	f001 f9d5 	bl	800832c <__mcmp>
 8006f82:	2800      	cmp	r0, #0
 8006f84:	dd50      	ble.n	8007028 <_strtod_l+0x8b8>
 8006f86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006f8a:	9a08      	ldr	r2, [sp, #32]
 8006f8c:	0d1b      	lsrs	r3, r3, #20
 8006f8e:	051b      	lsls	r3, r3, #20
 8006f90:	2a00      	cmp	r2, #0
 8006f92:	d06a      	beq.n	800706a <_strtod_l+0x8fa>
 8006f94:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006f98:	d867      	bhi.n	800706a <_strtod_l+0x8fa>
 8006f9a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006f9e:	f67f ae9d 	bls.w	8006cdc <_strtod_l+0x56c>
 8006fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8006fcc <_strtod_l+0x85c>)
 8006fa4:	4650      	mov	r0, sl
 8006fa6:	4659      	mov	r1, fp
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f7f9 fb35 	bl	8000618 <__aeabi_dmul>
 8006fae:	4b08      	ldr	r3, [pc, #32]	@ (8006fd0 <_strtod_l+0x860>)
 8006fb0:	400b      	ands	r3, r1
 8006fb2:	4682      	mov	sl, r0
 8006fb4:	468b      	mov	fp, r1
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f47f ae08 	bne.w	8006bcc <_strtod_l+0x45c>
 8006fbc:	9a05      	ldr	r2, [sp, #20]
 8006fbe:	2322      	movs	r3, #34	@ 0x22
 8006fc0:	6013      	str	r3, [r2, #0]
 8006fc2:	e603      	b.n	8006bcc <_strtod_l+0x45c>
 8006fc4:	080093c0 	.word	0x080093c0
 8006fc8:	fffffc02 	.word	0xfffffc02
 8006fcc:	39500000 	.word	0x39500000
 8006fd0:	7ff00000 	.word	0x7ff00000
 8006fd4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006fd8:	d165      	bne.n	80070a6 <_strtod_l+0x936>
 8006fda:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006fdc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006fe0:	b35a      	cbz	r2, 800703a <_strtod_l+0x8ca>
 8006fe2:	4a9f      	ldr	r2, [pc, #636]	@ (8007260 <_strtod_l+0xaf0>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d12b      	bne.n	8007040 <_strtod_l+0x8d0>
 8006fe8:	9b08      	ldr	r3, [sp, #32]
 8006fea:	4651      	mov	r1, sl
 8006fec:	b303      	cbz	r3, 8007030 <_strtod_l+0x8c0>
 8006fee:	4b9d      	ldr	r3, [pc, #628]	@ (8007264 <_strtod_l+0xaf4>)
 8006ff0:	465a      	mov	r2, fp
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006ff8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ffc:	d81b      	bhi.n	8007036 <_strtod_l+0x8c6>
 8006ffe:	0d1b      	lsrs	r3, r3, #20
 8007000:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007004:	fa02 f303 	lsl.w	r3, r2, r3
 8007008:	4299      	cmp	r1, r3
 800700a:	d119      	bne.n	8007040 <_strtod_l+0x8d0>
 800700c:	4b96      	ldr	r3, [pc, #600]	@ (8007268 <_strtod_l+0xaf8>)
 800700e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007010:	429a      	cmp	r2, r3
 8007012:	d102      	bne.n	800701a <_strtod_l+0x8aa>
 8007014:	3101      	adds	r1, #1
 8007016:	f43f adce 	beq.w	8006bb6 <_strtod_l+0x446>
 800701a:	4b92      	ldr	r3, [pc, #584]	@ (8007264 <_strtod_l+0xaf4>)
 800701c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800701e:	401a      	ands	r2, r3
 8007020:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007024:	f04f 0a00 	mov.w	sl, #0
 8007028:	9b08      	ldr	r3, [sp, #32]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1b9      	bne.n	8006fa2 <_strtod_l+0x832>
 800702e:	e5cd      	b.n	8006bcc <_strtod_l+0x45c>
 8007030:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007034:	e7e8      	b.n	8007008 <_strtod_l+0x898>
 8007036:	4613      	mov	r3, r2
 8007038:	e7e6      	b.n	8007008 <_strtod_l+0x898>
 800703a:	ea53 030a 	orrs.w	r3, r3, sl
 800703e:	d0a2      	beq.n	8006f86 <_strtod_l+0x816>
 8007040:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007042:	b1db      	cbz	r3, 800707c <_strtod_l+0x90c>
 8007044:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007046:	4213      	tst	r3, r2
 8007048:	d0ee      	beq.n	8007028 <_strtod_l+0x8b8>
 800704a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800704c:	9a08      	ldr	r2, [sp, #32]
 800704e:	4650      	mov	r0, sl
 8007050:	4659      	mov	r1, fp
 8007052:	b1bb      	cbz	r3, 8007084 <_strtod_l+0x914>
 8007054:	f7ff fb6c 	bl	8006730 <sulp>
 8007058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800705c:	ec53 2b10 	vmov	r2, r3, d0
 8007060:	f7f9 f924 	bl	80002ac <__adddf3>
 8007064:	4682      	mov	sl, r0
 8007066:	468b      	mov	fp, r1
 8007068:	e7de      	b.n	8007028 <_strtod_l+0x8b8>
 800706a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800706e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007072:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007076:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800707a:	e7d5      	b.n	8007028 <_strtod_l+0x8b8>
 800707c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800707e:	ea13 0f0a 	tst.w	r3, sl
 8007082:	e7e1      	b.n	8007048 <_strtod_l+0x8d8>
 8007084:	f7ff fb54 	bl	8006730 <sulp>
 8007088:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800708c:	ec53 2b10 	vmov	r2, r3, d0
 8007090:	f7f9 f90a 	bl	80002a8 <__aeabi_dsub>
 8007094:	2200      	movs	r2, #0
 8007096:	2300      	movs	r3, #0
 8007098:	4682      	mov	sl, r0
 800709a:	468b      	mov	fp, r1
 800709c:	f7f9 fd24 	bl	8000ae8 <__aeabi_dcmpeq>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d0c1      	beq.n	8007028 <_strtod_l+0x8b8>
 80070a4:	e61a      	b.n	8006cdc <_strtod_l+0x56c>
 80070a6:	4641      	mov	r1, r8
 80070a8:	4620      	mov	r0, r4
 80070aa:	f001 fab7 	bl	800861c <__ratio>
 80070ae:	ec57 6b10 	vmov	r6, r7, d0
 80070b2:	2200      	movs	r2, #0
 80070b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80070b8:	4630      	mov	r0, r6
 80070ba:	4639      	mov	r1, r7
 80070bc:	f7f9 fd28 	bl	8000b10 <__aeabi_dcmple>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	d06f      	beq.n	80071a4 <_strtod_l+0xa34>
 80070c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d17a      	bne.n	80071c0 <_strtod_l+0xa50>
 80070ca:	f1ba 0f00 	cmp.w	sl, #0
 80070ce:	d158      	bne.n	8007182 <_strtod_l+0xa12>
 80070d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d15a      	bne.n	8007190 <_strtod_l+0xa20>
 80070da:	4b64      	ldr	r3, [pc, #400]	@ (800726c <_strtod_l+0xafc>)
 80070dc:	2200      	movs	r2, #0
 80070de:	4630      	mov	r0, r6
 80070e0:	4639      	mov	r1, r7
 80070e2:	f7f9 fd0b 	bl	8000afc <__aeabi_dcmplt>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	d159      	bne.n	800719e <_strtod_l+0xa2e>
 80070ea:	4630      	mov	r0, r6
 80070ec:	4639      	mov	r1, r7
 80070ee:	4b60      	ldr	r3, [pc, #384]	@ (8007270 <_strtod_l+0xb00>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	f7f9 fa91 	bl	8000618 <__aeabi_dmul>
 80070f6:	4606      	mov	r6, r0
 80070f8:	460f      	mov	r7, r1
 80070fa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80070fe:	9606      	str	r6, [sp, #24]
 8007100:	9307      	str	r3, [sp, #28]
 8007102:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007106:	4d57      	ldr	r5, [pc, #348]	@ (8007264 <_strtod_l+0xaf4>)
 8007108:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800710c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800710e:	401d      	ands	r5, r3
 8007110:	4b58      	ldr	r3, [pc, #352]	@ (8007274 <_strtod_l+0xb04>)
 8007112:	429d      	cmp	r5, r3
 8007114:	f040 80b2 	bne.w	800727c <_strtod_l+0xb0c>
 8007118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800711a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800711e:	ec4b ab10 	vmov	d0, sl, fp
 8007122:	f001 f9b3 	bl	800848c <__ulp>
 8007126:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800712a:	ec51 0b10 	vmov	r0, r1, d0
 800712e:	f7f9 fa73 	bl	8000618 <__aeabi_dmul>
 8007132:	4652      	mov	r2, sl
 8007134:	465b      	mov	r3, fp
 8007136:	f7f9 f8b9 	bl	80002ac <__adddf3>
 800713a:	460b      	mov	r3, r1
 800713c:	4949      	ldr	r1, [pc, #292]	@ (8007264 <_strtod_l+0xaf4>)
 800713e:	4a4e      	ldr	r2, [pc, #312]	@ (8007278 <_strtod_l+0xb08>)
 8007140:	4019      	ands	r1, r3
 8007142:	4291      	cmp	r1, r2
 8007144:	4682      	mov	sl, r0
 8007146:	d942      	bls.n	80071ce <_strtod_l+0xa5e>
 8007148:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800714a:	4b47      	ldr	r3, [pc, #284]	@ (8007268 <_strtod_l+0xaf8>)
 800714c:	429a      	cmp	r2, r3
 800714e:	d103      	bne.n	8007158 <_strtod_l+0x9e8>
 8007150:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007152:	3301      	adds	r3, #1
 8007154:	f43f ad2f 	beq.w	8006bb6 <_strtod_l+0x446>
 8007158:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007268 <_strtod_l+0xaf8>
 800715c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007160:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007162:	9805      	ldr	r0, [sp, #20]
 8007164:	f000 fe66 	bl	8007e34 <_Bfree>
 8007168:	9805      	ldr	r0, [sp, #20]
 800716a:	4649      	mov	r1, r9
 800716c:	f000 fe62 	bl	8007e34 <_Bfree>
 8007170:	9805      	ldr	r0, [sp, #20]
 8007172:	4641      	mov	r1, r8
 8007174:	f000 fe5e 	bl	8007e34 <_Bfree>
 8007178:	9805      	ldr	r0, [sp, #20]
 800717a:	4621      	mov	r1, r4
 800717c:	f000 fe5a 	bl	8007e34 <_Bfree>
 8007180:	e619      	b.n	8006db6 <_strtod_l+0x646>
 8007182:	f1ba 0f01 	cmp.w	sl, #1
 8007186:	d103      	bne.n	8007190 <_strtod_l+0xa20>
 8007188:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800718a:	2b00      	cmp	r3, #0
 800718c:	f43f ada6 	beq.w	8006cdc <_strtod_l+0x56c>
 8007190:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007240 <_strtod_l+0xad0>
 8007194:	4f35      	ldr	r7, [pc, #212]	@ (800726c <_strtod_l+0xafc>)
 8007196:	ed8d 7b06 	vstr	d7, [sp, #24]
 800719a:	2600      	movs	r6, #0
 800719c:	e7b1      	b.n	8007102 <_strtod_l+0x992>
 800719e:	4f34      	ldr	r7, [pc, #208]	@ (8007270 <_strtod_l+0xb00>)
 80071a0:	2600      	movs	r6, #0
 80071a2:	e7aa      	b.n	80070fa <_strtod_l+0x98a>
 80071a4:	4b32      	ldr	r3, [pc, #200]	@ (8007270 <_strtod_l+0xb00>)
 80071a6:	4630      	mov	r0, r6
 80071a8:	4639      	mov	r1, r7
 80071aa:	2200      	movs	r2, #0
 80071ac:	f7f9 fa34 	bl	8000618 <__aeabi_dmul>
 80071b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071b2:	4606      	mov	r6, r0
 80071b4:	460f      	mov	r7, r1
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d09f      	beq.n	80070fa <_strtod_l+0x98a>
 80071ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80071be:	e7a0      	b.n	8007102 <_strtod_l+0x992>
 80071c0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007248 <_strtod_l+0xad8>
 80071c4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80071c8:	ec57 6b17 	vmov	r6, r7, d7
 80071cc:	e799      	b.n	8007102 <_strtod_l+0x992>
 80071ce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80071d2:	9b08      	ldr	r3, [sp, #32]
 80071d4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d1c1      	bne.n	8007160 <_strtod_l+0x9f0>
 80071dc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071e0:	0d1b      	lsrs	r3, r3, #20
 80071e2:	051b      	lsls	r3, r3, #20
 80071e4:	429d      	cmp	r5, r3
 80071e6:	d1bb      	bne.n	8007160 <_strtod_l+0x9f0>
 80071e8:	4630      	mov	r0, r6
 80071ea:	4639      	mov	r1, r7
 80071ec:	f7f9 fd36 	bl	8000c5c <__aeabi_d2lz>
 80071f0:	f7f9 f9e4 	bl	80005bc <__aeabi_l2d>
 80071f4:	4602      	mov	r2, r0
 80071f6:	460b      	mov	r3, r1
 80071f8:	4630      	mov	r0, r6
 80071fa:	4639      	mov	r1, r7
 80071fc:	f7f9 f854 	bl	80002a8 <__aeabi_dsub>
 8007200:	460b      	mov	r3, r1
 8007202:	4602      	mov	r2, r0
 8007204:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007208:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800720c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800720e:	ea46 060a 	orr.w	r6, r6, sl
 8007212:	431e      	orrs	r6, r3
 8007214:	d06f      	beq.n	80072f6 <_strtod_l+0xb86>
 8007216:	a30e      	add	r3, pc, #56	@ (adr r3, 8007250 <_strtod_l+0xae0>)
 8007218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721c:	f7f9 fc6e 	bl	8000afc <__aeabi_dcmplt>
 8007220:	2800      	cmp	r0, #0
 8007222:	f47f acd3 	bne.w	8006bcc <_strtod_l+0x45c>
 8007226:	a30c      	add	r3, pc, #48	@ (adr r3, 8007258 <_strtod_l+0xae8>)
 8007228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007230:	f7f9 fc82 	bl	8000b38 <__aeabi_dcmpgt>
 8007234:	2800      	cmp	r0, #0
 8007236:	d093      	beq.n	8007160 <_strtod_l+0x9f0>
 8007238:	e4c8      	b.n	8006bcc <_strtod_l+0x45c>
 800723a:	bf00      	nop
 800723c:	f3af 8000 	nop.w
 8007240:	00000000 	.word	0x00000000
 8007244:	bff00000 	.word	0xbff00000
 8007248:	00000000 	.word	0x00000000
 800724c:	3ff00000 	.word	0x3ff00000
 8007250:	94a03595 	.word	0x94a03595
 8007254:	3fdfffff 	.word	0x3fdfffff
 8007258:	35afe535 	.word	0x35afe535
 800725c:	3fe00000 	.word	0x3fe00000
 8007260:	000fffff 	.word	0x000fffff
 8007264:	7ff00000 	.word	0x7ff00000
 8007268:	7fefffff 	.word	0x7fefffff
 800726c:	3ff00000 	.word	0x3ff00000
 8007270:	3fe00000 	.word	0x3fe00000
 8007274:	7fe00000 	.word	0x7fe00000
 8007278:	7c9fffff 	.word	0x7c9fffff
 800727c:	9b08      	ldr	r3, [sp, #32]
 800727e:	b323      	cbz	r3, 80072ca <_strtod_l+0xb5a>
 8007280:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007284:	d821      	bhi.n	80072ca <_strtod_l+0xb5a>
 8007286:	a328      	add	r3, pc, #160	@ (adr r3, 8007328 <_strtod_l+0xbb8>)
 8007288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728c:	4630      	mov	r0, r6
 800728e:	4639      	mov	r1, r7
 8007290:	f7f9 fc3e 	bl	8000b10 <__aeabi_dcmple>
 8007294:	b1a0      	cbz	r0, 80072c0 <_strtod_l+0xb50>
 8007296:	4639      	mov	r1, r7
 8007298:	4630      	mov	r0, r6
 800729a:	f7f9 fc57 	bl	8000b4c <__aeabi_d2uiz>
 800729e:	2801      	cmp	r0, #1
 80072a0:	bf38      	it	cc
 80072a2:	2001      	movcc	r0, #1
 80072a4:	f7f9 f93e 	bl	8000524 <__aeabi_ui2d>
 80072a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072aa:	4606      	mov	r6, r0
 80072ac:	460f      	mov	r7, r1
 80072ae:	b9fb      	cbnz	r3, 80072f0 <_strtod_l+0xb80>
 80072b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80072b4:	9014      	str	r0, [sp, #80]	@ 0x50
 80072b6:	9315      	str	r3, [sp, #84]	@ 0x54
 80072b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80072bc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80072c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80072c2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80072c6:	1b5b      	subs	r3, r3, r5
 80072c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80072ca:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80072ce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80072d2:	f001 f8db 	bl	800848c <__ulp>
 80072d6:	4650      	mov	r0, sl
 80072d8:	ec53 2b10 	vmov	r2, r3, d0
 80072dc:	4659      	mov	r1, fp
 80072de:	f7f9 f99b 	bl	8000618 <__aeabi_dmul>
 80072e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80072e6:	f7f8 ffe1 	bl	80002ac <__adddf3>
 80072ea:	4682      	mov	sl, r0
 80072ec:	468b      	mov	fp, r1
 80072ee:	e770      	b.n	80071d2 <_strtod_l+0xa62>
 80072f0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80072f4:	e7e0      	b.n	80072b8 <_strtod_l+0xb48>
 80072f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007330 <_strtod_l+0xbc0>)
 80072f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fc:	f7f9 fbfe 	bl	8000afc <__aeabi_dcmplt>
 8007300:	e798      	b.n	8007234 <_strtod_l+0xac4>
 8007302:	2300      	movs	r3, #0
 8007304:	930e      	str	r3, [sp, #56]	@ 0x38
 8007306:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007308:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	f7ff ba6d 	b.w	80067ea <_strtod_l+0x7a>
 8007310:	2a65      	cmp	r2, #101	@ 0x65
 8007312:	f43f ab68 	beq.w	80069e6 <_strtod_l+0x276>
 8007316:	2a45      	cmp	r2, #69	@ 0x45
 8007318:	f43f ab65 	beq.w	80069e6 <_strtod_l+0x276>
 800731c:	2301      	movs	r3, #1
 800731e:	f7ff bba0 	b.w	8006a62 <_strtod_l+0x2f2>
 8007322:	bf00      	nop
 8007324:	f3af 8000 	nop.w
 8007328:	ffc00000 	.word	0xffc00000
 800732c:	41dfffff 	.word	0x41dfffff
 8007330:	94a03595 	.word	0x94a03595
 8007334:	3fcfffff 	.word	0x3fcfffff

08007338 <strtod>:
 8007338:	460a      	mov	r2, r1
 800733a:	4601      	mov	r1, r0
 800733c:	4802      	ldr	r0, [pc, #8]	@ (8007348 <strtod+0x10>)
 800733e:	4b03      	ldr	r3, [pc, #12]	@ (800734c <strtod+0x14>)
 8007340:	6800      	ldr	r0, [r0, #0]
 8007342:	f7ff ba15 	b.w	8006770 <_strtod_l>
 8007346:	bf00      	nop
 8007348:	200001b4 	.word	0x200001b4
 800734c:	20000048 	.word	0x20000048

08007350 <_fwalk_sglue>:
 8007350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007354:	4607      	mov	r7, r0
 8007356:	4688      	mov	r8, r1
 8007358:	4614      	mov	r4, r2
 800735a:	2600      	movs	r6, #0
 800735c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007360:	f1b9 0901 	subs.w	r9, r9, #1
 8007364:	d505      	bpl.n	8007372 <_fwalk_sglue+0x22>
 8007366:	6824      	ldr	r4, [r4, #0]
 8007368:	2c00      	cmp	r4, #0
 800736a:	d1f7      	bne.n	800735c <_fwalk_sglue+0xc>
 800736c:	4630      	mov	r0, r6
 800736e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007372:	89ab      	ldrh	r3, [r5, #12]
 8007374:	2b01      	cmp	r3, #1
 8007376:	d907      	bls.n	8007388 <_fwalk_sglue+0x38>
 8007378:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800737c:	3301      	adds	r3, #1
 800737e:	d003      	beq.n	8007388 <_fwalk_sglue+0x38>
 8007380:	4629      	mov	r1, r5
 8007382:	4638      	mov	r0, r7
 8007384:	47c0      	blx	r8
 8007386:	4306      	orrs	r6, r0
 8007388:	3568      	adds	r5, #104	@ 0x68
 800738a:	e7e9      	b.n	8007360 <_fwalk_sglue+0x10>

0800738c <memset>:
 800738c:	4402      	add	r2, r0
 800738e:	4603      	mov	r3, r0
 8007390:	4293      	cmp	r3, r2
 8007392:	d100      	bne.n	8007396 <memset+0xa>
 8007394:	4770      	bx	lr
 8007396:	f803 1b01 	strb.w	r1, [r3], #1
 800739a:	e7f9      	b.n	8007390 <memset+0x4>

0800739c <strchr>:
 800739c:	b2c9      	uxtb	r1, r1
 800739e:	4603      	mov	r3, r0
 80073a0:	4618      	mov	r0, r3
 80073a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073a6:	b112      	cbz	r2, 80073ae <strchr+0x12>
 80073a8:	428a      	cmp	r2, r1
 80073aa:	d1f9      	bne.n	80073a0 <strchr+0x4>
 80073ac:	4770      	bx	lr
 80073ae:	2900      	cmp	r1, #0
 80073b0:	bf18      	it	ne
 80073b2:	2000      	movne	r0, #0
 80073b4:	4770      	bx	lr

080073b6 <strncmp>:
 80073b6:	b510      	push	{r4, lr}
 80073b8:	b16a      	cbz	r2, 80073d6 <strncmp+0x20>
 80073ba:	3901      	subs	r1, #1
 80073bc:	1884      	adds	r4, r0, r2
 80073be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073c2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d103      	bne.n	80073d2 <strncmp+0x1c>
 80073ca:	42a0      	cmp	r0, r4
 80073cc:	d001      	beq.n	80073d2 <strncmp+0x1c>
 80073ce:	2a00      	cmp	r2, #0
 80073d0:	d1f5      	bne.n	80073be <strncmp+0x8>
 80073d2:	1ad0      	subs	r0, r2, r3
 80073d4:	bd10      	pop	{r4, pc}
 80073d6:	4610      	mov	r0, r2
 80073d8:	e7fc      	b.n	80073d4 <strncmp+0x1e>
	...

080073dc <__errno>:
 80073dc:	4b01      	ldr	r3, [pc, #4]	@ (80073e4 <__errno+0x8>)
 80073de:	6818      	ldr	r0, [r3, #0]
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop
 80073e4:	200001b4 	.word	0x200001b4

080073e8 <__libc_init_array>:
 80073e8:	b570      	push	{r4, r5, r6, lr}
 80073ea:	4d0d      	ldr	r5, [pc, #52]	@ (8007420 <__libc_init_array+0x38>)
 80073ec:	4c0d      	ldr	r4, [pc, #52]	@ (8007424 <__libc_init_array+0x3c>)
 80073ee:	1b64      	subs	r4, r4, r5
 80073f0:	10a4      	asrs	r4, r4, #2
 80073f2:	2600      	movs	r6, #0
 80073f4:	42a6      	cmp	r6, r4
 80073f6:	d109      	bne.n	800740c <__libc_init_array+0x24>
 80073f8:	4d0b      	ldr	r5, [pc, #44]	@ (8007428 <__libc_init_array+0x40>)
 80073fa:	4c0c      	ldr	r4, [pc, #48]	@ (800742c <__libc_init_array+0x44>)
 80073fc:	f001 fef0 	bl	80091e0 <_init>
 8007400:	1b64      	subs	r4, r4, r5
 8007402:	10a4      	asrs	r4, r4, #2
 8007404:	2600      	movs	r6, #0
 8007406:	42a6      	cmp	r6, r4
 8007408:	d105      	bne.n	8007416 <__libc_init_array+0x2e>
 800740a:	bd70      	pop	{r4, r5, r6, pc}
 800740c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007410:	4798      	blx	r3
 8007412:	3601      	adds	r6, #1
 8007414:	e7ee      	b.n	80073f4 <__libc_init_array+0xc>
 8007416:	f855 3b04 	ldr.w	r3, [r5], #4
 800741a:	4798      	blx	r3
 800741c:	3601      	adds	r6, #1
 800741e:	e7f2      	b.n	8007406 <__libc_init_array+0x1e>
 8007420:	080095f0 	.word	0x080095f0
 8007424:	080095f0 	.word	0x080095f0
 8007428:	080095f0 	.word	0x080095f0
 800742c:	080095f4 	.word	0x080095f4

08007430 <__retarget_lock_init_recursive>:
 8007430:	4770      	bx	lr

08007432 <__retarget_lock_acquire_recursive>:
 8007432:	4770      	bx	lr

08007434 <__retarget_lock_release_recursive>:
 8007434:	4770      	bx	lr

08007436 <memcpy>:
 8007436:	440a      	add	r2, r1
 8007438:	4291      	cmp	r1, r2
 800743a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800743e:	d100      	bne.n	8007442 <memcpy+0xc>
 8007440:	4770      	bx	lr
 8007442:	b510      	push	{r4, lr}
 8007444:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007448:	f803 4f01 	strb.w	r4, [r3, #1]!
 800744c:	4291      	cmp	r1, r2
 800744e:	d1f9      	bne.n	8007444 <memcpy+0xe>
 8007450:	bd10      	pop	{r4, pc}
 8007452:	0000      	movs	r0, r0
 8007454:	0000      	movs	r0, r0
	...

08007458 <nan>:
 8007458:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007460 <nan+0x8>
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	00000000 	.word	0x00000000
 8007464:	7ff80000 	.word	0x7ff80000

08007468 <rshift>:
 8007468:	6903      	ldr	r3, [r0, #16]
 800746a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800746e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007472:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007476:	f100 0414 	add.w	r4, r0, #20
 800747a:	dd45      	ble.n	8007508 <rshift+0xa0>
 800747c:	f011 011f 	ands.w	r1, r1, #31
 8007480:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007484:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007488:	d10c      	bne.n	80074a4 <rshift+0x3c>
 800748a:	f100 0710 	add.w	r7, r0, #16
 800748e:	4629      	mov	r1, r5
 8007490:	42b1      	cmp	r1, r6
 8007492:	d334      	bcc.n	80074fe <rshift+0x96>
 8007494:	1a9b      	subs	r3, r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	1eea      	subs	r2, r5, #3
 800749a:	4296      	cmp	r6, r2
 800749c:	bf38      	it	cc
 800749e:	2300      	movcc	r3, #0
 80074a0:	4423      	add	r3, r4
 80074a2:	e015      	b.n	80074d0 <rshift+0x68>
 80074a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80074a8:	f1c1 0820 	rsb	r8, r1, #32
 80074ac:	40cf      	lsrs	r7, r1
 80074ae:	f105 0e04 	add.w	lr, r5, #4
 80074b2:	46a1      	mov	r9, r4
 80074b4:	4576      	cmp	r6, lr
 80074b6:	46f4      	mov	ip, lr
 80074b8:	d815      	bhi.n	80074e6 <rshift+0x7e>
 80074ba:	1a9a      	subs	r2, r3, r2
 80074bc:	0092      	lsls	r2, r2, #2
 80074be:	3a04      	subs	r2, #4
 80074c0:	3501      	adds	r5, #1
 80074c2:	42ae      	cmp	r6, r5
 80074c4:	bf38      	it	cc
 80074c6:	2200      	movcc	r2, #0
 80074c8:	18a3      	adds	r3, r4, r2
 80074ca:	50a7      	str	r7, [r4, r2]
 80074cc:	b107      	cbz	r7, 80074d0 <rshift+0x68>
 80074ce:	3304      	adds	r3, #4
 80074d0:	1b1a      	subs	r2, r3, r4
 80074d2:	42a3      	cmp	r3, r4
 80074d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80074d8:	bf08      	it	eq
 80074da:	2300      	moveq	r3, #0
 80074dc:	6102      	str	r2, [r0, #16]
 80074de:	bf08      	it	eq
 80074e0:	6143      	streq	r3, [r0, #20]
 80074e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074e6:	f8dc c000 	ldr.w	ip, [ip]
 80074ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80074ee:	ea4c 0707 	orr.w	r7, ip, r7
 80074f2:	f849 7b04 	str.w	r7, [r9], #4
 80074f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80074fa:	40cf      	lsrs	r7, r1
 80074fc:	e7da      	b.n	80074b4 <rshift+0x4c>
 80074fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8007502:	f847 cf04 	str.w	ip, [r7, #4]!
 8007506:	e7c3      	b.n	8007490 <rshift+0x28>
 8007508:	4623      	mov	r3, r4
 800750a:	e7e1      	b.n	80074d0 <rshift+0x68>

0800750c <__hexdig_fun>:
 800750c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007510:	2b09      	cmp	r3, #9
 8007512:	d802      	bhi.n	800751a <__hexdig_fun+0xe>
 8007514:	3820      	subs	r0, #32
 8007516:	b2c0      	uxtb	r0, r0
 8007518:	4770      	bx	lr
 800751a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800751e:	2b05      	cmp	r3, #5
 8007520:	d801      	bhi.n	8007526 <__hexdig_fun+0x1a>
 8007522:	3847      	subs	r0, #71	@ 0x47
 8007524:	e7f7      	b.n	8007516 <__hexdig_fun+0xa>
 8007526:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800752a:	2b05      	cmp	r3, #5
 800752c:	d801      	bhi.n	8007532 <__hexdig_fun+0x26>
 800752e:	3827      	subs	r0, #39	@ 0x27
 8007530:	e7f1      	b.n	8007516 <__hexdig_fun+0xa>
 8007532:	2000      	movs	r0, #0
 8007534:	4770      	bx	lr
	...

08007538 <__gethex>:
 8007538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800753c:	b085      	sub	sp, #20
 800753e:	468a      	mov	sl, r1
 8007540:	9302      	str	r3, [sp, #8]
 8007542:	680b      	ldr	r3, [r1, #0]
 8007544:	9001      	str	r0, [sp, #4]
 8007546:	4690      	mov	r8, r2
 8007548:	1c9c      	adds	r4, r3, #2
 800754a:	46a1      	mov	r9, r4
 800754c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007550:	2830      	cmp	r0, #48	@ 0x30
 8007552:	d0fa      	beq.n	800754a <__gethex+0x12>
 8007554:	eba9 0303 	sub.w	r3, r9, r3
 8007558:	f1a3 0b02 	sub.w	fp, r3, #2
 800755c:	f7ff ffd6 	bl	800750c <__hexdig_fun>
 8007560:	4605      	mov	r5, r0
 8007562:	2800      	cmp	r0, #0
 8007564:	d168      	bne.n	8007638 <__gethex+0x100>
 8007566:	49a0      	ldr	r1, [pc, #640]	@ (80077e8 <__gethex+0x2b0>)
 8007568:	2201      	movs	r2, #1
 800756a:	4648      	mov	r0, r9
 800756c:	f7ff ff23 	bl	80073b6 <strncmp>
 8007570:	4607      	mov	r7, r0
 8007572:	2800      	cmp	r0, #0
 8007574:	d167      	bne.n	8007646 <__gethex+0x10e>
 8007576:	f899 0001 	ldrb.w	r0, [r9, #1]
 800757a:	4626      	mov	r6, r4
 800757c:	f7ff ffc6 	bl	800750c <__hexdig_fun>
 8007580:	2800      	cmp	r0, #0
 8007582:	d062      	beq.n	800764a <__gethex+0x112>
 8007584:	4623      	mov	r3, r4
 8007586:	7818      	ldrb	r0, [r3, #0]
 8007588:	2830      	cmp	r0, #48	@ 0x30
 800758a:	4699      	mov	r9, r3
 800758c:	f103 0301 	add.w	r3, r3, #1
 8007590:	d0f9      	beq.n	8007586 <__gethex+0x4e>
 8007592:	f7ff ffbb 	bl	800750c <__hexdig_fun>
 8007596:	fab0 f580 	clz	r5, r0
 800759a:	096d      	lsrs	r5, r5, #5
 800759c:	f04f 0b01 	mov.w	fp, #1
 80075a0:	464a      	mov	r2, r9
 80075a2:	4616      	mov	r6, r2
 80075a4:	3201      	adds	r2, #1
 80075a6:	7830      	ldrb	r0, [r6, #0]
 80075a8:	f7ff ffb0 	bl	800750c <__hexdig_fun>
 80075ac:	2800      	cmp	r0, #0
 80075ae:	d1f8      	bne.n	80075a2 <__gethex+0x6a>
 80075b0:	498d      	ldr	r1, [pc, #564]	@ (80077e8 <__gethex+0x2b0>)
 80075b2:	2201      	movs	r2, #1
 80075b4:	4630      	mov	r0, r6
 80075b6:	f7ff fefe 	bl	80073b6 <strncmp>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	d13f      	bne.n	800763e <__gethex+0x106>
 80075be:	b944      	cbnz	r4, 80075d2 <__gethex+0x9a>
 80075c0:	1c74      	adds	r4, r6, #1
 80075c2:	4622      	mov	r2, r4
 80075c4:	4616      	mov	r6, r2
 80075c6:	3201      	adds	r2, #1
 80075c8:	7830      	ldrb	r0, [r6, #0]
 80075ca:	f7ff ff9f 	bl	800750c <__hexdig_fun>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	d1f8      	bne.n	80075c4 <__gethex+0x8c>
 80075d2:	1ba4      	subs	r4, r4, r6
 80075d4:	00a7      	lsls	r7, r4, #2
 80075d6:	7833      	ldrb	r3, [r6, #0]
 80075d8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80075dc:	2b50      	cmp	r3, #80	@ 0x50
 80075de:	d13e      	bne.n	800765e <__gethex+0x126>
 80075e0:	7873      	ldrb	r3, [r6, #1]
 80075e2:	2b2b      	cmp	r3, #43	@ 0x2b
 80075e4:	d033      	beq.n	800764e <__gethex+0x116>
 80075e6:	2b2d      	cmp	r3, #45	@ 0x2d
 80075e8:	d034      	beq.n	8007654 <__gethex+0x11c>
 80075ea:	1c71      	adds	r1, r6, #1
 80075ec:	2400      	movs	r4, #0
 80075ee:	7808      	ldrb	r0, [r1, #0]
 80075f0:	f7ff ff8c 	bl	800750c <__hexdig_fun>
 80075f4:	1e43      	subs	r3, r0, #1
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	2b18      	cmp	r3, #24
 80075fa:	d830      	bhi.n	800765e <__gethex+0x126>
 80075fc:	f1a0 0210 	sub.w	r2, r0, #16
 8007600:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007604:	f7ff ff82 	bl	800750c <__hexdig_fun>
 8007608:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800760c:	fa5f fc8c 	uxtb.w	ip, ip
 8007610:	f1bc 0f18 	cmp.w	ip, #24
 8007614:	f04f 030a 	mov.w	r3, #10
 8007618:	d91e      	bls.n	8007658 <__gethex+0x120>
 800761a:	b104      	cbz	r4, 800761e <__gethex+0xe6>
 800761c:	4252      	negs	r2, r2
 800761e:	4417      	add	r7, r2
 8007620:	f8ca 1000 	str.w	r1, [sl]
 8007624:	b1ed      	cbz	r5, 8007662 <__gethex+0x12a>
 8007626:	f1bb 0f00 	cmp.w	fp, #0
 800762a:	bf0c      	ite	eq
 800762c:	2506      	moveq	r5, #6
 800762e:	2500      	movne	r5, #0
 8007630:	4628      	mov	r0, r5
 8007632:	b005      	add	sp, #20
 8007634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007638:	2500      	movs	r5, #0
 800763a:	462c      	mov	r4, r5
 800763c:	e7b0      	b.n	80075a0 <__gethex+0x68>
 800763e:	2c00      	cmp	r4, #0
 8007640:	d1c7      	bne.n	80075d2 <__gethex+0x9a>
 8007642:	4627      	mov	r7, r4
 8007644:	e7c7      	b.n	80075d6 <__gethex+0x9e>
 8007646:	464e      	mov	r6, r9
 8007648:	462f      	mov	r7, r5
 800764a:	2501      	movs	r5, #1
 800764c:	e7c3      	b.n	80075d6 <__gethex+0x9e>
 800764e:	2400      	movs	r4, #0
 8007650:	1cb1      	adds	r1, r6, #2
 8007652:	e7cc      	b.n	80075ee <__gethex+0xb6>
 8007654:	2401      	movs	r4, #1
 8007656:	e7fb      	b.n	8007650 <__gethex+0x118>
 8007658:	fb03 0002 	mla	r0, r3, r2, r0
 800765c:	e7ce      	b.n	80075fc <__gethex+0xc4>
 800765e:	4631      	mov	r1, r6
 8007660:	e7de      	b.n	8007620 <__gethex+0xe8>
 8007662:	eba6 0309 	sub.w	r3, r6, r9
 8007666:	3b01      	subs	r3, #1
 8007668:	4629      	mov	r1, r5
 800766a:	2b07      	cmp	r3, #7
 800766c:	dc0a      	bgt.n	8007684 <__gethex+0x14c>
 800766e:	9801      	ldr	r0, [sp, #4]
 8007670:	f000 fba0 	bl	8007db4 <_Balloc>
 8007674:	4604      	mov	r4, r0
 8007676:	b940      	cbnz	r0, 800768a <__gethex+0x152>
 8007678:	4b5c      	ldr	r3, [pc, #368]	@ (80077ec <__gethex+0x2b4>)
 800767a:	4602      	mov	r2, r0
 800767c:	21e4      	movs	r1, #228	@ 0xe4
 800767e:	485c      	ldr	r0, [pc, #368]	@ (80077f0 <__gethex+0x2b8>)
 8007680:	f001 f8e8 	bl	8008854 <__assert_func>
 8007684:	3101      	adds	r1, #1
 8007686:	105b      	asrs	r3, r3, #1
 8007688:	e7ef      	b.n	800766a <__gethex+0x132>
 800768a:	f100 0a14 	add.w	sl, r0, #20
 800768e:	2300      	movs	r3, #0
 8007690:	4655      	mov	r5, sl
 8007692:	469b      	mov	fp, r3
 8007694:	45b1      	cmp	r9, r6
 8007696:	d337      	bcc.n	8007708 <__gethex+0x1d0>
 8007698:	f845 bb04 	str.w	fp, [r5], #4
 800769c:	eba5 050a 	sub.w	r5, r5, sl
 80076a0:	10ad      	asrs	r5, r5, #2
 80076a2:	6125      	str	r5, [r4, #16]
 80076a4:	4658      	mov	r0, fp
 80076a6:	f000 fc77 	bl	8007f98 <__hi0bits>
 80076aa:	016d      	lsls	r5, r5, #5
 80076ac:	f8d8 6000 	ldr.w	r6, [r8]
 80076b0:	1a2d      	subs	r5, r5, r0
 80076b2:	42b5      	cmp	r5, r6
 80076b4:	dd54      	ble.n	8007760 <__gethex+0x228>
 80076b6:	1bad      	subs	r5, r5, r6
 80076b8:	4629      	mov	r1, r5
 80076ba:	4620      	mov	r0, r4
 80076bc:	f001 f803 	bl	80086c6 <__any_on>
 80076c0:	4681      	mov	r9, r0
 80076c2:	b178      	cbz	r0, 80076e4 <__gethex+0x1ac>
 80076c4:	1e6b      	subs	r3, r5, #1
 80076c6:	1159      	asrs	r1, r3, #5
 80076c8:	f003 021f 	and.w	r2, r3, #31
 80076cc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80076d0:	f04f 0901 	mov.w	r9, #1
 80076d4:	fa09 f202 	lsl.w	r2, r9, r2
 80076d8:	420a      	tst	r2, r1
 80076da:	d003      	beq.n	80076e4 <__gethex+0x1ac>
 80076dc:	454b      	cmp	r3, r9
 80076de:	dc36      	bgt.n	800774e <__gethex+0x216>
 80076e0:	f04f 0902 	mov.w	r9, #2
 80076e4:	4629      	mov	r1, r5
 80076e6:	4620      	mov	r0, r4
 80076e8:	f7ff febe 	bl	8007468 <rshift>
 80076ec:	442f      	add	r7, r5
 80076ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076f2:	42bb      	cmp	r3, r7
 80076f4:	da42      	bge.n	800777c <__gethex+0x244>
 80076f6:	9801      	ldr	r0, [sp, #4]
 80076f8:	4621      	mov	r1, r4
 80076fa:	f000 fb9b 	bl	8007e34 <_Bfree>
 80076fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007700:	2300      	movs	r3, #0
 8007702:	6013      	str	r3, [r2, #0]
 8007704:	25a3      	movs	r5, #163	@ 0xa3
 8007706:	e793      	b.n	8007630 <__gethex+0xf8>
 8007708:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800770c:	2a2e      	cmp	r2, #46	@ 0x2e
 800770e:	d012      	beq.n	8007736 <__gethex+0x1fe>
 8007710:	2b20      	cmp	r3, #32
 8007712:	d104      	bne.n	800771e <__gethex+0x1e6>
 8007714:	f845 bb04 	str.w	fp, [r5], #4
 8007718:	f04f 0b00 	mov.w	fp, #0
 800771c:	465b      	mov	r3, fp
 800771e:	7830      	ldrb	r0, [r6, #0]
 8007720:	9303      	str	r3, [sp, #12]
 8007722:	f7ff fef3 	bl	800750c <__hexdig_fun>
 8007726:	9b03      	ldr	r3, [sp, #12]
 8007728:	f000 000f 	and.w	r0, r0, #15
 800772c:	4098      	lsls	r0, r3
 800772e:	ea4b 0b00 	orr.w	fp, fp, r0
 8007732:	3304      	adds	r3, #4
 8007734:	e7ae      	b.n	8007694 <__gethex+0x15c>
 8007736:	45b1      	cmp	r9, r6
 8007738:	d8ea      	bhi.n	8007710 <__gethex+0x1d8>
 800773a:	492b      	ldr	r1, [pc, #172]	@ (80077e8 <__gethex+0x2b0>)
 800773c:	9303      	str	r3, [sp, #12]
 800773e:	2201      	movs	r2, #1
 8007740:	4630      	mov	r0, r6
 8007742:	f7ff fe38 	bl	80073b6 <strncmp>
 8007746:	9b03      	ldr	r3, [sp, #12]
 8007748:	2800      	cmp	r0, #0
 800774a:	d1e1      	bne.n	8007710 <__gethex+0x1d8>
 800774c:	e7a2      	b.n	8007694 <__gethex+0x15c>
 800774e:	1ea9      	subs	r1, r5, #2
 8007750:	4620      	mov	r0, r4
 8007752:	f000 ffb8 	bl	80086c6 <__any_on>
 8007756:	2800      	cmp	r0, #0
 8007758:	d0c2      	beq.n	80076e0 <__gethex+0x1a8>
 800775a:	f04f 0903 	mov.w	r9, #3
 800775e:	e7c1      	b.n	80076e4 <__gethex+0x1ac>
 8007760:	da09      	bge.n	8007776 <__gethex+0x23e>
 8007762:	1b75      	subs	r5, r6, r5
 8007764:	4621      	mov	r1, r4
 8007766:	9801      	ldr	r0, [sp, #4]
 8007768:	462a      	mov	r2, r5
 800776a:	f000 fd73 	bl	8008254 <__lshift>
 800776e:	1b7f      	subs	r7, r7, r5
 8007770:	4604      	mov	r4, r0
 8007772:	f100 0a14 	add.w	sl, r0, #20
 8007776:	f04f 0900 	mov.w	r9, #0
 800777a:	e7b8      	b.n	80076ee <__gethex+0x1b6>
 800777c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007780:	42bd      	cmp	r5, r7
 8007782:	dd6f      	ble.n	8007864 <__gethex+0x32c>
 8007784:	1bed      	subs	r5, r5, r7
 8007786:	42ae      	cmp	r6, r5
 8007788:	dc34      	bgt.n	80077f4 <__gethex+0x2bc>
 800778a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800778e:	2b02      	cmp	r3, #2
 8007790:	d022      	beq.n	80077d8 <__gethex+0x2a0>
 8007792:	2b03      	cmp	r3, #3
 8007794:	d024      	beq.n	80077e0 <__gethex+0x2a8>
 8007796:	2b01      	cmp	r3, #1
 8007798:	d115      	bne.n	80077c6 <__gethex+0x28e>
 800779a:	42ae      	cmp	r6, r5
 800779c:	d113      	bne.n	80077c6 <__gethex+0x28e>
 800779e:	2e01      	cmp	r6, #1
 80077a0:	d10b      	bne.n	80077ba <__gethex+0x282>
 80077a2:	9a02      	ldr	r2, [sp, #8]
 80077a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80077a8:	6013      	str	r3, [r2, #0]
 80077aa:	2301      	movs	r3, #1
 80077ac:	6123      	str	r3, [r4, #16]
 80077ae:	f8ca 3000 	str.w	r3, [sl]
 80077b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077b4:	2562      	movs	r5, #98	@ 0x62
 80077b6:	601c      	str	r4, [r3, #0]
 80077b8:	e73a      	b.n	8007630 <__gethex+0xf8>
 80077ba:	1e71      	subs	r1, r6, #1
 80077bc:	4620      	mov	r0, r4
 80077be:	f000 ff82 	bl	80086c6 <__any_on>
 80077c2:	2800      	cmp	r0, #0
 80077c4:	d1ed      	bne.n	80077a2 <__gethex+0x26a>
 80077c6:	9801      	ldr	r0, [sp, #4]
 80077c8:	4621      	mov	r1, r4
 80077ca:	f000 fb33 	bl	8007e34 <_Bfree>
 80077ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80077d0:	2300      	movs	r3, #0
 80077d2:	6013      	str	r3, [r2, #0]
 80077d4:	2550      	movs	r5, #80	@ 0x50
 80077d6:	e72b      	b.n	8007630 <__gethex+0xf8>
 80077d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1f3      	bne.n	80077c6 <__gethex+0x28e>
 80077de:	e7e0      	b.n	80077a2 <__gethex+0x26a>
 80077e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1dd      	bne.n	80077a2 <__gethex+0x26a>
 80077e6:	e7ee      	b.n	80077c6 <__gethex+0x28e>
 80077e8:	0800922c 	.word	0x0800922c
 80077ec:	08009242 	.word	0x08009242
 80077f0:	08009253 	.word	0x08009253
 80077f4:	1e6f      	subs	r7, r5, #1
 80077f6:	f1b9 0f00 	cmp.w	r9, #0
 80077fa:	d130      	bne.n	800785e <__gethex+0x326>
 80077fc:	b127      	cbz	r7, 8007808 <__gethex+0x2d0>
 80077fe:	4639      	mov	r1, r7
 8007800:	4620      	mov	r0, r4
 8007802:	f000 ff60 	bl	80086c6 <__any_on>
 8007806:	4681      	mov	r9, r0
 8007808:	117a      	asrs	r2, r7, #5
 800780a:	2301      	movs	r3, #1
 800780c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007810:	f007 071f 	and.w	r7, r7, #31
 8007814:	40bb      	lsls	r3, r7
 8007816:	4213      	tst	r3, r2
 8007818:	4629      	mov	r1, r5
 800781a:	4620      	mov	r0, r4
 800781c:	bf18      	it	ne
 800781e:	f049 0902 	orrne.w	r9, r9, #2
 8007822:	f7ff fe21 	bl	8007468 <rshift>
 8007826:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800782a:	1b76      	subs	r6, r6, r5
 800782c:	2502      	movs	r5, #2
 800782e:	f1b9 0f00 	cmp.w	r9, #0
 8007832:	d047      	beq.n	80078c4 <__gethex+0x38c>
 8007834:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007838:	2b02      	cmp	r3, #2
 800783a:	d015      	beq.n	8007868 <__gethex+0x330>
 800783c:	2b03      	cmp	r3, #3
 800783e:	d017      	beq.n	8007870 <__gethex+0x338>
 8007840:	2b01      	cmp	r3, #1
 8007842:	d109      	bne.n	8007858 <__gethex+0x320>
 8007844:	f019 0f02 	tst.w	r9, #2
 8007848:	d006      	beq.n	8007858 <__gethex+0x320>
 800784a:	f8da 3000 	ldr.w	r3, [sl]
 800784e:	ea49 0903 	orr.w	r9, r9, r3
 8007852:	f019 0f01 	tst.w	r9, #1
 8007856:	d10e      	bne.n	8007876 <__gethex+0x33e>
 8007858:	f045 0510 	orr.w	r5, r5, #16
 800785c:	e032      	b.n	80078c4 <__gethex+0x38c>
 800785e:	f04f 0901 	mov.w	r9, #1
 8007862:	e7d1      	b.n	8007808 <__gethex+0x2d0>
 8007864:	2501      	movs	r5, #1
 8007866:	e7e2      	b.n	800782e <__gethex+0x2f6>
 8007868:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800786a:	f1c3 0301 	rsb	r3, r3, #1
 800786e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007870:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007872:	2b00      	cmp	r3, #0
 8007874:	d0f0      	beq.n	8007858 <__gethex+0x320>
 8007876:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800787a:	f104 0314 	add.w	r3, r4, #20
 800787e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007882:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007886:	f04f 0c00 	mov.w	ip, #0
 800788a:	4618      	mov	r0, r3
 800788c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007890:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8007894:	d01b      	beq.n	80078ce <__gethex+0x396>
 8007896:	3201      	adds	r2, #1
 8007898:	6002      	str	r2, [r0, #0]
 800789a:	2d02      	cmp	r5, #2
 800789c:	f104 0314 	add.w	r3, r4, #20
 80078a0:	d13c      	bne.n	800791c <__gethex+0x3e4>
 80078a2:	f8d8 2000 	ldr.w	r2, [r8]
 80078a6:	3a01      	subs	r2, #1
 80078a8:	42b2      	cmp	r2, r6
 80078aa:	d109      	bne.n	80078c0 <__gethex+0x388>
 80078ac:	1171      	asrs	r1, r6, #5
 80078ae:	2201      	movs	r2, #1
 80078b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80078b4:	f006 061f 	and.w	r6, r6, #31
 80078b8:	fa02 f606 	lsl.w	r6, r2, r6
 80078bc:	421e      	tst	r6, r3
 80078be:	d13a      	bne.n	8007936 <__gethex+0x3fe>
 80078c0:	f045 0520 	orr.w	r5, r5, #32
 80078c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078c6:	601c      	str	r4, [r3, #0]
 80078c8:	9b02      	ldr	r3, [sp, #8]
 80078ca:	601f      	str	r7, [r3, #0]
 80078cc:	e6b0      	b.n	8007630 <__gethex+0xf8>
 80078ce:	4299      	cmp	r1, r3
 80078d0:	f843 cc04 	str.w	ip, [r3, #-4]
 80078d4:	d8d9      	bhi.n	800788a <__gethex+0x352>
 80078d6:	68a3      	ldr	r3, [r4, #8]
 80078d8:	459b      	cmp	fp, r3
 80078da:	db17      	blt.n	800790c <__gethex+0x3d4>
 80078dc:	6861      	ldr	r1, [r4, #4]
 80078de:	9801      	ldr	r0, [sp, #4]
 80078e0:	3101      	adds	r1, #1
 80078e2:	f000 fa67 	bl	8007db4 <_Balloc>
 80078e6:	4681      	mov	r9, r0
 80078e8:	b918      	cbnz	r0, 80078f2 <__gethex+0x3ba>
 80078ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007954 <__gethex+0x41c>)
 80078ec:	4602      	mov	r2, r0
 80078ee:	2184      	movs	r1, #132	@ 0x84
 80078f0:	e6c5      	b.n	800767e <__gethex+0x146>
 80078f2:	6922      	ldr	r2, [r4, #16]
 80078f4:	3202      	adds	r2, #2
 80078f6:	f104 010c 	add.w	r1, r4, #12
 80078fa:	0092      	lsls	r2, r2, #2
 80078fc:	300c      	adds	r0, #12
 80078fe:	f7ff fd9a 	bl	8007436 <memcpy>
 8007902:	4621      	mov	r1, r4
 8007904:	9801      	ldr	r0, [sp, #4]
 8007906:	f000 fa95 	bl	8007e34 <_Bfree>
 800790a:	464c      	mov	r4, r9
 800790c:	6923      	ldr	r3, [r4, #16]
 800790e:	1c5a      	adds	r2, r3, #1
 8007910:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007914:	6122      	str	r2, [r4, #16]
 8007916:	2201      	movs	r2, #1
 8007918:	615a      	str	r2, [r3, #20]
 800791a:	e7be      	b.n	800789a <__gethex+0x362>
 800791c:	6922      	ldr	r2, [r4, #16]
 800791e:	455a      	cmp	r2, fp
 8007920:	dd0b      	ble.n	800793a <__gethex+0x402>
 8007922:	2101      	movs	r1, #1
 8007924:	4620      	mov	r0, r4
 8007926:	f7ff fd9f 	bl	8007468 <rshift>
 800792a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800792e:	3701      	adds	r7, #1
 8007930:	42bb      	cmp	r3, r7
 8007932:	f6ff aee0 	blt.w	80076f6 <__gethex+0x1be>
 8007936:	2501      	movs	r5, #1
 8007938:	e7c2      	b.n	80078c0 <__gethex+0x388>
 800793a:	f016 061f 	ands.w	r6, r6, #31
 800793e:	d0fa      	beq.n	8007936 <__gethex+0x3fe>
 8007940:	4453      	add	r3, sl
 8007942:	f1c6 0620 	rsb	r6, r6, #32
 8007946:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800794a:	f000 fb25 	bl	8007f98 <__hi0bits>
 800794e:	42b0      	cmp	r0, r6
 8007950:	dbe7      	blt.n	8007922 <__gethex+0x3ea>
 8007952:	e7f0      	b.n	8007936 <__gethex+0x3fe>
 8007954:	08009242 	.word	0x08009242

08007958 <L_shift>:
 8007958:	f1c2 0208 	rsb	r2, r2, #8
 800795c:	0092      	lsls	r2, r2, #2
 800795e:	b570      	push	{r4, r5, r6, lr}
 8007960:	f1c2 0620 	rsb	r6, r2, #32
 8007964:	6843      	ldr	r3, [r0, #4]
 8007966:	6804      	ldr	r4, [r0, #0]
 8007968:	fa03 f506 	lsl.w	r5, r3, r6
 800796c:	432c      	orrs	r4, r5
 800796e:	40d3      	lsrs	r3, r2
 8007970:	6004      	str	r4, [r0, #0]
 8007972:	f840 3f04 	str.w	r3, [r0, #4]!
 8007976:	4288      	cmp	r0, r1
 8007978:	d3f4      	bcc.n	8007964 <L_shift+0xc>
 800797a:	bd70      	pop	{r4, r5, r6, pc}

0800797c <__match>:
 800797c:	b530      	push	{r4, r5, lr}
 800797e:	6803      	ldr	r3, [r0, #0]
 8007980:	3301      	adds	r3, #1
 8007982:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007986:	b914      	cbnz	r4, 800798e <__match+0x12>
 8007988:	6003      	str	r3, [r0, #0]
 800798a:	2001      	movs	r0, #1
 800798c:	bd30      	pop	{r4, r5, pc}
 800798e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007992:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007996:	2d19      	cmp	r5, #25
 8007998:	bf98      	it	ls
 800799a:	3220      	addls	r2, #32
 800799c:	42a2      	cmp	r2, r4
 800799e:	d0f0      	beq.n	8007982 <__match+0x6>
 80079a0:	2000      	movs	r0, #0
 80079a2:	e7f3      	b.n	800798c <__match+0x10>

080079a4 <__hexnan>:
 80079a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a8:	680b      	ldr	r3, [r1, #0]
 80079aa:	6801      	ldr	r1, [r0, #0]
 80079ac:	115e      	asrs	r6, r3, #5
 80079ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80079b2:	f013 031f 	ands.w	r3, r3, #31
 80079b6:	b087      	sub	sp, #28
 80079b8:	bf18      	it	ne
 80079ba:	3604      	addne	r6, #4
 80079bc:	2500      	movs	r5, #0
 80079be:	1f37      	subs	r7, r6, #4
 80079c0:	4682      	mov	sl, r0
 80079c2:	4690      	mov	r8, r2
 80079c4:	9301      	str	r3, [sp, #4]
 80079c6:	f846 5c04 	str.w	r5, [r6, #-4]
 80079ca:	46b9      	mov	r9, r7
 80079cc:	463c      	mov	r4, r7
 80079ce:	9502      	str	r5, [sp, #8]
 80079d0:	46ab      	mov	fp, r5
 80079d2:	784a      	ldrb	r2, [r1, #1]
 80079d4:	1c4b      	adds	r3, r1, #1
 80079d6:	9303      	str	r3, [sp, #12]
 80079d8:	b342      	cbz	r2, 8007a2c <__hexnan+0x88>
 80079da:	4610      	mov	r0, r2
 80079dc:	9105      	str	r1, [sp, #20]
 80079de:	9204      	str	r2, [sp, #16]
 80079e0:	f7ff fd94 	bl	800750c <__hexdig_fun>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	d151      	bne.n	8007a8c <__hexnan+0xe8>
 80079e8:	9a04      	ldr	r2, [sp, #16]
 80079ea:	9905      	ldr	r1, [sp, #20]
 80079ec:	2a20      	cmp	r2, #32
 80079ee:	d818      	bhi.n	8007a22 <__hexnan+0x7e>
 80079f0:	9b02      	ldr	r3, [sp, #8]
 80079f2:	459b      	cmp	fp, r3
 80079f4:	dd13      	ble.n	8007a1e <__hexnan+0x7a>
 80079f6:	454c      	cmp	r4, r9
 80079f8:	d206      	bcs.n	8007a08 <__hexnan+0x64>
 80079fa:	2d07      	cmp	r5, #7
 80079fc:	dc04      	bgt.n	8007a08 <__hexnan+0x64>
 80079fe:	462a      	mov	r2, r5
 8007a00:	4649      	mov	r1, r9
 8007a02:	4620      	mov	r0, r4
 8007a04:	f7ff ffa8 	bl	8007958 <L_shift>
 8007a08:	4544      	cmp	r4, r8
 8007a0a:	d952      	bls.n	8007ab2 <__hexnan+0x10e>
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	f1a4 0904 	sub.w	r9, r4, #4
 8007a12:	f844 3c04 	str.w	r3, [r4, #-4]
 8007a16:	f8cd b008 	str.w	fp, [sp, #8]
 8007a1a:	464c      	mov	r4, r9
 8007a1c:	461d      	mov	r5, r3
 8007a1e:	9903      	ldr	r1, [sp, #12]
 8007a20:	e7d7      	b.n	80079d2 <__hexnan+0x2e>
 8007a22:	2a29      	cmp	r2, #41	@ 0x29
 8007a24:	d157      	bne.n	8007ad6 <__hexnan+0x132>
 8007a26:	3102      	adds	r1, #2
 8007a28:	f8ca 1000 	str.w	r1, [sl]
 8007a2c:	f1bb 0f00 	cmp.w	fp, #0
 8007a30:	d051      	beq.n	8007ad6 <__hexnan+0x132>
 8007a32:	454c      	cmp	r4, r9
 8007a34:	d206      	bcs.n	8007a44 <__hexnan+0xa0>
 8007a36:	2d07      	cmp	r5, #7
 8007a38:	dc04      	bgt.n	8007a44 <__hexnan+0xa0>
 8007a3a:	462a      	mov	r2, r5
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	4620      	mov	r0, r4
 8007a40:	f7ff ff8a 	bl	8007958 <L_shift>
 8007a44:	4544      	cmp	r4, r8
 8007a46:	d936      	bls.n	8007ab6 <__hexnan+0x112>
 8007a48:	f1a8 0204 	sub.w	r2, r8, #4
 8007a4c:	4623      	mov	r3, r4
 8007a4e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007a52:	f842 1f04 	str.w	r1, [r2, #4]!
 8007a56:	429f      	cmp	r7, r3
 8007a58:	d2f9      	bcs.n	8007a4e <__hexnan+0xaa>
 8007a5a:	1b3b      	subs	r3, r7, r4
 8007a5c:	f023 0303 	bic.w	r3, r3, #3
 8007a60:	3304      	adds	r3, #4
 8007a62:	3401      	adds	r4, #1
 8007a64:	3e03      	subs	r6, #3
 8007a66:	42b4      	cmp	r4, r6
 8007a68:	bf88      	it	hi
 8007a6a:	2304      	movhi	r3, #4
 8007a6c:	4443      	add	r3, r8
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f843 2b04 	str.w	r2, [r3], #4
 8007a74:	429f      	cmp	r7, r3
 8007a76:	d2fb      	bcs.n	8007a70 <__hexnan+0xcc>
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	b91b      	cbnz	r3, 8007a84 <__hexnan+0xe0>
 8007a7c:	4547      	cmp	r7, r8
 8007a7e:	d128      	bne.n	8007ad2 <__hexnan+0x12e>
 8007a80:	2301      	movs	r3, #1
 8007a82:	603b      	str	r3, [r7, #0]
 8007a84:	2005      	movs	r0, #5
 8007a86:	b007      	add	sp, #28
 8007a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a8c:	3501      	adds	r5, #1
 8007a8e:	2d08      	cmp	r5, #8
 8007a90:	f10b 0b01 	add.w	fp, fp, #1
 8007a94:	dd06      	ble.n	8007aa4 <__hexnan+0x100>
 8007a96:	4544      	cmp	r4, r8
 8007a98:	d9c1      	bls.n	8007a1e <__hexnan+0x7a>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007aa0:	2501      	movs	r5, #1
 8007aa2:	3c04      	subs	r4, #4
 8007aa4:	6822      	ldr	r2, [r4, #0]
 8007aa6:	f000 000f 	and.w	r0, r0, #15
 8007aaa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007aae:	6020      	str	r0, [r4, #0]
 8007ab0:	e7b5      	b.n	8007a1e <__hexnan+0x7a>
 8007ab2:	2508      	movs	r5, #8
 8007ab4:	e7b3      	b.n	8007a1e <__hexnan+0x7a>
 8007ab6:	9b01      	ldr	r3, [sp, #4]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d0dd      	beq.n	8007a78 <__hexnan+0xd4>
 8007abc:	f1c3 0320 	rsb	r3, r3, #32
 8007ac0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ac4:	40da      	lsrs	r2, r3
 8007ac6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007aca:	4013      	ands	r3, r2
 8007acc:	f846 3c04 	str.w	r3, [r6, #-4]
 8007ad0:	e7d2      	b.n	8007a78 <__hexnan+0xd4>
 8007ad2:	3f04      	subs	r7, #4
 8007ad4:	e7d0      	b.n	8007a78 <__hexnan+0xd4>
 8007ad6:	2004      	movs	r0, #4
 8007ad8:	e7d5      	b.n	8007a86 <__hexnan+0xe2>
	...

08007adc <sbrk_aligned>:
 8007adc:	b570      	push	{r4, r5, r6, lr}
 8007ade:	4e0f      	ldr	r6, [pc, #60]	@ (8007b1c <sbrk_aligned+0x40>)
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	6831      	ldr	r1, [r6, #0]
 8007ae4:	4605      	mov	r5, r0
 8007ae6:	b911      	cbnz	r1, 8007aee <sbrk_aligned+0x12>
 8007ae8:	f000 fe82 	bl	80087f0 <_sbrk_r>
 8007aec:	6030      	str	r0, [r6, #0]
 8007aee:	4621      	mov	r1, r4
 8007af0:	4628      	mov	r0, r5
 8007af2:	f000 fe7d 	bl	80087f0 <_sbrk_r>
 8007af6:	1c43      	adds	r3, r0, #1
 8007af8:	d103      	bne.n	8007b02 <sbrk_aligned+0x26>
 8007afa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007afe:	4620      	mov	r0, r4
 8007b00:	bd70      	pop	{r4, r5, r6, pc}
 8007b02:	1cc4      	adds	r4, r0, #3
 8007b04:	f024 0403 	bic.w	r4, r4, #3
 8007b08:	42a0      	cmp	r0, r4
 8007b0a:	d0f8      	beq.n	8007afe <sbrk_aligned+0x22>
 8007b0c:	1a21      	subs	r1, r4, r0
 8007b0e:	4628      	mov	r0, r5
 8007b10:	f000 fe6e 	bl	80087f0 <_sbrk_r>
 8007b14:	3001      	adds	r0, #1
 8007b16:	d1f2      	bne.n	8007afe <sbrk_aligned+0x22>
 8007b18:	e7ef      	b.n	8007afa <sbrk_aligned+0x1e>
 8007b1a:	bf00      	nop
 8007b1c:	20000638 	.word	0x20000638

08007b20 <_malloc_r>:
 8007b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b24:	1ccd      	adds	r5, r1, #3
 8007b26:	f025 0503 	bic.w	r5, r5, #3
 8007b2a:	3508      	adds	r5, #8
 8007b2c:	2d0c      	cmp	r5, #12
 8007b2e:	bf38      	it	cc
 8007b30:	250c      	movcc	r5, #12
 8007b32:	2d00      	cmp	r5, #0
 8007b34:	4606      	mov	r6, r0
 8007b36:	db01      	blt.n	8007b3c <_malloc_r+0x1c>
 8007b38:	42a9      	cmp	r1, r5
 8007b3a:	d904      	bls.n	8007b46 <_malloc_r+0x26>
 8007b3c:	230c      	movs	r3, #12
 8007b3e:	6033      	str	r3, [r6, #0]
 8007b40:	2000      	movs	r0, #0
 8007b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c1c <_malloc_r+0xfc>
 8007b4a:	f000 f927 	bl	8007d9c <__malloc_lock>
 8007b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8007b52:	461c      	mov	r4, r3
 8007b54:	bb44      	cbnz	r4, 8007ba8 <_malloc_r+0x88>
 8007b56:	4629      	mov	r1, r5
 8007b58:	4630      	mov	r0, r6
 8007b5a:	f7ff ffbf 	bl	8007adc <sbrk_aligned>
 8007b5e:	1c43      	adds	r3, r0, #1
 8007b60:	4604      	mov	r4, r0
 8007b62:	d158      	bne.n	8007c16 <_malloc_r+0xf6>
 8007b64:	f8d8 4000 	ldr.w	r4, [r8]
 8007b68:	4627      	mov	r7, r4
 8007b6a:	2f00      	cmp	r7, #0
 8007b6c:	d143      	bne.n	8007bf6 <_malloc_r+0xd6>
 8007b6e:	2c00      	cmp	r4, #0
 8007b70:	d04b      	beq.n	8007c0a <_malloc_r+0xea>
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	4639      	mov	r1, r7
 8007b76:	4630      	mov	r0, r6
 8007b78:	eb04 0903 	add.w	r9, r4, r3
 8007b7c:	f000 fe38 	bl	80087f0 <_sbrk_r>
 8007b80:	4581      	cmp	r9, r0
 8007b82:	d142      	bne.n	8007c0a <_malloc_r+0xea>
 8007b84:	6821      	ldr	r1, [r4, #0]
 8007b86:	1a6d      	subs	r5, r5, r1
 8007b88:	4629      	mov	r1, r5
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f7ff ffa6 	bl	8007adc <sbrk_aligned>
 8007b90:	3001      	adds	r0, #1
 8007b92:	d03a      	beq.n	8007c0a <_malloc_r+0xea>
 8007b94:	6823      	ldr	r3, [r4, #0]
 8007b96:	442b      	add	r3, r5
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	bb62      	cbnz	r2, 8007bfc <_malloc_r+0xdc>
 8007ba2:	f8c8 7000 	str.w	r7, [r8]
 8007ba6:	e00f      	b.n	8007bc8 <_malloc_r+0xa8>
 8007ba8:	6822      	ldr	r2, [r4, #0]
 8007baa:	1b52      	subs	r2, r2, r5
 8007bac:	d420      	bmi.n	8007bf0 <_malloc_r+0xd0>
 8007bae:	2a0b      	cmp	r2, #11
 8007bb0:	d917      	bls.n	8007be2 <_malloc_r+0xc2>
 8007bb2:	1961      	adds	r1, r4, r5
 8007bb4:	42a3      	cmp	r3, r4
 8007bb6:	6025      	str	r5, [r4, #0]
 8007bb8:	bf18      	it	ne
 8007bba:	6059      	strne	r1, [r3, #4]
 8007bbc:	6863      	ldr	r3, [r4, #4]
 8007bbe:	bf08      	it	eq
 8007bc0:	f8c8 1000 	streq.w	r1, [r8]
 8007bc4:	5162      	str	r2, [r4, r5]
 8007bc6:	604b      	str	r3, [r1, #4]
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f000 f8ed 	bl	8007da8 <__malloc_unlock>
 8007bce:	f104 000b 	add.w	r0, r4, #11
 8007bd2:	1d23      	adds	r3, r4, #4
 8007bd4:	f020 0007 	bic.w	r0, r0, #7
 8007bd8:	1ac2      	subs	r2, r0, r3
 8007bda:	bf1c      	itt	ne
 8007bdc:	1a1b      	subne	r3, r3, r0
 8007bde:	50a3      	strne	r3, [r4, r2]
 8007be0:	e7af      	b.n	8007b42 <_malloc_r+0x22>
 8007be2:	6862      	ldr	r2, [r4, #4]
 8007be4:	42a3      	cmp	r3, r4
 8007be6:	bf0c      	ite	eq
 8007be8:	f8c8 2000 	streq.w	r2, [r8]
 8007bec:	605a      	strne	r2, [r3, #4]
 8007bee:	e7eb      	b.n	8007bc8 <_malloc_r+0xa8>
 8007bf0:	4623      	mov	r3, r4
 8007bf2:	6864      	ldr	r4, [r4, #4]
 8007bf4:	e7ae      	b.n	8007b54 <_malloc_r+0x34>
 8007bf6:	463c      	mov	r4, r7
 8007bf8:	687f      	ldr	r7, [r7, #4]
 8007bfa:	e7b6      	b.n	8007b6a <_malloc_r+0x4a>
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	42a3      	cmp	r3, r4
 8007c02:	d1fb      	bne.n	8007bfc <_malloc_r+0xdc>
 8007c04:	2300      	movs	r3, #0
 8007c06:	6053      	str	r3, [r2, #4]
 8007c08:	e7de      	b.n	8007bc8 <_malloc_r+0xa8>
 8007c0a:	230c      	movs	r3, #12
 8007c0c:	6033      	str	r3, [r6, #0]
 8007c0e:	4630      	mov	r0, r6
 8007c10:	f000 f8ca 	bl	8007da8 <__malloc_unlock>
 8007c14:	e794      	b.n	8007b40 <_malloc_r+0x20>
 8007c16:	6005      	str	r5, [r0, #0]
 8007c18:	e7d6      	b.n	8007bc8 <_malloc_r+0xa8>
 8007c1a:	bf00      	nop
 8007c1c:	2000063c 	.word	0x2000063c

08007c20 <__ascii_mbtowc>:
 8007c20:	b082      	sub	sp, #8
 8007c22:	b901      	cbnz	r1, 8007c26 <__ascii_mbtowc+0x6>
 8007c24:	a901      	add	r1, sp, #4
 8007c26:	b142      	cbz	r2, 8007c3a <__ascii_mbtowc+0x1a>
 8007c28:	b14b      	cbz	r3, 8007c3e <__ascii_mbtowc+0x1e>
 8007c2a:	7813      	ldrb	r3, [r2, #0]
 8007c2c:	600b      	str	r3, [r1, #0]
 8007c2e:	7812      	ldrb	r2, [r2, #0]
 8007c30:	1e10      	subs	r0, r2, #0
 8007c32:	bf18      	it	ne
 8007c34:	2001      	movne	r0, #1
 8007c36:	b002      	add	sp, #8
 8007c38:	4770      	bx	lr
 8007c3a:	4610      	mov	r0, r2
 8007c3c:	e7fb      	b.n	8007c36 <__ascii_mbtowc+0x16>
 8007c3e:	f06f 0001 	mvn.w	r0, #1
 8007c42:	e7f8      	b.n	8007c36 <__ascii_mbtowc+0x16>

08007c44 <__sflush_r>:
 8007c44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c4c:	0716      	lsls	r6, r2, #28
 8007c4e:	4605      	mov	r5, r0
 8007c50:	460c      	mov	r4, r1
 8007c52:	d454      	bmi.n	8007cfe <__sflush_r+0xba>
 8007c54:	684b      	ldr	r3, [r1, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	dc02      	bgt.n	8007c60 <__sflush_r+0x1c>
 8007c5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	dd48      	ble.n	8007cf2 <__sflush_r+0xae>
 8007c60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c62:	2e00      	cmp	r6, #0
 8007c64:	d045      	beq.n	8007cf2 <__sflush_r+0xae>
 8007c66:	2300      	movs	r3, #0
 8007c68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c6c:	682f      	ldr	r7, [r5, #0]
 8007c6e:	6a21      	ldr	r1, [r4, #32]
 8007c70:	602b      	str	r3, [r5, #0]
 8007c72:	d030      	beq.n	8007cd6 <__sflush_r+0x92>
 8007c74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c76:	89a3      	ldrh	r3, [r4, #12]
 8007c78:	0759      	lsls	r1, r3, #29
 8007c7a:	d505      	bpl.n	8007c88 <__sflush_r+0x44>
 8007c7c:	6863      	ldr	r3, [r4, #4]
 8007c7e:	1ad2      	subs	r2, r2, r3
 8007c80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c82:	b10b      	cbz	r3, 8007c88 <__sflush_r+0x44>
 8007c84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c86:	1ad2      	subs	r2, r2, r3
 8007c88:	2300      	movs	r3, #0
 8007c8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c8c:	6a21      	ldr	r1, [r4, #32]
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b0      	blx	r6
 8007c92:	1c43      	adds	r3, r0, #1
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	d106      	bne.n	8007ca6 <__sflush_r+0x62>
 8007c98:	6829      	ldr	r1, [r5, #0]
 8007c9a:	291d      	cmp	r1, #29
 8007c9c:	d82b      	bhi.n	8007cf6 <__sflush_r+0xb2>
 8007c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8007d48 <__sflush_r+0x104>)
 8007ca0:	40ca      	lsrs	r2, r1
 8007ca2:	07d6      	lsls	r6, r2, #31
 8007ca4:	d527      	bpl.n	8007cf6 <__sflush_r+0xb2>
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	6062      	str	r2, [r4, #4]
 8007caa:	04d9      	lsls	r1, r3, #19
 8007cac:	6922      	ldr	r2, [r4, #16]
 8007cae:	6022      	str	r2, [r4, #0]
 8007cb0:	d504      	bpl.n	8007cbc <__sflush_r+0x78>
 8007cb2:	1c42      	adds	r2, r0, #1
 8007cb4:	d101      	bne.n	8007cba <__sflush_r+0x76>
 8007cb6:	682b      	ldr	r3, [r5, #0]
 8007cb8:	b903      	cbnz	r3, 8007cbc <__sflush_r+0x78>
 8007cba:	6560      	str	r0, [r4, #84]	@ 0x54
 8007cbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cbe:	602f      	str	r7, [r5, #0]
 8007cc0:	b1b9      	cbz	r1, 8007cf2 <__sflush_r+0xae>
 8007cc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cc6:	4299      	cmp	r1, r3
 8007cc8:	d002      	beq.n	8007cd0 <__sflush_r+0x8c>
 8007cca:	4628      	mov	r0, r5
 8007ccc:	f000 fdf4 	bl	80088b8 <_free_r>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cd4:	e00d      	b.n	8007cf2 <__sflush_r+0xae>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	4628      	mov	r0, r5
 8007cda:	47b0      	blx	r6
 8007cdc:	4602      	mov	r2, r0
 8007cde:	1c50      	adds	r0, r2, #1
 8007ce0:	d1c9      	bne.n	8007c76 <__sflush_r+0x32>
 8007ce2:	682b      	ldr	r3, [r5, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0c6      	beq.n	8007c76 <__sflush_r+0x32>
 8007ce8:	2b1d      	cmp	r3, #29
 8007cea:	d001      	beq.n	8007cf0 <__sflush_r+0xac>
 8007cec:	2b16      	cmp	r3, #22
 8007cee:	d11e      	bne.n	8007d2e <__sflush_r+0xea>
 8007cf0:	602f      	str	r7, [r5, #0]
 8007cf2:	2000      	movs	r0, #0
 8007cf4:	e022      	b.n	8007d3c <__sflush_r+0xf8>
 8007cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cfa:	b21b      	sxth	r3, r3
 8007cfc:	e01b      	b.n	8007d36 <__sflush_r+0xf2>
 8007cfe:	690f      	ldr	r7, [r1, #16]
 8007d00:	2f00      	cmp	r7, #0
 8007d02:	d0f6      	beq.n	8007cf2 <__sflush_r+0xae>
 8007d04:	0793      	lsls	r3, r2, #30
 8007d06:	680e      	ldr	r6, [r1, #0]
 8007d08:	bf08      	it	eq
 8007d0a:	694b      	ldreq	r3, [r1, #20]
 8007d0c:	600f      	str	r7, [r1, #0]
 8007d0e:	bf18      	it	ne
 8007d10:	2300      	movne	r3, #0
 8007d12:	eba6 0807 	sub.w	r8, r6, r7
 8007d16:	608b      	str	r3, [r1, #8]
 8007d18:	f1b8 0f00 	cmp.w	r8, #0
 8007d1c:	dde9      	ble.n	8007cf2 <__sflush_r+0xae>
 8007d1e:	6a21      	ldr	r1, [r4, #32]
 8007d20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d22:	4643      	mov	r3, r8
 8007d24:	463a      	mov	r2, r7
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b0      	blx	r6
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	dc08      	bgt.n	8007d40 <__sflush_r+0xfc>
 8007d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d36:	81a3      	strh	r3, [r4, #12]
 8007d38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d40:	4407      	add	r7, r0
 8007d42:	eba8 0800 	sub.w	r8, r8, r0
 8007d46:	e7e7      	b.n	8007d18 <__sflush_r+0xd4>
 8007d48:	20400001 	.word	0x20400001

08007d4c <_fflush_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	690b      	ldr	r3, [r1, #16]
 8007d50:	4605      	mov	r5, r0
 8007d52:	460c      	mov	r4, r1
 8007d54:	b913      	cbnz	r3, 8007d5c <_fflush_r+0x10>
 8007d56:	2500      	movs	r5, #0
 8007d58:	4628      	mov	r0, r5
 8007d5a:	bd38      	pop	{r3, r4, r5, pc}
 8007d5c:	b118      	cbz	r0, 8007d66 <_fflush_r+0x1a>
 8007d5e:	6a03      	ldr	r3, [r0, #32]
 8007d60:	b90b      	cbnz	r3, 8007d66 <_fflush_r+0x1a>
 8007d62:	f7fe fccd 	bl	8006700 <__sinit>
 8007d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0f3      	beq.n	8007d56 <_fflush_r+0xa>
 8007d6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d70:	07d0      	lsls	r0, r2, #31
 8007d72:	d404      	bmi.n	8007d7e <_fflush_r+0x32>
 8007d74:	0599      	lsls	r1, r3, #22
 8007d76:	d402      	bmi.n	8007d7e <_fflush_r+0x32>
 8007d78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d7a:	f7ff fb5a 	bl	8007432 <__retarget_lock_acquire_recursive>
 8007d7e:	4628      	mov	r0, r5
 8007d80:	4621      	mov	r1, r4
 8007d82:	f7ff ff5f 	bl	8007c44 <__sflush_r>
 8007d86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d88:	07da      	lsls	r2, r3, #31
 8007d8a:	4605      	mov	r5, r0
 8007d8c:	d4e4      	bmi.n	8007d58 <_fflush_r+0xc>
 8007d8e:	89a3      	ldrh	r3, [r4, #12]
 8007d90:	059b      	lsls	r3, r3, #22
 8007d92:	d4e1      	bmi.n	8007d58 <_fflush_r+0xc>
 8007d94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d96:	f7ff fb4d 	bl	8007434 <__retarget_lock_release_recursive>
 8007d9a:	e7dd      	b.n	8007d58 <_fflush_r+0xc>

08007d9c <__malloc_lock>:
 8007d9c:	4801      	ldr	r0, [pc, #4]	@ (8007da4 <__malloc_lock+0x8>)
 8007d9e:	f7ff bb48 	b.w	8007432 <__retarget_lock_acquire_recursive>
 8007da2:	bf00      	nop
 8007da4:	20000634 	.word	0x20000634

08007da8 <__malloc_unlock>:
 8007da8:	4801      	ldr	r0, [pc, #4]	@ (8007db0 <__malloc_unlock+0x8>)
 8007daa:	f7ff bb43 	b.w	8007434 <__retarget_lock_release_recursive>
 8007dae:	bf00      	nop
 8007db0:	20000634 	.word	0x20000634

08007db4 <_Balloc>:
 8007db4:	b570      	push	{r4, r5, r6, lr}
 8007db6:	69c6      	ldr	r6, [r0, #28]
 8007db8:	4604      	mov	r4, r0
 8007dba:	460d      	mov	r5, r1
 8007dbc:	b976      	cbnz	r6, 8007ddc <_Balloc+0x28>
 8007dbe:	2010      	movs	r0, #16
 8007dc0:	f000 fdc4 	bl	800894c <malloc>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	61e0      	str	r0, [r4, #28]
 8007dc8:	b920      	cbnz	r0, 8007dd4 <_Balloc+0x20>
 8007dca:	4b18      	ldr	r3, [pc, #96]	@ (8007e2c <_Balloc+0x78>)
 8007dcc:	4818      	ldr	r0, [pc, #96]	@ (8007e30 <_Balloc+0x7c>)
 8007dce:	216b      	movs	r1, #107	@ 0x6b
 8007dd0:	f000 fd40 	bl	8008854 <__assert_func>
 8007dd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dd8:	6006      	str	r6, [r0, #0]
 8007dda:	60c6      	str	r6, [r0, #12]
 8007ddc:	69e6      	ldr	r6, [r4, #28]
 8007dde:	68f3      	ldr	r3, [r6, #12]
 8007de0:	b183      	cbz	r3, 8007e04 <_Balloc+0x50>
 8007de2:	69e3      	ldr	r3, [r4, #28]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007dea:	b9b8      	cbnz	r0, 8007e1c <_Balloc+0x68>
 8007dec:	2101      	movs	r1, #1
 8007dee:	fa01 f605 	lsl.w	r6, r1, r5
 8007df2:	1d72      	adds	r2, r6, #5
 8007df4:	0092      	lsls	r2, r2, #2
 8007df6:	4620      	mov	r0, r4
 8007df8:	f000 fd4a 	bl	8008890 <_calloc_r>
 8007dfc:	b160      	cbz	r0, 8007e18 <_Balloc+0x64>
 8007dfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e02:	e00e      	b.n	8007e22 <_Balloc+0x6e>
 8007e04:	2221      	movs	r2, #33	@ 0x21
 8007e06:	2104      	movs	r1, #4
 8007e08:	4620      	mov	r0, r4
 8007e0a:	f000 fd41 	bl	8008890 <_calloc_r>
 8007e0e:	69e3      	ldr	r3, [r4, #28]
 8007e10:	60f0      	str	r0, [r6, #12]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1e4      	bne.n	8007de2 <_Balloc+0x2e>
 8007e18:	2000      	movs	r0, #0
 8007e1a:	bd70      	pop	{r4, r5, r6, pc}
 8007e1c:	6802      	ldr	r2, [r0, #0]
 8007e1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e22:	2300      	movs	r3, #0
 8007e24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e28:	e7f7      	b.n	8007e1a <_Balloc+0x66>
 8007e2a:	bf00      	nop
 8007e2c:	080092b3 	.word	0x080092b3
 8007e30:	080092ca 	.word	0x080092ca

08007e34 <_Bfree>:
 8007e34:	b570      	push	{r4, r5, r6, lr}
 8007e36:	69c6      	ldr	r6, [r0, #28]
 8007e38:	4605      	mov	r5, r0
 8007e3a:	460c      	mov	r4, r1
 8007e3c:	b976      	cbnz	r6, 8007e5c <_Bfree+0x28>
 8007e3e:	2010      	movs	r0, #16
 8007e40:	f000 fd84 	bl	800894c <malloc>
 8007e44:	4602      	mov	r2, r0
 8007e46:	61e8      	str	r0, [r5, #28]
 8007e48:	b920      	cbnz	r0, 8007e54 <_Bfree+0x20>
 8007e4a:	4b09      	ldr	r3, [pc, #36]	@ (8007e70 <_Bfree+0x3c>)
 8007e4c:	4809      	ldr	r0, [pc, #36]	@ (8007e74 <_Bfree+0x40>)
 8007e4e:	218f      	movs	r1, #143	@ 0x8f
 8007e50:	f000 fd00 	bl	8008854 <__assert_func>
 8007e54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e58:	6006      	str	r6, [r0, #0]
 8007e5a:	60c6      	str	r6, [r0, #12]
 8007e5c:	b13c      	cbz	r4, 8007e6e <_Bfree+0x3a>
 8007e5e:	69eb      	ldr	r3, [r5, #28]
 8007e60:	6862      	ldr	r2, [r4, #4]
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e68:	6021      	str	r1, [r4, #0]
 8007e6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e6e:	bd70      	pop	{r4, r5, r6, pc}
 8007e70:	080092b3 	.word	0x080092b3
 8007e74:	080092ca 	.word	0x080092ca

08007e78 <__multadd>:
 8007e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e7c:	690d      	ldr	r5, [r1, #16]
 8007e7e:	4607      	mov	r7, r0
 8007e80:	460c      	mov	r4, r1
 8007e82:	461e      	mov	r6, r3
 8007e84:	f101 0c14 	add.w	ip, r1, #20
 8007e88:	2000      	movs	r0, #0
 8007e8a:	f8dc 3000 	ldr.w	r3, [ip]
 8007e8e:	b299      	uxth	r1, r3
 8007e90:	fb02 6101 	mla	r1, r2, r1, r6
 8007e94:	0c1e      	lsrs	r6, r3, #16
 8007e96:	0c0b      	lsrs	r3, r1, #16
 8007e98:	fb02 3306 	mla	r3, r2, r6, r3
 8007e9c:	b289      	uxth	r1, r1
 8007e9e:	3001      	adds	r0, #1
 8007ea0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ea4:	4285      	cmp	r5, r0
 8007ea6:	f84c 1b04 	str.w	r1, [ip], #4
 8007eaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007eae:	dcec      	bgt.n	8007e8a <__multadd+0x12>
 8007eb0:	b30e      	cbz	r6, 8007ef6 <__multadd+0x7e>
 8007eb2:	68a3      	ldr	r3, [r4, #8]
 8007eb4:	42ab      	cmp	r3, r5
 8007eb6:	dc19      	bgt.n	8007eec <__multadd+0x74>
 8007eb8:	6861      	ldr	r1, [r4, #4]
 8007eba:	4638      	mov	r0, r7
 8007ebc:	3101      	adds	r1, #1
 8007ebe:	f7ff ff79 	bl	8007db4 <_Balloc>
 8007ec2:	4680      	mov	r8, r0
 8007ec4:	b928      	cbnz	r0, 8007ed2 <__multadd+0x5a>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8007efc <__multadd+0x84>)
 8007eca:	480d      	ldr	r0, [pc, #52]	@ (8007f00 <__multadd+0x88>)
 8007ecc:	21ba      	movs	r1, #186	@ 0xba
 8007ece:	f000 fcc1 	bl	8008854 <__assert_func>
 8007ed2:	6922      	ldr	r2, [r4, #16]
 8007ed4:	3202      	adds	r2, #2
 8007ed6:	f104 010c 	add.w	r1, r4, #12
 8007eda:	0092      	lsls	r2, r2, #2
 8007edc:	300c      	adds	r0, #12
 8007ede:	f7ff faaa 	bl	8007436 <memcpy>
 8007ee2:	4621      	mov	r1, r4
 8007ee4:	4638      	mov	r0, r7
 8007ee6:	f7ff ffa5 	bl	8007e34 <_Bfree>
 8007eea:	4644      	mov	r4, r8
 8007eec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ef0:	3501      	adds	r5, #1
 8007ef2:	615e      	str	r6, [r3, #20]
 8007ef4:	6125      	str	r5, [r4, #16]
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007efc:	08009242 	.word	0x08009242
 8007f00:	080092ca 	.word	0x080092ca

08007f04 <__s2b>:
 8007f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f08:	460c      	mov	r4, r1
 8007f0a:	4615      	mov	r5, r2
 8007f0c:	461f      	mov	r7, r3
 8007f0e:	2209      	movs	r2, #9
 8007f10:	3308      	adds	r3, #8
 8007f12:	4606      	mov	r6, r0
 8007f14:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f18:	2100      	movs	r1, #0
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	db09      	blt.n	8007f34 <__s2b+0x30>
 8007f20:	4630      	mov	r0, r6
 8007f22:	f7ff ff47 	bl	8007db4 <_Balloc>
 8007f26:	b940      	cbnz	r0, 8007f3a <__s2b+0x36>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	4b19      	ldr	r3, [pc, #100]	@ (8007f90 <__s2b+0x8c>)
 8007f2c:	4819      	ldr	r0, [pc, #100]	@ (8007f94 <__s2b+0x90>)
 8007f2e:	21d3      	movs	r1, #211	@ 0xd3
 8007f30:	f000 fc90 	bl	8008854 <__assert_func>
 8007f34:	0052      	lsls	r2, r2, #1
 8007f36:	3101      	adds	r1, #1
 8007f38:	e7f0      	b.n	8007f1c <__s2b+0x18>
 8007f3a:	9b08      	ldr	r3, [sp, #32]
 8007f3c:	6143      	str	r3, [r0, #20]
 8007f3e:	2d09      	cmp	r5, #9
 8007f40:	f04f 0301 	mov.w	r3, #1
 8007f44:	6103      	str	r3, [r0, #16]
 8007f46:	dd16      	ble.n	8007f76 <__s2b+0x72>
 8007f48:	f104 0909 	add.w	r9, r4, #9
 8007f4c:	46c8      	mov	r8, r9
 8007f4e:	442c      	add	r4, r5
 8007f50:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007f54:	4601      	mov	r1, r0
 8007f56:	3b30      	subs	r3, #48	@ 0x30
 8007f58:	220a      	movs	r2, #10
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	f7ff ff8c 	bl	8007e78 <__multadd>
 8007f60:	45a0      	cmp	r8, r4
 8007f62:	d1f5      	bne.n	8007f50 <__s2b+0x4c>
 8007f64:	f1a5 0408 	sub.w	r4, r5, #8
 8007f68:	444c      	add	r4, r9
 8007f6a:	1b2d      	subs	r5, r5, r4
 8007f6c:	1963      	adds	r3, r4, r5
 8007f6e:	42bb      	cmp	r3, r7
 8007f70:	db04      	blt.n	8007f7c <__s2b+0x78>
 8007f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f76:	340a      	adds	r4, #10
 8007f78:	2509      	movs	r5, #9
 8007f7a:	e7f6      	b.n	8007f6a <__s2b+0x66>
 8007f7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f80:	4601      	mov	r1, r0
 8007f82:	3b30      	subs	r3, #48	@ 0x30
 8007f84:	220a      	movs	r2, #10
 8007f86:	4630      	mov	r0, r6
 8007f88:	f7ff ff76 	bl	8007e78 <__multadd>
 8007f8c:	e7ee      	b.n	8007f6c <__s2b+0x68>
 8007f8e:	bf00      	nop
 8007f90:	08009242 	.word	0x08009242
 8007f94:	080092ca 	.word	0x080092ca

08007f98 <__hi0bits>:
 8007f98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	bf36      	itet	cc
 8007fa0:	0403      	lslcc	r3, r0, #16
 8007fa2:	2000      	movcs	r0, #0
 8007fa4:	2010      	movcc	r0, #16
 8007fa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007faa:	bf3c      	itt	cc
 8007fac:	021b      	lslcc	r3, r3, #8
 8007fae:	3008      	addcc	r0, #8
 8007fb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fb4:	bf3c      	itt	cc
 8007fb6:	011b      	lslcc	r3, r3, #4
 8007fb8:	3004      	addcc	r0, #4
 8007fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fbe:	bf3c      	itt	cc
 8007fc0:	009b      	lslcc	r3, r3, #2
 8007fc2:	3002      	addcc	r0, #2
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	db05      	blt.n	8007fd4 <__hi0bits+0x3c>
 8007fc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007fcc:	f100 0001 	add.w	r0, r0, #1
 8007fd0:	bf08      	it	eq
 8007fd2:	2020      	moveq	r0, #32
 8007fd4:	4770      	bx	lr

08007fd6 <__lo0bits>:
 8007fd6:	6803      	ldr	r3, [r0, #0]
 8007fd8:	4602      	mov	r2, r0
 8007fda:	f013 0007 	ands.w	r0, r3, #7
 8007fde:	d00b      	beq.n	8007ff8 <__lo0bits+0x22>
 8007fe0:	07d9      	lsls	r1, r3, #31
 8007fe2:	d421      	bmi.n	8008028 <__lo0bits+0x52>
 8007fe4:	0798      	lsls	r0, r3, #30
 8007fe6:	bf49      	itett	mi
 8007fe8:	085b      	lsrmi	r3, r3, #1
 8007fea:	089b      	lsrpl	r3, r3, #2
 8007fec:	2001      	movmi	r0, #1
 8007fee:	6013      	strmi	r3, [r2, #0]
 8007ff0:	bf5c      	itt	pl
 8007ff2:	6013      	strpl	r3, [r2, #0]
 8007ff4:	2002      	movpl	r0, #2
 8007ff6:	4770      	bx	lr
 8007ff8:	b299      	uxth	r1, r3
 8007ffa:	b909      	cbnz	r1, 8008000 <__lo0bits+0x2a>
 8007ffc:	0c1b      	lsrs	r3, r3, #16
 8007ffe:	2010      	movs	r0, #16
 8008000:	b2d9      	uxtb	r1, r3
 8008002:	b909      	cbnz	r1, 8008008 <__lo0bits+0x32>
 8008004:	3008      	adds	r0, #8
 8008006:	0a1b      	lsrs	r3, r3, #8
 8008008:	0719      	lsls	r1, r3, #28
 800800a:	bf04      	itt	eq
 800800c:	091b      	lsreq	r3, r3, #4
 800800e:	3004      	addeq	r0, #4
 8008010:	0799      	lsls	r1, r3, #30
 8008012:	bf04      	itt	eq
 8008014:	089b      	lsreq	r3, r3, #2
 8008016:	3002      	addeq	r0, #2
 8008018:	07d9      	lsls	r1, r3, #31
 800801a:	d403      	bmi.n	8008024 <__lo0bits+0x4e>
 800801c:	085b      	lsrs	r3, r3, #1
 800801e:	f100 0001 	add.w	r0, r0, #1
 8008022:	d003      	beq.n	800802c <__lo0bits+0x56>
 8008024:	6013      	str	r3, [r2, #0]
 8008026:	4770      	bx	lr
 8008028:	2000      	movs	r0, #0
 800802a:	4770      	bx	lr
 800802c:	2020      	movs	r0, #32
 800802e:	4770      	bx	lr

08008030 <__i2b>:
 8008030:	b510      	push	{r4, lr}
 8008032:	460c      	mov	r4, r1
 8008034:	2101      	movs	r1, #1
 8008036:	f7ff febd 	bl	8007db4 <_Balloc>
 800803a:	4602      	mov	r2, r0
 800803c:	b928      	cbnz	r0, 800804a <__i2b+0x1a>
 800803e:	4b05      	ldr	r3, [pc, #20]	@ (8008054 <__i2b+0x24>)
 8008040:	4805      	ldr	r0, [pc, #20]	@ (8008058 <__i2b+0x28>)
 8008042:	f240 1145 	movw	r1, #325	@ 0x145
 8008046:	f000 fc05 	bl	8008854 <__assert_func>
 800804a:	2301      	movs	r3, #1
 800804c:	6144      	str	r4, [r0, #20]
 800804e:	6103      	str	r3, [r0, #16]
 8008050:	bd10      	pop	{r4, pc}
 8008052:	bf00      	nop
 8008054:	08009242 	.word	0x08009242
 8008058:	080092ca 	.word	0x080092ca

0800805c <__multiply>:
 800805c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008060:	4617      	mov	r7, r2
 8008062:	690a      	ldr	r2, [r1, #16]
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	429a      	cmp	r2, r3
 8008068:	bfa8      	it	ge
 800806a:	463b      	movge	r3, r7
 800806c:	4689      	mov	r9, r1
 800806e:	bfa4      	itt	ge
 8008070:	460f      	movge	r7, r1
 8008072:	4699      	movge	r9, r3
 8008074:	693d      	ldr	r5, [r7, #16]
 8008076:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	6879      	ldr	r1, [r7, #4]
 800807e:	eb05 060a 	add.w	r6, r5, sl
 8008082:	42b3      	cmp	r3, r6
 8008084:	b085      	sub	sp, #20
 8008086:	bfb8      	it	lt
 8008088:	3101      	addlt	r1, #1
 800808a:	f7ff fe93 	bl	8007db4 <_Balloc>
 800808e:	b930      	cbnz	r0, 800809e <__multiply+0x42>
 8008090:	4602      	mov	r2, r0
 8008092:	4b41      	ldr	r3, [pc, #260]	@ (8008198 <__multiply+0x13c>)
 8008094:	4841      	ldr	r0, [pc, #260]	@ (800819c <__multiply+0x140>)
 8008096:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800809a:	f000 fbdb 	bl	8008854 <__assert_func>
 800809e:	f100 0414 	add.w	r4, r0, #20
 80080a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80080a6:	4623      	mov	r3, r4
 80080a8:	2200      	movs	r2, #0
 80080aa:	4573      	cmp	r3, lr
 80080ac:	d320      	bcc.n	80080f0 <__multiply+0x94>
 80080ae:	f107 0814 	add.w	r8, r7, #20
 80080b2:	f109 0114 	add.w	r1, r9, #20
 80080b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80080ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80080be:	9302      	str	r3, [sp, #8]
 80080c0:	1beb      	subs	r3, r5, r7
 80080c2:	3b15      	subs	r3, #21
 80080c4:	f023 0303 	bic.w	r3, r3, #3
 80080c8:	3304      	adds	r3, #4
 80080ca:	3715      	adds	r7, #21
 80080cc:	42bd      	cmp	r5, r7
 80080ce:	bf38      	it	cc
 80080d0:	2304      	movcc	r3, #4
 80080d2:	9301      	str	r3, [sp, #4]
 80080d4:	9b02      	ldr	r3, [sp, #8]
 80080d6:	9103      	str	r1, [sp, #12]
 80080d8:	428b      	cmp	r3, r1
 80080da:	d80c      	bhi.n	80080f6 <__multiply+0x9a>
 80080dc:	2e00      	cmp	r6, #0
 80080de:	dd03      	ble.n	80080e8 <__multiply+0x8c>
 80080e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d055      	beq.n	8008194 <__multiply+0x138>
 80080e8:	6106      	str	r6, [r0, #16]
 80080ea:	b005      	add	sp, #20
 80080ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f0:	f843 2b04 	str.w	r2, [r3], #4
 80080f4:	e7d9      	b.n	80080aa <__multiply+0x4e>
 80080f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80080fa:	f1ba 0f00 	cmp.w	sl, #0
 80080fe:	d01f      	beq.n	8008140 <__multiply+0xe4>
 8008100:	46c4      	mov	ip, r8
 8008102:	46a1      	mov	r9, r4
 8008104:	2700      	movs	r7, #0
 8008106:	f85c 2b04 	ldr.w	r2, [ip], #4
 800810a:	f8d9 3000 	ldr.w	r3, [r9]
 800810e:	fa1f fb82 	uxth.w	fp, r2
 8008112:	b29b      	uxth	r3, r3
 8008114:	fb0a 330b 	mla	r3, sl, fp, r3
 8008118:	443b      	add	r3, r7
 800811a:	f8d9 7000 	ldr.w	r7, [r9]
 800811e:	0c12      	lsrs	r2, r2, #16
 8008120:	0c3f      	lsrs	r7, r7, #16
 8008122:	fb0a 7202 	mla	r2, sl, r2, r7
 8008126:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800812a:	b29b      	uxth	r3, r3
 800812c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008130:	4565      	cmp	r5, ip
 8008132:	f849 3b04 	str.w	r3, [r9], #4
 8008136:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800813a:	d8e4      	bhi.n	8008106 <__multiply+0xaa>
 800813c:	9b01      	ldr	r3, [sp, #4]
 800813e:	50e7      	str	r7, [r4, r3]
 8008140:	9b03      	ldr	r3, [sp, #12]
 8008142:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008146:	3104      	adds	r1, #4
 8008148:	f1b9 0f00 	cmp.w	r9, #0
 800814c:	d020      	beq.n	8008190 <__multiply+0x134>
 800814e:	6823      	ldr	r3, [r4, #0]
 8008150:	4647      	mov	r7, r8
 8008152:	46a4      	mov	ip, r4
 8008154:	f04f 0a00 	mov.w	sl, #0
 8008158:	f8b7 b000 	ldrh.w	fp, [r7]
 800815c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008160:	fb09 220b 	mla	r2, r9, fp, r2
 8008164:	4452      	add	r2, sl
 8008166:	b29b      	uxth	r3, r3
 8008168:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800816c:	f84c 3b04 	str.w	r3, [ip], #4
 8008170:	f857 3b04 	ldr.w	r3, [r7], #4
 8008174:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008178:	f8bc 3000 	ldrh.w	r3, [ip]
 800817c:	fb09 330a 	mla	r3, r9, sl, r3
 8008180:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008184:	42bd      	cmp	r5, r7
 8008186:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800818a:	d8e5      	bhi.n	8008158 <__multiply+0xfc>
 800818c:	9a01      	ldr	r2, [sp, #4]
 800818e:	50a3      	str	r3, [r4, r2]
 8008190:	3404      	adds	r4, #4
 8008192:	e79f      	b.n	80080d4 <__multiply+0x78>
 8008194:	3e01      	subs	r6, #1
 8008196:	e7a1      	b.n	80080dc <__multiply+0x80>
 8008198:	08009242 	.word	0x08009242
 800819c:	080092ca 	.word	0x080092ca

080081a0 <__pow5mult>:
 80081a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081a4:	4615      	mov	r5, r2
 80081a6:	f012 0203 	ands.w	r2, r2, #3
 80081aa:	4607      	mov	r7, r0
 80081ac:	460e      	mov	r6, r1
 80081ae:	d007      	beq.n	80081c0 <__pow5mult+0x20>
 80081b0:	4c25      	ldr	r4, [pc, #148]	@ (8008248 <__pow5mult+0xa8>)
 80081b2:	3a01      	subs	r2, #1
 80081b4:	2300      	movs	r3, #0
 80081b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081ba:	f7ff fe5d 	bl	8007e78 <__multadd>
 80081be:	4606      	mov	r6, r0
 80081c0:	10ad      	asrs	r5, r5, #2
 80081c2:	d03d      	beq.n	8008240 <__pow5mult+0xa0>
 80081c4:	69fc      	ldr	r4, [r7, #28]
 80081c6:	b97c      	cbnz	r4, 80081e8 <__pow5mult+0x48>
 80081c8:	2010      	movs	r0, #16
 80081ca:	f000 fbbf 	bl	800894c <malloc>
 80081ce:	4602      	mov	r2, r0
 80081d0:	61f8      	str	r0, [r7, #28]
 80081d2:	b928      	cbnz	r0, 80081e0 <__pow5mult+0x40>
 80081d4:	4b1d      	ldr	r3, [pc, #116]	@ (800824c <__pow5mult+0xac>)
 80081d6:	481e      	ldr	r0, [pc, #120]	@ (8008250 <__pow5mult+0xb0>)
 80081d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80081dc:	f000 fb3a 	bl	8008854 <__assert_func>
 80081e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081e4:	6004      	str	r4, [r0, #0]
 80081e6:	60c4      	str	r4, [r0, #12]
 80081e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80081ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081f0:	b94c      	cbnz	r4, 8008206 <__pow5mult+0x66>
 80081f2:	f240 2171 	movw	r1, #625	@ 0x271
 80081f6:	4638      	mov	r0, r7
 80081f8:	f7ff ff1a 	bl	8008030 <__i2b>
 80081fc:	2300      	movs	r3, #0
 80081fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008202:	4604      	mov	r4, r0
 8008204:	6003      	str	r3, [r0, #0]
 8008206:	f04f 0900 	mov.w	r9, #0
 800820a:	07eb      	lsls	r3, r5, #31
 800820c:	d50a      	bpl.n	8008224 <__pow5mult+0x84>
 800820e:	4631      	mov	r1, r6
 8008210:	4622      	mov	r2, r4
 8008212:	4638      	mov	r0, r7
 8008214:	f7ff ff22 	bl	800805c <__multiply>
 8008218:	4631      	mov	r1, r6
 800821a:	4680      	mov	r8, r0
 800821c:	4638      	mov	r0, r7
 800821e:	f7ff fe09 	bl	8007e34 <_Bfree>
 8008222:	4646      	mov	r6, r8
 8008224:	106d      	asrs	r5, r5, #1
 8008226:	d00b      	beq.n	8008240 <__pow5mult+0xa0>
 8008228:	6820      	ldr	r0, [r4, #0]
 800822a:	b938      	cbnz	r0, 800823c <__pow5mult+0x9c>
 800822c:	4622      	mov	r2, r4
 800822e:	4621      	mov	r1, r4
 8008230:	4638      	mov	r0, r7
 8008232:	f7ff ff13 	bl	800805c <__multiply>
 8008236:	6020      	str	r0, [r4, #0]
 8008238:	f8c0 9000 	str.w	r9, [r0]
 800823c:	4604      	mov	r4, r0
 800823e:	e7e4      	b.n	800820a <__pow5mult+0x6a>
 8008240:	4630      	mov	r0, r6
 8008242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008246:	bf00      	nop
 8008248:	080094ec 	.word	0x080094ec
 800824c:	080092b3 	.word	0x080092b3
 8008250:	080092ca 	.word	0x080092ca

08008254 <__lshift>:
 8008254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008258:	460c      	mov	r4, r1
 800825a:	6849      	ldr	r1, [r1, #4]
 800825c:	6923      	ldr	r3, [r4, #16]
 800825e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008262:	68a3      	ldr	r3, [r4, #8]
 8008264:	4607      	mov	r7, r0
 8008266:	4691      	mov	r9, r2
 8008268:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800826c:	f108 0601 	add.w	r6, r8, #1
 8008270:	42b3      	cmp	r3, r6
 8008272:	db0b      	blt.n	800828c <__lshift+0x38>
 8008274:	4638      	mov	r0, r7
 8008276:	f7ff fd9d 	bl	8007db4 <_Balloc>
 800827a:	4605      	mov	r5, r0
 800827c:	b948      	cbnz	r0, 8008292 <__lshift+0x3e>
 800827e:	4602      	mov	r2, r0
 8008280:	4b28      	ldr	r3, [pc, #160]	@ (8008324 <__lshift+0xd0>)
 8008282:	4829      	ldr	r0, [pc, #164]	@ (8008328 <__lshift+0xd4>)
 8008284:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008288:	f000 fae4 	bl	8008854 <__assert_func>
 800828c:	3101      	adds	r1, #1
 800828e:	005b      	lsls	r3, r3, #1
 8008290:	e7ee      	b.n	8008270 <__lshift+0x1c>
 8008292:	2300      	movs	r3, #0
 8008294:	f100 0114 	add.w	r1, r0, #20
 8008298:	f100 0210 	add.w	r2, r0, #16
 800829c:	4618      	mov	r0, r3
 800829e:	4553      	cmp	r3, sl
 80082a0:	db33      	blt.n	800830a <__lshift+0xb6>
 80082a2:	6920      	ldr	r0, [r4, #16]
 80082a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082a8:	f104 0314 	add.w	r3, r4, #20
 80082ac:	f019 091f 	ands.w	r9, r9, #31
 80082b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082b8:	d02b      	beq.n	8008312 <__lshift+0xbe>
 80082ba:	f1c9 0e20 	rsb	lr, r9, #32
 80082be:	468a      	mov	sl, r1
 80082c0:	2200      	movs	r2, #0
 80082c2:	6818      	ldr	r0, [r3, #0]
 80082c4:	fa00 f009 	lsl.w	r0, r0, r9
 80082c8:	4310      	orrs	r0, r2
 80082ca:	f84a 0b04 	str.w	r0, [sl], #4
 80082ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80082d2:	459c      	cmp	ip, r3
 80082d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80082d8:	d8f3      	bhi.n	80082c2 <__lshift+0x6e>
 80082da:	ebac 0304 	sub.w	r3, ip, r4
 80082de:	3b15      	subs	r3, #21
 80082e0:	f023 0303 	bic.w	r3, r3, #3
 80082e4:	3304      	adds	r3, #4
 80082e6:	f104 0015 	add.w	r0, r4, #21
 80082ea:	4560      	cmp	r0, ip
 80082ec:	bf88      	it	hi
 80082ee:	2304      	movhi	r3, #4
 80082f0:	50ca      	str	r2, [r1, r3]
 80082f2:	b10a      	cbz	r2, 80082f8 <__lshift+0xa4>
 80082f4:	f108 0602 	add.w	r6, r8, #2
 80082f8:	3e01      	subs	r6, #1
 80082fa:	4638      	mov	r0, r7
 80082fc:	612e      	str	r6, [r5, #16]
 80082fe:	4621      	mov	r1, r4
 8008300:	f7ff fd98 	bl	8007e34 <_Bfree>
 8008304:	4628      	mov	r0, r5
 8008306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800830a:	f842 0f04 	str.w	r0, [r2, #4]!
 800830e:	3301      	adds	r3, #1
 8008310:	e7c5      	b.n	800829e <__lshift+0x4a>
 8008312:	3904      	subs	r1, #4
 8008314:	f853 2b04 	ldr.w	r2, [r3], #4
 8008318:	f841 2f04 	str.w	r2, [r1, #4]!
 800831c:	459c      	cmp	ip, r3
 800831e:	d8f9      	bhi.n	8008314 <__lshift+0xc0>
 8008320:	e7ea      	b.n	80082f8 <__lshift+0xa4>
 8008322:	bf00      	nop
 8008324:	08009242 	.word	0x08009242
 8008328:	080092ca 	.word	0x080092ca

0800832c <__mcmp>:
 800832c:	690a      	ldr	r2, [r1, #16]
 800832e:	4603      	mov	r3, r0
 8008330:	6900      	ldr	r0, [r0, #16]
 8008332:	1a80      	subs	r0, r0, r2
 8008334:	b530      	push	{r4, r5, lr}
 8008336:	d10e      	bne.n	8008356 <__mcmp+0x2a>
 8008338:	3314      	adds	r3, #20
 800833a:	3114      	adds	r1, #20
 800833c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008340:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008344:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008348:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800834c:	4295      	cmp	r5, r2
 800834e:	d003      	beq.n	8008358 <__mcmp+0x2c>
 8008350:	d205      	bcs.n	800835e <__mcmp+0x32>
 8008352:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008356:	bd30      	pop	{r4, r5, pc}
 8008358:	42a3      	cmp	r3, r4
 800835a:	d3f3      	bcc.n	8008344 <__mcmp+0x18>
 800835c:	e7fb      	b.n	8008356 <__mcmp+0x2a>
 800835e:	2001      	movs	r0, #1
 8008360:	e7f9      	b.n	8008356 <__mcmp+0x2a>
	...

08008364 <__mdiff>:
 8008364:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008368:	4689      	mov	r9, r1
 800836a:	4606      	mov	r6, r0
 800836c:	4611      	mov	r1, r2
 800836e:	4648      	mov	r0, r9
 8008370:	4614      	mov	r4, r2
 8008372:	f7ff ffdb 	bl	800832c <__mcmp>
 8008376:	1e05      	subs	r5, r0, #0
 8008378:	d112      	bne.n	80083a0 <__mdiff+0x3c>
 800837a:	4629      	mov	r1, r5
 800837c:	4630      	mov	r0, r6
 800837e:	f7ff fd19 	bl	8007db4 <_Balloc>
 8008382:	4602      	mov	r2, r0
 8008384:	b928      	cbnz	r0, 8008392 <__mdiff+0x2e>
 8008386:	4b3f      	ldr	r3, [pc, #252]	@ (8008484 <__mdiff+0x120>)
 8008388:	f240 2137 	movw	r1, #567	@ 0x237
 800838c:	483e      	ldr	r0, [pc, #248]	@ (8008488 <__mdiff+0x124>)
 800838e:	f000 fa61 	bl	8008854 <__assert_func>
 8008392:	2301      	movs	r3, #1
 8008394:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008398:	4610      	mov	r0, r2
 800839a:	b003      	add	sp, #12
 800839c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a0:	bfbc      	itt	lt
 80083a2:	464b      	movlt	r3, r9
 80083a4:	46a1      	movlt	r9, r4
 80083a6:	4630      	mov	r0, r6
 80083a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80083ac:	bfba      	itte	lt
 80083ae:	461c      	movlt	r4, r3
 80083b0:	2501      	movlt	r5, #1
 80083b2:	2500      	movge	r5, #0
 80083b4:	f7ff fcfe 	bl	8007db4 <_Balloc>
 80083b8:	4602      	mov	r2, r0
 80083ba:	b918      	cbnz	r0, 80083c4 <__mdiff+0x60>
 80083bc:	4b31      	ldr	r3, [pc, #196]	@ (8008484 <__mdiff+0x120>)
 80083be:	f240 2145 	movw	r1, #581	@ 0x245
 80083c2:	e7e3      	b.n	800838c <__mdiff+0x28>
 80083c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80083c8:	6926      	ldr	r6, [r4, #16]
 80083ca:	60c5      	str	r5, [r0, #12]
 80083cc:	f109 0310 	add.w	r3, r9, #16
 80083d0:	f109 0514 	add.w	r5, r9, #20
 80083d4:	f104 0e14 	add.w	lr, r4, #20
 80083d8:	f100 0b14 	add.w	fp, r0, #20
 80083dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80083e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80083e4:	9301      	str	r3, [sp, #4]
 80083e6:	46d9      	mov	r9, fp
 80083e8:	f04f 0c00 	mov.w	ip, #0
 80083ec:	9b01      	ldr	r3, [sp, #4]
 80083ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80083f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80083f6:	9301      	str	r3, [sp, #4]
 80083f8:	fa1f f38a 	uxth.w	r3, sl
 80083fc:	4619      	mov	r1, r3
 80083fe:	b283      	uxth	r3, r0
 8008400:	1acb      	subs	r3, r1, r3
 8008402:	0c00      	lsrs	r0, r0, #16
 8008404:	4463      	add	r3, ip
 8008406:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800840a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800840e:	b29b      	uxth	r3, r3
 8008410:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008414:	4576      	cmp	r6, lr
 8008416:	f849 3b04 	str.w	r3, [r9], #4
 800841a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800841e:	d8e5      	bhi.n	80083ec <__mdiff+0x88>
 8008420:	1b33      	subs	r3, r6, r4
 8008422:	3b15      	subs	r3, #21
 8008424:	f023 0303 	bic.w	r3, r3, #3
 8008428:	3415      	adds	r4, #21
 800842a:	3304      	adds	r3, #4
 800842c:	42a6      	cmp	r6, r4
 800842e:	bf38      	it	cc
 8008430:	2304      	movcc	r3, #4
 8008432:	441d      	add	r5, r3
 8008434:	445b      	add	r3, fp
 8008436:	461e      	mov	r6, r3
 8008438:	462c      	mov	r4, r5
 800843a:	4544      	cmp	r4, r8
 800843c:	d30e      	bcc.n	800845c <__mdiff+0xf8>
 800843e:	f108 0103 	add.w	r1, r8, #3
 8008442:	1b49      	subs	r1, r1, r5
 8008444:	f021 0103 	bic.w	r1, r1, #3
 8008448:	3d03      	subs	r5, #3
 800844a:	45a8      	cmp	r8, r5
 800844c:	bf38      	it	cc
 800844e:	2100      	movcc	r1, #0
 8008450:	440b      	add	r3, r1
 8008452:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008456:	b191      	cbz	r1, 800847e <__mdiff+0x11a>
 8008458:	6117      	str	r7, [r2, #16]
 800845a:	e79d      	b.n	8008398 <__mdiff+0x34>
 800845c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008460:	46e6      	mov	lr, ip
 8008462:	0c08      	lsrs	r0, r1, #16
 8008464:	fa1c fc81 	uxtah	ip, ip, r1
 8008468:	4471      	add	r1, lr
 800846a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800846e:	b289      	uxth	r1, r1
 8008470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008474:	f846 1b04 	str.w	r1, [r6], #4
 8008478:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800847c:	e7dd      	b.n	800843a <__mdiff+0xd6>
 800847e:	3f01      	subs	r7, #1
 8008480:	e7e7      	b.n	8008452 <__mdiff+0xee>
 8008482:	bf00      	nop
 8008484:	08009242 	.word	0x08009242
 8008488:	080092ca 	.word	0x080092ca

0800848c <__ulp>:
 800848c:	b082      	sub	sp, #8
 800848e:	ed8d 0b00 	vstr	d0, [sp]
 8008492:	9a01      	ldr	r2, [sp, #4]
 8008494:	4b0f      	ldr	r3, [pc, #60]	@ (80084d4 <__ulp+0x48>)
 8008496:	4013      	ands	r3, r2
 8008498:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800849c:	2b00      	cmp	r3, #0
 800849e:	dc08      	bgt.n	80084b2 <__ulp+0x26>
 80084a0:	425b      	negs	r3, r3
 80084a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80084a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80084aa:	da04      	bge.n	80084b6 <__ulp+0x2a>
 80084ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80084b0:	4113      	asrs	r3, r2
 80084b2:	2200      	movs	r2, #0
 80084b4:	e008      	b.n	80084c8 <__ulp+0x3c>
 80084b6:	f1a2 0314 	sub.w	r3, r2, #20
 80084ba:	2b1e      	cmp	r3, #30
 80084bc:	bfda      	itte	le
 80084be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80084c2:	40da      	lsrle	r2, r3
 80084c4:	2201      	movgt	r2, #1
 80084c6:	2300      	movs	r3, #0
 80084c8:	4619      	mov	r1, r3
 80084ca:	4610      	mov	r0, r2
 80084cc:	ec41 0b10 	vmov	d0, r0, r1
 80084d0:	b002      	add	sp, #8
 80084d2:	4770      	bx	lr
 80084d4:	7ff00000 	.word	0x7ff00000

080084d8 <__b2d>:
 80084d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084dc:	6906      	ldr	r6, [r0, #16]
 80084de:	f100 0814 	add.w	r8, r0, #20
 80084e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80084e6:	1f37      	subs	r7, r6, #4
 80084e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80084ec:	4610      	mov	r0, r2
 80084ee:	f7ff fd53 	bl	8007f98 <__hi0bits>
 80084f2:	f1c0 0320 	rsb	r3, r0, #32
 80084f6:	280a      	cmp	r0, #10
 80084f8:	600b      	str	r3, [r1, #0]
 80084fa:	491b      	ldr	r1, [pc, #108]	@ (8008568 <__b2d+0x90>)
 80084fc:	dc15      	bgt.n	800852a <__b2d+0x52>
 80084fe:	f1c0 0c0b 	rsb	ip, r0, #11
 8008502:	fa22 f30c 	lsr.w	r3, r2, ip
 8008506:	45b8      	cmp	r8, r7
 8008508:	ea43 0501 	orr.w	r5, r3, r1
 800850c:	bf34      	ite	cc
 800850e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008512:	2300      	movcs	r3, #0
 8008514:	3015      	adds	r0, #21
 8008516:	fa02 f000 	lsl.w	r0, r2, r0
 800851a:	fa23 f30c 	lsr.w	r3, r3, ip
 800851e:	4303      	orrs	r3, r0
 8008520:	461c      	mov	r4, r3
 8008522:	ec45 4b10 	vmov	d0, r4, r5
 8008526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800852a:	45b8      	cmp	r8, r7
 800852c:	bf3a      	itte	cc
 800852e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008532:	f1a6 0708 	subcc.w	r7, r6, #8
 8008536:	2300      	movcs	r3, #0
 8008538:	380b      	subs	r0, #11
 800853a:	d012      	beq.n	8008562 <__b2d+0x8a>
 800853c:	f1c0 0120 	rsb	r1, r0, #32
 8008540:	fa23 f401 	lsr.w	r4, r3, r1
 8008544:	4082      	lsls	r2, r0
 8008546:	4322      	orrs	r2, r4
 8008548:	4547      	cmp	r7, r8
 800854a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800854e:	bf8c      	ite	hi
 8008550:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008554:	2200      	movls	r2, #0
 8008556:	4083      	lsls	r3, r0
 8008558:	40ca      	lsrs	r2, r1
 800855a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800855e:	4313      	orrs	r3, r2
 8008560:	e7de      	b.n	8008520 <__b2d+0x48>
 8008562:	ea42 0501 	orr.w	r5, r2, r1
 8008566:	e7db      	b.n	8008520 <__b2d+0x48>
 8008568:	3ff00000 	.word	0x3ff00000

0800856c <__d2b>:
 800856c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008570:	460f      	mov	r7, r1
 8008572:	2101      	movs	r1, #1
 8008574:	ec59 8b10 	vmov	r8, r9, d0
 8008578:	4616      	mov	r6, r2
 800857a:	f7ff fc1b 	bl	8007db4 <_Balloc>
 800857e:	4604      	mov	r4, r0
 8008580:	b930      	cbnz	r0, 8008590 <__d2b+0x24>
 8008582:	4602      	mov	r2, r0
 8008584:	4b23      	ldr	r3, [pc, #140]	@ (8008614 <__d2b+0xa8>)
 8008586:	4824      	ldr	r0, [pc, #144]	@ (8008618 <__d2b+0xac>)
 8008588:	f240 310f 	movw	r1, #783	@ 0x30f
 800858c:	f000 f962 	bl	8008854 <__assert_func>
 8008590:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008594:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008598:	b10d      	cbz	r5, 800859e <__d2b+0x32>
 800859a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800859e:	9301      	str	r3, [sp, #4]
 80085a0:	f1b8 0300 	subs.w	r3, r8, #0
 80085a4:	d023      	beq.n	80085ee <__d2b+0x82>
 80085a6:	4668      	mov	r0, sp
 80085a8:	9300      	str	r3, [sp, #0]
 80085aa:	f7ff fd14 	bl	8007fd6 <__lo0bits>
 80085ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80085b2:	b1d0      	cbz	r0, 80085ea <__d2b+0x7e>
 80085b4:	f1c0 0320 	rsb	r3, r0, #32
 80085b8:	fa02 f303 	lsl.w	r3, r2, r3
 80085bc:	430b      	orrs	r3, r1
 80085be:	40c2      	lsrs	r2, r0
 80085c0:	6163      	str	r3, [r4, #20]
 80085c2:	9201      	str	r2, [sp, #4]
 80085c4:	9b01      	ldr	r3, [sp, #4]
 80085c6:	61a3      	str	r3, [r4, #24]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	bf0c      	ite	eq
 80085cc:	2201      	moveq	r2, #1
 80085ce:	2202      	movne	r2, #2
 80085d0:	6122      	str	r2, [r4, #16]
 80085d2:	b1a5      	cbz	r5, 80085fe <__d2b+0x92>
 80085d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80085d8:	4405      	add	r5, r0
 80085da:	603d      	str	r5, [r7, #0]
 80085dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80085e0:	6030      	str	r0, [r6, #0]
 80085e2:	4620      	mov	r0, r4
 80085e4:	b003      	add	sp, #12
 80085e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085ea:	6161      	str	r1, [r4, #20]
 80085ec:	e7ea      	b.n	80085c4 <__d2b+0x58>
 80085ee:	a801      	add	r0, sp, #4
 80085f0:	f7ff fcf1 	bl	8007fd6 <__lo0bits>
 80085f4:	9b01      	ldr	r3, [sp, #4]
 80085f6:	6163      	str	r3, [r4, #20]
 80085f8:	3020      	adds	r0, #32
 80085fa:	2201      	movs	r2, #1
 80085fc:	e7e8      	b.n	80085d0 <__d2b+0x64>
 80085fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008602:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008606:	6038      	str	r0, [r7, #0]
 8008608:	6918      	ldr	r0, [r3, #16]
 800860a:	f7ff fcc5 	bl	8007f98 <__hi0bits>
 800860e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008612:	e7e5      	b.n	80085e0 <__d2b+0x74>
 8008614:	08009242 	.word	0x08009242
 8008618:	080092ca 	.word	0x080092ca

0800861c <__ratio>:
 800861c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008620:	b085      	sub	sp, #20
 8008622:	e9cd 1000 	strd	r1, r0, [sp]
 8008626:	a902      	add	r1, sp, #8
 8008628:	f7ff ff56 	bl	80084d8 <__b2d>
 800862c:	9800      	ldr	r0, [sp, #0]
 800862e:	a903      	add	r1, sp, #12
 8008630:	ec55 4b10 	vmov	r4, r5, d0
 8008634:	f7ff ff50 	bl	80084d8 <__b2d>
 8008638:	9b01      	ldr	r3, [sp, #4]
 800863a:	6919      	ldr	r1, [r3, #16]
 800863c:	9b00      	ldr	r3, [sp, #0]
 800863e:	691b      	ldr	r3, [r3, #16]
 8008640:	1ac9      	subs	r1, r1, r3
 8008642:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008646:	1a9b      	subs	r3, r3, r2
 8008648:	ec5b ab10 	vmov	sl, fp, d0
 800864c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008650:	2b00      	cmp	r3, #0
 8008652:	bfce      	itee	gt
 8008654:	462a      	movgt	r2, r5
 8008656:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800865a:	465a      	movle	r2, fp
 800865c:	462f      	mov	r7, r5
 800865e:	46d9      	mov	r9, fp
 8008660:	bfcc      	ite	gt
 8008662:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008666:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800866a:	464b      	mov	r3, r9
 800866c:	4652      	mov	r2, sl
 800866e:	4620      	mov	r0, r4
 8008670:	4639      	mov	r1, r7
 8008672:	f7f8 f8fb 	bl	800086c <__aeabi_ddiv>
 8008676:	ec41 0b10 	vmov	d0, r0, r1
 800867a:	b005      	add	sp, #20
 800867c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008680 <__copybits>:
 8008680:	3901      	subs	r1, #1
 8008682:	b570      	push	{r4, r5, r6, lr}
 8008684:	1149      	asrs	r1, r1, #5
 8008686:	6914      	ldr	r4, [r2, #16]
 8008688:	3101      	adds	r1, #1
 800868a:	f102 0314 	add.w	r3, r2, #20
 800868e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008692:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008696:	1f05      	subs	r5, r0, #4
 8008698:	42a3      	cmp	r3, r4
 800869a:	d30c      	bcc.n	80086b6 <__copybits+0x36>
 800869c:	1aa3      	subs	r3, r4, r2
 800869e:	3b11      	subs	r3, #17
 80086a0:	f023 0303 	bic.w	r3, r3, #3
 80086a4:	3211      	adds	r2, #17
 80086a6:	42a2      	cmp	r2, r4
 80086a8:	bf88      	it	hi
 80086aa:	2300      	movhi	r3, #0
 80086ac:	4418      	add	r0, r3
 80086ae:	2300      	movs	r3, #0
 80086b0:	4288      	cmp	r0, r1
 80086b2:	d305      	bcc.n	80086c0 <__copybits+0x40>
 80086b4:	bd70      	pop	{r4, r5, r6, pc}
 80086b6:	f853 6b04 	ldr.w	r6, [r3], #4
 80086ba:	f845 6f04 	str.w	r6, [r5, #4]!
 80086be:	e7eb      	b.n	8008698 <__copybits+0x18>
 80086c0:	f840 3b04 	str.w	r3, [r0], #4
 80086c4:	e7f4      	b.n	80086b0 <__copybits+0x30>

080086c6 <__any_on>:
 80086c6:	f100 0214 	add.w	r2, r0, #20
 80086ca:	6900      	ldr	r0, [r0, #16]
 80086cc:	114b      	asrs	r3, r1, #5
 80086ce:	4298      	cmp	r0, r3
 80086d0:	b510      	push	{r4, lr}
 80086d2:	db11      	blt.n	80086f8 <__any_on+0x32>
 80086d4:	dd0a      	ble.n	80086ec <__any_on+0x26>
 80086d6:	f011 011f 	ands.w	r1, r1, #31
 80086da:	d007      	beq.n	80086ec <__any_on+0x26>
 80086dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80086e0:	fa24 f001 	lsr.w	r0, r4, r1
 80086e4:	fa00 f101 	lsl.w	r1, r0, r1
 80086e8:	428c      	cmp	r4, r1
 80086ea:	d10b      	bne.n	8008704 <__any_on+0x3e>
 80086ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d803      	bhi.n	80086fc <__any_on+0x36>
 80086f4:	2000      	movs	r0, #0
 80086f6:	bd10      	pop	{r4, pc}
 80086f8:	4603      	mov	r3, r0
 80086fa:	e7f7      	b.n	80086ec <__any_on+0x26>
 80086fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008700:	2900      	cmp	r1, #0
 8008702:	d0f5      	beq.n	80086f0 <__any_on+0x2a>
 8008704:	2001      	movs	r0, #1
 8008706:	e7f6      	b.n	80086f6 <__any_on+0x30>

08008708 <__sread>:
 8008708:	b510      	push	{r4, lr}
 800870a:	460c      	mov	r4, r1
 800870c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008710:	f000 f85c 	bl	80087cc <_read_r>
 8008714:	2800      	cmp	r0, #0
 8008716:	bfab      	itete	ge
 8008718:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800871a:	89a3      	ldrhlt	r3, [r4, #12]
 800871c:	181b      	addge	r3, r3, r0
 800871e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008722:	bfac      	ite	ge
 8008724:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008726:	81a3      	strhlt	r3, [r4, #12]
 8008728:	bd10      	pop	{r4, pc}

0800872a <__swrite>:
 800872a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800872e:	461f      	mov	r7, r3
 8008730:	898b      	ldrh	r3, [r1, #12]
 8008732:	05db      	lsls	r3, r3, #23
 8008734:	4605      	mov	r5, r0
 8008736:	460c      	mov	r4, r1
 8008738:	4616      	mov	r6, r2
 800873a:	d505      	bpl.n	8008748 <__swrite+0x1e>
 800873c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008740:	2302      	movs	r3, #2
 8008742:	2200      	movs	r2, #0
 8008744:	f000 f830 	bl	80087a8 <_lseek_r>
 8008748:	89a3      	ldrh	r3, [r4, #12]
 800874a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800874e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008752:	81a3      	strh	r3, [r4, #12]
 8008754:	4632      	mov	r2, r6
 8008756:	463b      	mov	r3, r7
 8008758:	4628      	mov	r0, r5
 800875a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800875e:	f000 b857 	b.w	8008810 <_write_r>

08008762 <__sseek>:
 8008762:	b510      	push	{r4, lr}
 8008764:	460c      	mov	r4, r1
 8008766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800876a:	f000 f81d 	bl	80087a8 <_lseek_r>
 800876e:	1c43      	adds	r3, r0, #1
 8008770:	89a3      	ldrh	r3, [r4, #12]
 8008772:	bf15      	itete	ne
 8008774:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008776:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800877a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800877e:	81a3      	strheq	r3, [r4, #12]
 8008780:	bf18      	it	ne
 8008782:	81a3      	strhne	r3, [r4, #12]
 8008784:	bd10      	pop	{r4, pc}

08008786 <__sclose>:
 8008786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800878a:	f000 b853 	b.w	8008834 <_close_r>

0800878e <__ascii_wctomb>:
 800878e:	4603      	mov	r3, r0
 8008790:	4608      	mov	r0, r1
 8008792:	b141      	cbz	r1, 80087a6 <__ascii_wctomb+0x18>
 8008794:	2aff      	cmp	r2, #255	@ 0xff
 8008796:	d904      	bls.n	80087a2 <__ascii_wctomb+0x14>
 8008798:	228a      	movs	r2, #138	@ 0x8a
 800879a:	601a      	str	r2, [r3, #0]
 800879c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087a0:	4770      	bx	lr
 80087a2:	700a      	strb	r2, [r1, #0]
 80087a4:	2001      	movs	r0, #1
 80087a6:	4770      	bx	lr

080087a8 <_lseek_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4d07      	ldr	r5, [pc, #28]	@ (80087c8 <_lseek_r+0x20>)
 80087ac:	4604      	mov	r4, r0
 80087ae:	4608      	mov	r0, r1
 80087b0:	4611      	mov	r1, r2
 80087b2:	2200      	movs	r2, #0
 80087b4:	602a      	str	r2, [r5, #0]
 80087b6:	461a      	mov	r2, r3
 80087b8:	f7f9 fe11 	bl	80023de <_lseek>
 80087bc:	1c43      	adds	r3, r0, #1
 80087be:	d102      	bne.n	80087c6 <_lseek_r+0x1e>
 80087c0:	682b      	ldr	r3, [r5, #0]
 80087c2:	b103      	cbz	r3, 80087c6 <_lseek_r+0x1e>
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	bd38      	pop	{r3, r4, r5, pc}
 80087c8:	20000640 	.word	0x20000640

080087cc <_read_r>:
 80087cc:	b538      	push	{r3, r4, r5, lr}
 80087ce:	4d07      	ldr	r5, [pc, #28]	@ (80087ec <_read_r+0x20>)
 80087d0:	4604      	mov	r4, r0
 80087d2:	4608      	mov	r0, r1
 80087d4:	4611      	mov	r1, r2
 80087d6:	2200      	movs	r2, #0
 80087d8:	602a      	str	r2, [r5, #0]
 80087da:	461a      	mov	r2, r3
 80087dc:	f7f9 fd9f 	bl	800231e <_read>
 80087e0:	1c43      	adds	r3, r0, #1
 80087e2:	d102      	bne.n	80087ea <_read_r+0x1e>
 80087e4:	682b      	ldr	r3, [r5, #0]
 80087e6:	b103      	cbz	r3, 80087ea <_read_r+0x1e>
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	bd38      	pop	{r3, r4, r5, pc}
 80087ec:	20000640 	.word	0x20000640

080087f0 <_sbrk_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4d06      	ldr	r5, [pc, #24]	@ (800880c <_sbrk_r+0x1c>)
 80087f4:	2300      	movs	r3, #0
 80087f6:	4604      	mov	r4, r0
 80087f8:	4608      	mov	r0, r1
 80087fa:	602b      	str	r3, [r5, #0]
 80087fc:	f7f9 fdfc 	bl	80023f8 <_sbrk>
 8008800:	1c43      	adds	r3, r0, #1
 8008802:	d102      	bne.n	800880a <_sbrk_r+0x1a>
 8008804:	682b      	ldr	r3, [r5, #0]
 8008806:	b103      	cbz	r3, 800880a <_sbrk_r+0x1a>
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	bd38      	pop	{r3, r4, r5, pc}
 800880c:	20000640 	.word	0x20000640

08008810 <_write_r>:
 8008810:	b538      	push	{r3, r4, r5, lr}
 8008812:	4d07      	ldr	r5, [pc, #28]	@ (8008830 <_write_r+0x20>)
 8008814:	4604      	mov	r4, r0
 8008816:	4608      	mov	r0, r1
 8008818:	4611      	mov	r1, r2
 800881a:	2200      	movs	r2, #0
 800881c:	602a      	str	r2, [r5, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	f7f9 fd9a 	bl	8002358 <_write>
 8008824:	1c43      	adds	r3, r0, #1
 8008826:	d102      	bne.n	800882e <_write_r+0x1e>
 8008828:	682b      	ldr	r3, [r5, #0]
 800882a:	b103      	cbz	r3, 800882e <_write_r+0x1e>
 800882c:	6023      	str	r3, [r4, #0]
 800882e:	bd38      	pop	{r3, r4, r5, pc}
 8008830:	20000640 	.word	0x20000640

08008834 <_close_r>:
 8008834:	b538      	push	{r3, r4, r5, lr}
 8008836:	4d06      	ldr	r5, [pc, #24]	@ (8008850 <_close_r+0x1c>)
 8008838:	2300      	movs	r3, #0
 800883a:	4604      	mov	r4, r0
 800883c:	4608      	mov	r0, r1
 800883e:	602b      	str	r3, [r5, #0]
 8008840:	f7f9 fda6 	bl	8002390 <_close>
 8008844:	1c43      	adds	r3, r0, #1
 8008846:	d102      	bne.n	800884e <_close_r+0x1a>
 8008848:	682b      	ldr	r3, [r5, #0]
 800884a:	b103      	cbz	r3, 800884e <_close_r+0x1a>
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	bd38      	pop	{r3, r4, r5, pc}
 8008850:	20000640 	.word	0x20000640

08008854 <__assert_func>:
 8008854:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008856:	4614      	mov	r4, r2
 8008858:	461a      	mov	r2, r3
 800885a:	4b09      	ldr	r3, [pc, #36]	@ (8008880 <__assert_func+0x2c>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4605      	mov	r5, r0
 8008860:	68d8      	ldr	r0, [r3, #12]
 8008862:	b14c      	cbz	r4, 8008878 <__assert_func+0x24>
 8008864:	4b07      	ldr	r3, [pc, #28]	@ (8008884 <__assert_func+0x30>)
 8008866:	9100      	str	r1, [sp, #0]
 8008868:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800886c:	4906      	ldr	r1, [pc, #24]	@ (8008888 <__assert_func+0x34>)
 800886e:	462b      	mov	r3, r5
 8008870:	f000 f874 	bl	800895c <fiprintf>
 8008874:	f000 f884 	bl	8008980 <abort>
 8008878:	4b04      	ldr	r3, [pc, #16]	@ (800888c <__assert_func+0x38>)
 800887a:	461c      	mov	r4, r3
 800887c:	e7f3      	b.n	8008866 <__assert_func+0x12>
 800887e:	bf00      	nop
 8008880:	200001b4 	.word	0x200001b4
 8008884:	08009323 	.word	0x08009323
 8008888:	08009330 	.word	0x08009330
 800888c:	0800935e 	.word	0x0800935e

08008890 <_calloc_r>:
 8008890:	b570      	push	{r4, r5, r6, lr}
 8008892:	fba1 5402 	umull	r5, r4, r1, r2
 8008896:	b934      	cbnz	r4, 80088a6 <_calloc_r+0x16>
 8008898:	4629      	mov	r1, r5
 800889a:	f7ff f941 	bl	8007b20 <_malloc_r>
 800889e:	4606      	mov	r6, r0
 80088a0:	b928      	cbnz	r0, 80088ae <_calloc_r+0x1e>
 80088a2:	4630      	mov	r0, r6
 80088a4:	bd70      	pop	{r4, r5, r6, pc}
 80088a6:	220c      	movs	r2, #12
 80088a8:	6002      	str	r2, [r0, #0]
 80088aa:	2600      	movs	r6, #0
 80088ac:	e7f9      	b.n	80088a2 <_calloc_r+0x12>
 80088ae:	462a      	mov	r2, r5
 80088b0:	4621      	mov	r1, r4
 80088b2:	f7fe fd6b 	bl	800738c <memset>
 80088b6:	e7f4      	b.n	80088a2 <_calloc_r+0x12>

080088b8 <_free_r>:
 80088b8:	b538      	push	{r3, r4, r5, lr}
 80088ba:	4605      	mov	r5, r0
 80088bc:	2900      	cmp	r1, #0
 80088be:	d041      	beq.n	8008944 <_free_r+0x8c>
 80088c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088c4:	1f0c      	subs	r4, r1, #4
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	bfb8      	it	lt
 80088ca:	18e4      	addlt	r4, r4, r3
 80088cc:	f7ff fa66 	bl	8007d9c <__malloc_lock>
 80088d0:	4a1d      	ldr	r2, [pc, #116]	@ (8008948 <_free_r+0x90>)
 80088d2:	6813      	ldr	r3, [r2, #0]
 80088d4:	b933      	cbnz	r3, 80088e4 <_free_r+0x2c>
 80088d6:	6063      	str	r3, [r4, #4]
 80088d8:	6014      	str	r4, [r2, #0]
 80088da:	4628      	mov	r0, r5
 80088dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088e0:	f7ff ba62 	b.w	8007da8 <__malloc_unlock>
 80088e4:	42a3      	cmp	r3, r4
 80088e6:	d908      	bls.n	80088fa <_free_r+0x42>
 80088e8:	6820      	ldr	r0, [r4, #0]
 80088ea:	1821      	adds	r1, r4, r0
 80088ec:	428b      	cmp	r3, r1
 80088ee:	bf01      	itttt	eq
 80088f0:	6819      	ldreq	r1, [r3, #0]
 80088f2:	685b      	ldreq	r3, [r3, #4]
 80088f4:	1809      	addeq	r1, r1, r0
 80088f6:	6021      	streq	r1, [r4, #0]
 80088f8:	e7ed      	b.n	80088d6 <_free_r+0x1e>
 80088fa:	461a      	mov	r2, r3
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	b10b      	cbz	r3, 8008904 <_free_r+0x4c>
 8008900:	42a3      	cmp	r3, r4
 8008902:	d9fa      	bls.n	80088fa <_free_r+0x42>
 8008904:	6811      	ldr	r1, [r2, #0]
 8008906:	1850      	adds	r0, r2, r1
 8008908:	42a0      	cmp	r0, r4
 800890a:	d10b      	bne.n	8008924 <_free_r+0x6c>
 800890c:	6820      	ldr	r0, [r4, #0]
 800890e:	4401      	add	r1, r0
 8008910:	1850      	adds	r0, r2, r1
 8008912:	4283      	cmp	r3, r0
 8008914:	6011      	str	r1, [r2, #0]
 8008916:	d1e0      	bne.n	80088da <_free_r+0x22>
 8008918:	6818      	ldr	r0, [r3, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	6053      	str	r3, [r2, #4]
 800891e:	4408      	add	r0, r1
 8008920:	6010      	str	r0, [r2, #0]
 8008922:	e7da      	b.n	80088da <_free_r+0x22>
 8008924:	d902      	bls.n	800892c <_free_r+0x74>
 8008926:	230c      	movs	r3, #12
 8008928:	602b      	str	r3, [r5, #0]
 800892a:	e7d6      	b.n	80088da <_free_r+0x22>
 800892c:	6820      	ldr	r0, [r4, #0]
 800892e:	1821      	adds	r1, r4, r0
 8008930:	428b      	cmp	r3, r1
 8008932:	bf04      	itt	eq
 8008934:	6819      	ldreq	r1, [r3, #0]
 8008936:	685b      	ldreq	r3, [r3, #4]
 8008938:	6063      	str	r3, [r4, #4]
 800893a:	bf04      	itt	eq
 800893c:	1809      	addeq	r1, r1, r0
 800893e:	6021      	streq	r1, [r4, #0]
 8008940:	6054      	str	r4, [r2, #4]
 8008942:	e7ca      	b.n	80088da <_free_r+0x22>
 8008944:	bd38      	pop	{r3, r4, r5, pc}
 8008946:	bf00      	nop
 8008948:	2000063c 	.word	0x2000063c

0800894c <malloc>:
 800894c:	4b02      	ldr	r3, [pc, #8]	@ (8008958 <malloc+0xc>)
 800894e:	4601      	mov	r1, r0
 8008950:	6818      	ldr	r0, [r3, #0]
 8008952:	f7ff b8e5 	b.w	8007b20 <_malloc_r>
 8008956:	bf00      	nop
 8008958:	200001b4 	.word	0x200001b4

0800895c <fiprintf>:
 800895c:	b40e      	push	{r1, r2, r3}
 800895e:	b503      	push	{r0, r1, lr}
 8008960:	4601      	mov	r1, r0
 8008962:	ab03      	add	r3, sp, #12
 8008964:	4805      	ldr	r0, [pc, #20]	@ (800897c <fiprintf+0x20>)
 8008966:	f853 2b04 	ldr.w	r2, [r3], #4
 800896a:	6800      	ldr	r0, [r0, #0]
 800896c:	9301      	str	r3, [sp, #4]
 800896e:	f000 f837 	bl	80089e0 <_vfiprintf_r>
 8008972:	b002      	add	sp, #8
 8008974:	f85d eb04 	ldr.w	lr, [sp], #4
 8008978:	b003      	add	sp, #12
 800897a:	4770      	bx	lr
 800897c:	200001b4 	.word	0x200001b4

08008980 <abort>:
 8008980:	b508      	push	{r3, lr}
 8008982:	2006      	movs	r0, #6
 8008984:	f000 fbee 	bl	8009164 <raise>
 8008988:	2001      	movs	r0, #1
 800898a:	f7f9 fcbd 	bl	8002308 <_exit>

0800898e <__sfputc_r>:
 800898e:	6893      	ldr	r3, [r2, #8]
 8008990:	3b01      	subs	r3, #1
 8008992:	2b00      	cmp	r3, #0
 8008994:	b410      	push	{r4}
 8008996:	6093      	str	r3, [r2, #8]
 8008998:	da08      	bge.n	80089ac <__sfputc_r+0x1e>
 800899a:	6994      	ldr	r4, [r2, #24]
 800899c:	42a3      	cmp	r3, r4
 800899e:	db01      	blt.n	80089a4 <__sfputc_r+0x16>
 80089a0:	290a      	cmp	r1, #10
 80089a2:	d103      	bne.n	80089ac <__sfputc_r+0x1e>
 80089a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089a8:	f000 babe 	b.w	8008f28 <__swbuf_r>
 80089ac:	6813      	ldr	r3, [r2, #0]
 80089ae:	1c58      	adds	r0, r3, #1
 80089b0:	6010      	str	r0, [r2, #0]
 80089b2:	7019      	strb	r1, [r3, #0]
 80089b4:	4608      	mov	r0, r1
 80089b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <__sfputs_r>:
 80089bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089be:	4606      	mov	r6, r0
 80089c0:	460f      	mov	r7, r1
 80089c2:	4614      	mov	r4, r2
 80089c4:	18d5      	adds	r5, r2, r3
 80089c6:	42ac      	cmp	r4, r5
 80089c8:	d101      	bne.n	80089ce <__sfputs_r+0x12>
 80089ca:	2000      	movs	r0, #0
 80089cc:	e007      	b.n	80089de <__sfputs_r+0x22>
 80089ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d2:	463a      	mov	r2, r7
 80089d4:	4630      	mov	r0, r6
 80089d6:	f7ff ffda 	bl	800898e <__sfputc_r>
 80089da:	1c43      	adds	r3, r0, #1
 80089dc:	d1f3      	bne.n	80089c6 <__sfputs_r+0xa>
 80089de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080089e0 <_vfiprintf_r>:
 80089e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e4:	460d      	mov	r5, r1
 80089e6:	b09d      	sub	sp, #116	@ 0x74
 80089e8:	4614      	mov	r4, r2
 80089ea:	4698      	mov	r8, r3
 80089ec:	4606      	mov	r6, r0
 80089ee:	b118      	cbz	r0, 80089f8 <_vfiprintf_r+0x18>
 80089f0:	6a03      	ldr	r3, [r0, #32]
 80089f2:	b90b      	cbnz	r3, 80089f8 <_vfiprintf_r+0x18>
 80089f4:	f7fd fe84 	bl	8006700 <__sinit>
 80089f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089fa:	07d9      	lsls	r1, r3, #31
 80089fc:	d405      	bmi.n	8008a0a <_vfiprintf_r+0x2a>
 80089fe:	89ab      	ldrh	r3, [r5, #12]
 8008a00:	059a      	lsls	r2, r3, #22
 8008a02:	d402      	bmi.n	8008a0a <_vfiprintf_r+0x2a>
 8008a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a06:	f7fe fd14 	bl	8007432 <__retarget_lock_acquire_recursive>
 8008a0a:	89ab      	ldrh	r3, [r5, #12]
 8008a0c:	071b      	lsls	r3, r3, #28
 8008a0e:	d501      	bpl.n	8008a14 <_vfiprintf_r+0x34>
 8008a10:	692b      	ldr	r3, [r5, #16]
 8008a12:	b99b      	cbnz	r3, 8008a3c <_vfiprintf_r+0x5c>
 8008a14:	4629      	mov	r1, r5
 8008a16:	4630      	mov	r0, r6
 8008a18:	f000 fac4 	bl	8008fa4 <__swsetup_r>
 8008a1c:	b170      	cbz	r0, 8008a3c <_vfiprintf_r+0x5c>
 8008a1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a20:	07dc      	lsls	r4, r3, #31
 8008a22:	d504      	bpl.n	8008a2e <_vfiprintf_r+0x4e>
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a28:	b01d      	add	sp, #116	@ 0x74
 8008a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a2e:	89ab      	ldrh	r3, [r5, #12]
 8008a30:	0598      	lsls	r0, r3, #22
 8008a32:	d4f7      	bmi.n	8008a24 <_vfiprintf_r+0x44>
 8008a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a36:	f7fe fcfd 	bl	8007434 <__retarget_lock_release_recursive>
 8008a3a:	e7f3      	b.n	8008a24 <_vfiprintf_r+0x44>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a40:	2320      	movs	r3, #32
 8008a42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a4a:	2330      	movs	r3, #48	@ 0x30
 8008a4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008bfc <_vfiprintf_r+0x21c>
 8008a50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a54:	f04f 0901 	mov.w	r9, #1
 8008a58:	4623      	mov	r3, r4
 8008a5a:	469a      	mov	sl, r3
 8008a5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a60:	b10a      	cbz	r2, 8008a66 <_vfiprintf_r+0x86>
 8008a62:	2a25      	cmp	r2, #37	@ 0x25
 8008a64:	d1f9      	bne.n	8008a5a <_vfiprintf_r+0x7a>
 8008a66:	ebba 0b04 	subs.w	fp, sl, r4
 8008a6a:	d00b      	beq.n	8008a84 <_vfiprintf_r+0xa4>
 8008a6c:	465b      	mov	r3, fp
 8008a6e:	4622      	mov	r2, r4
 8008a70:	4629      	mov	r1, r5
 8008a72:	4630      	mov	r0, r6
 8008a74:	f7ff ffa2 	bl	80089bc <__sfputs_r>
 8008a78:	3001      	adds	r0, #1
 8008a7a:	f000 80a7 	beq.w	8008bcc <_vfiprintf_r+0x1ec>
 8008a7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a80:	445a      	add	r2, fp
 8008a82:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a84:	f89a 3000 	ldrb.w	r3, [sl]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	f000 809f 	beq.w	8008bcc <_vfiprintf_r+0x1ec>
 8008a8e:	2300      	movs	r3, #0
 8008a90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a98:	f10a 0a01 	add.w	sl, sl, #1
 8008a9c:	9304      	str	r3, [sp, #16]
 8008a9e:	9307      	str	r3, [sp, #28]
 8008aa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008aa4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008aa6:	4654      	mov	r4, sl
 8008aa8:	2205      	movs	r2, #5
 8008aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aae:	4853      	ldr	r0, [pc, #332]	@ (8008bfc <_vfiprintf_r+0x21c>)
 8008ab0:	f7f7 fba6 	bl	8000200 <memchr>
 8008ab4:	9a04      	ldr	r2, [sp, #16]
 8008ab6:	b9d8      	cbnz	r0, 8008af0 <_vfiprintf_r+0x110>
 8008ab8:	06d1      	lsls	r1, r2, #27
 8008aba:	bf44      	itt	mi
 8008abc:	2320      	movmi	r3, #32
 8008abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ac2:	0713      	lsls	r3, r2, #28
 8008ac4:	bf44      	itt	mi
 8008ac6:	232b      	movmi	r3, #43	@ 0x2b
 8008ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008acc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ad2:	d015      	beq.n	8008b00 <_vfiprintf_r+0x120>
 8008ad4:	9a07      	ldr	r2, [sp, #28]
 8008ad6:	4654      	mov	r4, sl
 8008ad8:	2000      	movs	r0, #0
 8008ada:	f04f 0c0a 	mov.w	ip, #10
 8008ade:	4621      	mov	r1, r4
 8008ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ae4:	3b30      	subs	r3, #48	@ 0x30
 8008ae6:	2b09      	cmp	r3, #9
 8008ae8:	d94b      	bls.n	8008b82 <_vfiprintf_r+0x1a2>
 8008aea:	b1b0      	cbz	r0, 8008b1a <_vfiprintf_r+0x13a>
 8008aec:	9207      	str	r2, [sp, #28]
 8008aee:	e014      	b.n	8008b1a <_vfiprintf_r+0x13a>
 8008af0:	eba0 0308 	sub.w	r3, r0, r8
 8008af4:	fa09 f303 	lsl.w	r3, r9, r3
 8008af8:	4313      	orrs	r3, r2
 8008afa:	9304      	str	r3, [sp, #16]
 8008afc:	46a2      	mov	sl, r4
 8008afe:	e7d2      	b.n	8008aa6 <_vfiprintf_r+0xc6>
 8008b00:	9b03      	ldr	r3, [sp, #12]
 8008b02:	1d19      	adds	r1, r3, #4
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	9103      	str	r1, [sp, #12]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	bfbb      	ittet	lt
 8008b0c:	425b      	neglt	r3, r3
 8008b0e:	f042 0202 	orrlt.w	r2, r2, #2
 8008b12:	9307      	strge	r3, [sp, #28]
 8008b14:	9307      	strlt	r3, [sp, #28]
 8008b16:	bfb8      	it	lt
 8008b18:	9204      	strlt	r2, [sp, #16]
 8008b1a:	7823      	ldrb	r3, [r4, #0]
 8008b1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b1e:	d10a      	bne.n	8008b36 <_vfiprintf_r+0x156>
 8008b20:	7863      	ldrb	r3, [r4, #1]
 8008b22:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b24:	d132      	bne.n	8008b8c <_vfiprintf_r+0x1ac>
 8008b26:	9b03      	ldr	r3, [sp, #12]
 8008b28:	1d1a      	adds	r2, r3, #4
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	9203      	str	r2, [sp, #12]
 8008b2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b32:	3402      	adds	r4, #2
 8008b34:	9305      	str	r3, [sp, #20]
 8008b36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c0c <_vfiprintf_r+0x22c>
 8008b3a:	7821      	ldrb	r1, [r4, #0]
 8008b3c:	2203      	movs	r2, #3
 8008b3e:	4650      	mov	r0, sl
 8008b40:	f7f7 fb5e 	bl	8000200 <memchr>
 8008b44:	b138      	cbz	r0, 8008b56 <_vfiprintf_r+0x176>
 8008b46:	9b04      	ldr	r3, [sp, #16]
 8008b48:	eba0 000a 	sub.w	r0, r0, sl
 8008b4c:	2240      	movs	r2, #64	@ 0x40
 8008b4e:	4082      	lsls	r2, r0
 8008b50:	4313      	orrs	r3, r2
 8008b52:	3401      	adds	r4, #1
 8008b54:	9304      	str	r3, [sp, #16]
 8008b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b5a:	4829      	ldr	r0, [pc, #164]	@ (8008c00 <_vfiprintf_r+0x220>)
 8008b5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b60:	2206      	movs	r2, #6
 8008b62:	f7f7 fb4d 	bl	8000200 <memchr>
 8008b66:	2800      	cmp	r0, #0
 8008b68:	d03f      	beq.n	8008bea <_vfiprintf_r+0x20a>
 8008b6a:	4b26      	ldr	r3, [pc, #152]	@ (8008c04 <_vfiprintf_r+0x224>)
 8008b6c:	bb1b      	cbnz	r3, 8008bb6 <_vfiprintf_r+0x1d6>
 8008b6e:	9b03      	ldr	r3, [sp, #12]
 8008b70:	3307      	adds	r3, #7
 8008b72:	f023 0307 	bic.w	r3, r3, #7
 8008b76:	3308      	adds	r3, #8
 8008b78:	9303      	str	r3, [sp, #12]
 8008b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b7c:	443b      	add	r3, r7
 8008b7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b80:	e76a      	b.n	8008a58 <_vfiprintf_r+0x78>
 8008b82:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b86:	460c      	mov	r4, r1
 8008b88:	2001      	movs	r0, #1
 8008b8a:	e7a8      	b.n	8008ade <_vfiprintf_r+0xfe>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	3401      	adds	r4, #1
 8008b90:	9305      	str	r3, [sp, #20]
 8008b92:	4619      	mov	r1, r3
 8008b94:	f04f 0c0a 	mov.w	ip, #10
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b9e:	3a30      	subs	r2, #48	@ 0x30
 8008ba0:	2a09      	cmp	r2, #9
 8008ba2:	d903      	bls.n	8008bac <_vfiprintf_r+0x1cc>
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d0c6      	beq.n	8008b36 <_vfiprintf_r+0x156>
 8008ba8:	9105      	str	r1, [sp, #20]
 8008baa:	e7c4      	b.n	8008b36 <_vfiprintf_r+0x156>
 8008bac:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bb0:	4604      	mov	r4, r0
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e7f0      	b.n	8008b98 <_vfiprintf_r+0x1b8>
 8008bb6:	ab03      	add	r3, sp, #12
 8008bb8:	9300      	str	r3, [sp, #0]
 8008bba:	462a      	mov	r2, r5
 8008bbc:	4b12      	ldr	r3, [pc, #72]	@ (8008c08 <_vfiprintf_r+0x228>)
 8008bbe:	a904      	add	r1, sp, #16
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	f3af 8000 	nop.w
 8008bc6:	4607      	mov	r7, r0
 8008bc8:	1c78      	adds	r0, r7, #1
 8008bca:	d1d6      	bne.n	8008b7a <_vfiprintf_r+0x19a>
 8008bcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bce:	07d9      	lsls	r1, r3, #31
 8008bd0:	d405      	bmi.n	8008bde <_vfiprintf_r+0x1fe>
 8008bd2:	89ab      	ldrh	r3, [r5, #12]
 8008bd4:	059a      	lsls	r2, r3, #22
 8008bd6:	d402      	bmi.n	8008bde <_vfiprintf_r+0x1fe>
 8008bd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bda:	f7fe fc2b 	bl	8007434 <__retarget_lock_release_recursive>
 8008bde:	89ab      	ldrh	r3, [r5, #12]
 8008be0:	065b      	lsls	r3, r3, #25
 8008be2:	f53f af1f 	bmi.w	8008a24 <_vfiprintf_r+0x44>
 8008be6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008be8:	e71e      	b.n	8008a28 <_vfiprintf_r+0x48>
 8008bea:	ab03      	add	r3, sp, #12
 8008bec:	9300      	str	r3, [sp, #0]
 8008bee:	462a      	mov	r2, r5
 8008bf0:	4b05      	ldr	r3, [pc, #20]	@ (8008c08 <_vfiprintf_r+0x228>)
 8008bf2:	a904      	add	r1, sp, #16
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f000 f879 	bl	8008cec <_printf_i>
 8008bfa:	e7e4      	b.n	8008bc6 <_vfiprintf_r+0x1e6>
 8008bfc:	0800935f 	.word	0x0800935f
 8008c00:	08009369 	.word	0x08009369
 8008c04:	00000000 	.word	0x00000000
 8008c08:	080089bd 	.word	0x080089bd
 8008c0c:	08009365 	.word	0x08009365

08008c10 <_printf_common>:
 8008c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c14:	4616      	mov	r6, r2
 8008c16:	4698      	mov	r8, r3
 8008c18:	688a      	ldr	r2, [r1, #8]
 8008c1a:	690b      	ldr	r3, [r1, #16]
 8008c1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c20:	4293      	cmp	r3, r2
 8008c22:	bfb8      	it	lt
 8008c24:	4613      	movlt	r3, r2
 8008c26:	6033      	str	r3, [r6, #0]
 8008c28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c2c:	4607      	mov	r7, r0
 8008c2e:	460c      	mov	r4, r1
 8008c30:	b10a      	cbz	r2, 8008c36 <_printf_common+0x26>
 8008c32:	3301      	adds	r3, #1
 8008c34:	6033      	str	r3, [r6, #0]
 8008c36:	6823      	ldr	r3, [r4, #0]
 8008c38:	0699      	lsls	r1, r3, #26
 8008c3a:	bf42      	ittt	mi
 8008c3c:	6833      	ldrmi	r3, [r6, #0]
 8008c3e:	3302      	addmi	r3, #2
 8008c40:	6033      	strmi	r3, [r6, #0]
 8008c42:	6825      	ldr	r5, [r4, #0]
 8008c44:	f015 0506 	ands.w	r5, r5, #6
 8008c48:	d106      	bne.n	8008c58 <_printf_common+0x48>
 8008c4a:	f104 0a19 	add.w	sl, r4, #25
 8008c4e:	68e3      	ldr	r3, [r4, #12]
 8008c50:	6832      	ldr	r2, [r6, #0]
 8008c52:	1a9b      	subs	r3, r3, r2
 8008c54:	42ab      	cmp	r3, r5
 8008c56:	dc26      	bgt.n	8008ca6 <_printf_common+0x96>
 8008c58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008c5c:	6822      	ldr	r2, [r4, #0]
 8008c5e:	3b00      	subs	r3, #0
 8008c60:	bf18      	it	ne
 8008c62:	2301      	movne	r3, #1
 8008c64:	0692      	lsls	r2, r2, #26
 8008c66:	d42b      	bmi.n	8008cc0 <_printf_common+0xb0>
 8008c68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c6c:	4641      	mov	r1, r8
 8008c6e:	4638      	mov	r0, r7
 8008c70:	47c8      	blx	r9
 8008c72:	3001      	adds	r0, #1
 8008c74:	d01e      	beq.n	8008cb4 <_printf_common+0xa4>
 8008c76:	6823      	ldr	r3, [r4, #0]
 8008c78:	6922      	ldr	r2, [r4, #16]
 8008c7a:	f003 0306 	and.w	r3, r3, #6
 8008c7e:	2b04      	cmp	r3, #4
 8008c80:	bf02      	ittt	eq
 8008c82:	68e5      	ldreq	r5, [r4, #12]
 8008c84:	6833      	ldreq	r3, [r6, #0]
 8008c86:	1aed      	subeq	r5, r5, r3
 8008c88:	68a3      	ldr	r3, [r4, #8]
 8008c8a:	bf0c      	ite	eq
 8008c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c90:	2500      	movne	r5, #0
 8008c92:	4293      	cmp	r3, r2
 8008c94:	bfc4      	itt	gt
 8008c96:	1a9b      	subgt	r3, r3, r2
 8008c98:	18ed      	addgt	r5, r5, r3
 8008c9a:	2600      	movs	r6, #0
 8008c9c:	341a      	adds	r4, #26
 8008c9e:	42b5      	cmp	r5, r6
 8008ca0:	d11a      	bne.n	8008cd8 <_printf_common+0xc8>
 8008ca2:	2000      	movs	r0, #0
 8008ca4:	e008      	b.n	8008cb8 <_printf_common+0xa8>
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	4652      	mov	r2, sl
 8008caa:	4641      	mov	r1, r8
 8008cac:	4638      	mov	r0, r7
 8008cae:	47c8      	blx	r9
 8008cb0:	3001      	adds	r0, #1
 8008cb2:	d103      	bne.n	8008cbc <_printf_common+0xac>
 8008cb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cbc:	3501      	adds	r5, #1
 8008cbe:	e7c6      	b.n	8008c4e <_printf_common+0x3e>
 8008cc0:	18e1      	adds	r1, r4, r3
 8008cc2:	1c5a      	adds	r2, r3, #1
 8008cc4:	2030      	movs	r0, #48	@ 0x30
 8008cc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008cca:	4422      	add	r2, r4
 8008ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008cd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008cd4:	3302      	adds	r3, #2
 8008cd6:	e7c7      	b.n	8008c68 <_printf_common+0x58>
 8008cd8:	2301      	movs	r3, #1
 8008cda:	4622      	mov	r2, r4
 8008cdc:	4641      	mov	r1, r8
 8008cde:	4638      	mov	r0, r7
 8008ce0:	47c8      	blx	r9
 8008ce2:	3001      	adds	r0, #1
 8008ce4:	d0e6      	beq.n	8008cb4 <_printf_common+0xa4>
 8008ce6:	3601      	adds	r6, #1
 8008ce8:	e7d9      	b.n	8008c9e <_printf_common+0x8e>
	...

08008cec <_printf_i>:
 8008cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cf0:	7e0f      	ldrb	r7, [r1, #24]
 8008cf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008cf4:	2f78      	cmp	r7, #120	@ 0x78
 8008cf6:	4691      	mov	r9, r2
 8008cf8:	4680      	mov	r8, r0
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	469a      	mov	sl, r3
 8008cfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d02:	d807      	bhi.n	8008d14 <_printf_i+0x28>
 8008d04:	2f62      	cmp	r7, #98	@ 0x62
 8008d06:	d80a      	bhi.n	8008d1e <_printf_i+0x32>
 8008d08:	2f00      	cmp	r7, #0
 8008d0a:	f000 80d1 	beq.w	8008eb0 <_printf_i+0x1c4>
 8008d0e:	2f58      	cmp	r7, #88	@ 0x58
 8008d10:	f000 80b8 	beq.w	8008e84 <_printf_i+0x198>
 8008d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d1c:	e03a      	b.n	8008d94 <_printf_i+0xa8>
 8008d1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d22:	2b15      	cmp	r3, #21
 8008d24:	d8f6      	bhi.n	8008d14 <_printf_i+0x28>
 8008d26:	a101      	add	r1, pc, #4	@ (adr r1, 8008d2c <_printf_i+0x40>)
 8008d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d2c:	08008d85 	.word	0x08008d85
 8008d30:	08008d99 	.word	0x08008d99
 8008d34:	08008d15 	.word	0x08008d15
 8008d38:	08008d15 	.word	0x08008d15
 8008d3c:	08008d15 	.word	0x08008d15
 8008d40:	08008d15 	.word	0x08008d15
 8008d44:	08008d99 	.word	0x08008d99
 8008d48:	08008d15 	.word	0x08008d15
 8008d4c:	08008d15 	.word	0x08008d15
 8008d50:	08008d15 	.word	0x08008d15
 8008d54:	08008d15 	.word	0x08008d15
 8008d58:	08008e97 	.word	0x08008e97
 8008d5c:	08008dc3 	.word	0x08008dc3
 8008d60:	08008e51 	.word	0x08008e51
 8008d64:	08008d15 	.word	0x08008d15
 8008d68:	08008d15 	.word	0x08008d15
 8008d6c:	08008eb9 	.word	0x08008eb9
 8008d70:	08008d15 	.word	0x08008d15
 8008d74:	08008dc3 	.word	0x08008dc3
 8008d78:	08008d15 	.word	0x08008d15
 8008d7c:	08008d15 	.word	0x08008d15
 8008d80:	08008e59 	.word	0x08008e59
 8008d84:	6833      	ldr	r3, [r6, #0]
 8008d86:	1d1a      	adds	r2, r3, #4
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	6032      	str	r2, [r6, #0]
 8008d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d94:	2301      	movs	r3, #1
 8008d96:	e09c      	b.n	8008ed2 <_printf_i+0x1e6>
 8008d98:	6833      	ldr	r3, [r6, #0]
 8008d9a:	6820      	ldr	r0, [r4, #0]
 8008d9c:	1d19      	adds	r1, r3, #4
 8008d9e:	6031      	str	r1, [r6, #0]
 8008da0:	0606      	lsls	r6, r0, #24
 8008da2:	d501      	bpl.n	8008da8 <_printf_i+0xbc>
 8008da4:	681d      	ldr	r5, [r3, #0]
 8008da6:	e003      	b.n	8008db0 <_printf_i+0xc4>
 8008da8:	0645      	lsls	r5, r0, #25
 8008daa:	d5fb      	bpl.n	8008da4 <_printf_i+0xb8>
 8008dac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008db0:	2d00      	cmp	r5, #0
 8008db2:	da03      	bge.n	8008dbc <_printf_i+0xd0>
 8008db4:	232d      	movs	r3, #45	@ 0x2d
 8008db6:	426d      	negs	r5, r5
 8008db8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dbc:	4858      	ldr	r0, [pc, #352]	@ (8008f20 <_printf_i+0x234>)
 8008dbe:	230a      	movs	r3, #10
 8008dc0:	e011      	b.n	8008de6 <_printf_i+0xfa>
 8008dc2:	6821      	ldr	r1, [r4, #0]
 8008dc4:	6833      	ldr	r3, [r6, #0]
 8008dc6:	0608      	lsls	r0, r1, #24
 8008dc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008dcc:	d402      	bmi.n	8008dd4 <_printf_i+0xe8>
 8008dce:	0649      	lsls	r1, r1, #25
 8008dd0:	bf48      	it	mi
 8008dd2:	b2ad      	uxthmi	r5, r5
 8008dd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8008dd6:	4852      	ldr	r0, [pc, #328]	@ (8008f20 <_printf_i+0x234>)
 8008dd8:	6033      	str	r3, [r6, #0]
 8008dda:	bf14      	ite	ne
 8008ddc:	230a      	movne	r3, #10
 8008dde:	2308      	moveq	r3, #8
 8008de0:	2100      	movs	r1, #0
 8008de2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008de6:	6866      	ldr	r6, [r4, #4]
 8008de8:	60a6      	str	r6, [r4, #8]
 8008dea:	2e00      	cmp	r6, #0
 8008dec:	db05      	blt.n	8008dfa <_printf_i+0x10e>
 8008dee:	6821      	ldr	r1, [r4, #0]
 8008df0:	432e      	orrs	r6, r5
 8008df2:	f021 0104 	bic.w	r1, r1, #4
 8008df6:	6021      	str	r1, [r4, #0]
 8008df8:	d04b      	beq.n	8008e92 <_printf_i+0x1a6>
 8008dfa:	4616      	mov	r6, r2
 8008dfc:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e00:	fb03 5711 	mls	r7, r3, r1, r5
 8008e04:	5dc7      	ldrb	r7, [r0, r7]
 8008e06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008e0a:	462f      	mov	r7, r5
 8008e0c:	42bb      	cmp	r3, r7
 8008e0e:	460d      	mov	r5, r1
 8008e10:	d9f4      	bls.n	8008dfc <_printf_i+0x110>
 8008e12:	2b08      	cmp	r3, #8
 8008e14:	d10b      	bne.n	8008e2e <_printf_i+0x142>
 8008e16:	6823      	ldr	r3, [r4, #0]
 8008e18:	07df      	lsls	r7, r3, #31
 8008e1a:	d508      	bpl.n	8008e2e <_printf_i+0x142>
 8008e1c:	6923      	ldr	r3, [r4, #16]
 8008e1e:	6861      	ldr	r1, [r4, #4]
 8008e20:	4299      	cmp	r1, r3
 8008e22:	bfde      	ittt	le
 8008e24:	2330      	movle	r3, #48	@ 0x30
 8008e26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e2a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008e2e:	1b92      	subs	r2, r2, r6
 8008e30:	6122      	str	r2, [r4, #16]
 8008e32:	f8cd a000 	str.w	sl, [sp]
 8008e36:	464b      	mov	r3, r9
 8008e38:	aa03      	add	r2, sp, #12
 8008e3a:	4621      	mov	r1, r4
 8008e3c:	4640      	mov	r0, r8
 8008e3e:	f7ff fee7 	bl	8008c10 <_printf_common>
 8008e42:	3001      	adds	r0, #1
 8008e44:	d14a      	bne.n	8008edc <_printf_i+0x1f0>
 8008e46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e4a:	b004      	add	sp, #16
 8008e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e50:	6823      	ldr	r3, [r4, #0]
 8008e52:	f043 0320 	orr.w	r3, r3, #32
 8008e56:	6023      	str	r3, [r4, #0]
 8008e58:	4832      	ldr	r0, [pc, #200]	@ (8008f24 <_printf_i+0x238>)
 8008e5a:	2778      	movs	r7, #120	@ 0x78
 8008e5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e60:	6823      	ldr	r3, [r4, #0]
 8008e62:	6831      	ldr	r1, [r6, #0]
 8008e64:	061f      	lsls	r7, r3, #24
 8008e66:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e6a:	d402      	bmi.n	8008e72 <_printf_i+0x186>
 8008e6c:	065f      	lsls	r7, r3, #25
 8008e6e:	bf48      	it	mi
 8008e70:	b2ad      	uxthmi	r5, r5
 8008e72:	6031      	str	r1, [r6, #0]
 8008e74:	07d9      	lsls	r1, r3, #31
 8008e76:	bf44      	itt	mi
 8008e78:	f043 0320 	orrmi.w	r3, r3, #32
 8008e7c:	6023      	strmi	r3, [r4, #0]
 8008e7e:	b11d      	cbz	r5, 8008e88 <_printf_i+0x19c>
 8008e80:	2310      	movs	r3, #16
 8008e82:	e7ad      	b.n	8008de0 <_printf_i+0xf4>
 8008e84:	4826      	ldr	r0, [pc, #152]	@ (8008f20 <_printf_i+0x234>)
 8008e86:	e7e9      	b.n	8008e5c <_printf_i+0x170>
 8008e88:	6823      	ldr	r3, [r4, #0]
 8008e8a:	f023 0320 	bic.w	r3, r3, #32
 8008e8e:	6023      	str	r3, [r4, #0]
 8008e90:	e7f6      	b.n	8008e80 <_printf_i+0x194>
 8008e92:	4616      	mov	r6, r2
 8008e94:	e7bd      	b.n	8008e12 <_printf_i+0x126>
 8008e96:	6833      	ldr	r3, [r6, #0]
 8008e98:	6825      	ldr	r5, [r4, #0]
 8008e9a:	6961      	ldr	r1, [r4, #20]
 8008e9c:	1d18      	adds	r0, r3, #4
 8008e9e:	6030      	str	r0, [r6, #0]
 8008ea0:	062e      	lsls	r6, r5, #24
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	d501      	bpl.n	8008eaa <_printf_i+0x1be>
 8008ea6:	6019      	str	r1, [r3, #0]
 8008ea8:	e002      	b.n	8008eb0 <_printf_i+0x1c4>
 8008eaa:	0668      	lsls	r0, r5, #25
 8008eac:	d5fb      	bpl.n	8008ea6 <_printf_i+0x1ba>
 8008eae:	8019      	strh	r1, [r3, #0]
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	6123      	str	r3, [r4, #16]
 8008eb4:	4616      	mov	r6, r2
 8008eb6:	e7bc      	b.n	8008e32 <_printf_i+0x146>
 8008eb8:	6833      	ldr	r3, [r6, #0]
 8008eba:	1d1a      	adds	r2, r3, #4
 8008ebc:	6032      	str	r2, [r6, #0]
 8008ebe:	681e      	ldr	r6, [r3, #0]
 8008ec0:	6862      	ldr	r2, [r4, #4]
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	4630      	mov	r0, r6
 8008ec6:	f7f7 f99b 	bl	8000200 <memchr>
 8008eca:	b108      	cbz	r0, 8008ed0 <_printf_i+0x1e4>
 8008ecc:	1b80      	subs	r0, r0, r6
 8008ece:	6060      	str	r0, [r4, #4]
 8008ed0:	6863      	ldr	r3, [r4, #4]
 8008ed2:	6123      	str	r3, [r4, #16]
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008eda:	e7aa      	b.n	8008e32 <_printf_i+0x146>
 8008edc:	6923      	ldr	r3, [r4, #16]
 8008ede:	4632      	mov	r2, r6
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	4640      	mov	r0, r8
 8008ee4:	47d0      	blx	sl
 8008ee6:	3001      	adds	r0, #1
 8008ee8:	d0ad      	beq.n	8008e46 <_printf_i+0x15a>
 8008eea:	6823      	ldr	r3, [r4, #0]
 8008eec:	079b      	lsls	r3, r3, #30
 8008eee:	d413      	bmi.n	8008f18 <_printf_i+0x22c>
 8008ef0:	68e0      	ldr	r0, [r4, #12]
 8008ef2:	9b03      	ldr	r3, [sp, #12]
 8008ef4:	4298      	cmp	r0, r3
 8008ef6:	bfb8      	it	lt
 8008ef8:	4618      	movlt	r0, r3
 8008efa:	e7a6      	b.n	8008e4a <_printf_i+0x15e>
 8008efc:	2301      	movs	r3, #1
 8008efe:	4632      	mov	r2, r6
 8008f00:	4649      	mov	r1, r9
 8008f02:	4640      	mov	r0, r8
 8008f04:	47d0      	blx	sl
 8008f06:	3001      	adds	r0, #1
 8008f08:	d09d      	beq.n	8008e46 <_printf_i+0x15a>
 8008f0a:	3501      	adds	r5, #1
 8008f0c:	68e3      	ldr	r3, [r4, #12]
 8008f0e:	9903      	ldr	r1, [sp, #12]
 8008f10:	1a5b      	subs	r3, r3, r1
 8008f12:	42ab      	cmp	r3, r5
 8008f14:	dcf2      	bgt.n	8008efc <_printf_i+0x210>
 8008f16:	e7eb      	b.n	8008ef0 <_printf_i+0x204>
 8008f18:	2500      	movs	r5, #0
 8008f1a:	f104 0619 	add.w	r6, r4, #25
 8008f1e:	e7f5      	b.n	8008f0c <_printf_i+0x220>
 8008f20:	08009370 	.word	0x08009370
 8008f24:	08009381 	.word	0x08009381

08008f28 <__swbuf_r>:
 8008f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2a:	460e      	mov	r6, r1
 8008f2c:	4614      	mov	r4, r2
 8008f2e:	4605      	mov	r5, r0
 8008f30:	b118      	cbz	r0, 8008f3a <__swbuf_r+0x12>
 8008f32:	6a03      	ldr	r3, [r0, #32]
 8008f34:	b90b      	cbnz	r3, 8008f3a <__swbuf_r+0x12>
 8008f36:	f7fd fbe3 	bl	8006700 <__sinit>
 8008f3a:	69a3      	ldr	r3, [r4, #24]
 8008f3c:	60a3      	str	r3, [r4, #8]
 8008f3e:	89a3      	ldrh	r3, [r4, #12]
 8008f40:	071a      	lsls	r2, r3, #28
 8008f42:	d501      	bpl.n	8008f48 <__swbuf_r+0x20>
 8008f44:	6923      	ldr	r3, [r4, #16]
 8008f46:	b943      	cbnz	r3, 8008f5a <__swbuf_r+0x32>
 8008f48:	4621      	mov	r1, r4
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	f000 f82a 	bl	8008fa4 <__swsetup_r>
 8008f50:	b118      	cbz	r0, 8008f5a <__swbuf_r+0x32>
 8008f52:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008f56:	4638      	mov	r0, r7
 8008f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	6922      	ldr	r2, [r4, #16]
 8008f5e:	1a98      	subs	r0, r3, r2
 8008f60:	6963      	ldr	r3, [r4, #20]
 8008f62:	b2f6      	uxtb	r6, r6
 8008f64:	4283      	cmp	r3, r0
 8008f66:	4637      	mov	r7, r6
 8008f68:	dc05      	bgt.n	8008f76 <__swbuf_r+0x4e>
 8008f6a:	4621      	mov	r1, r4
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	f7fe feed 	bl	8007d4c <_fflush_r>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d1ed      	bne.n	8008f52 <__swbuf_r+0x2a>
 8008f76:	68a3      	ldr	r3, [r4, #8]
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	60a3      	str	r3, [r4, #8]
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	1c5a      	adds	r2, r3, #1
 8008f80:	6022      	str	r2, [r4, #0]
 8008f82:	701e      	strb	r6, [r3, #0]
 8008f84:	6962      	ldr	r2, [r4, #20]
 8008f86:	1c43      	adds	r3, r0, #1
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d004      	beq.n	8008f96 <__swbuf_r+0x6e>
 8008f8c:	89a3      	ldrh	r3, [r4, #12]
 8008f8e:	07db      	lsls	r3, r3, #31
 8008f90:	d5e1      	bpl.n	8008f56 <__swbuf_r+0x2e>
 8008f92:	2e0a      	cmp	r6, #10
 8008f94:	d1df      	bne.n	8008f56 <__swbuf_r+0x2e>
 8008f96:	4621      	mov	r1, r4
 8008f98:	4628      	mov	r0, r5
 8008f9a:	f7fe fed7 	bl	8007d4c <_fflush_r>
 8008f9e:	2800      	cmp	r0, #0
 8008fa0:	d0d9      	beq.n	8008f56 <__swbuf_r+0x2e>
 8008fa2:	e7d6      	b.n	8008f52 <__swbuf_r+0x2a>

08008fa4 <__swsetup_r>:
 8008fa4:	b538      	push	{r3, r4, r5, lr}
 8008fa6:	4b29      	ldr	r3, [pc, #164]	@ (800904c <__swsetup_r+0xa8>)
 8008fa8:	4605      	mov	r5, r0
 8008faa:	6818      	ldr	r0, [r3, #0]
 8008fac:	460c      	mov	r4, r1
 8008fae:	b118      	cbz	r0, 8008fb8 <__swsetup_r+0x14>
 8008fb0:	6a03      	ldr	r3, [r0, #32]
 8008fb2:	b90b      	cbnz	r3, 8008fb8 <__swsetup_r+0x14>
 8008fb4:	f7fd fba4 	bl	8006700 <__sinit>
 8008fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fbc:	0719      	lsls	r1, r3, #28
 8008fbe:	d422      	bmi.n	8009006 <__swsetup_r+0x62>
 8008fc0:	06da      	lsls	r2, r3, #27
 8008fc2:	d407      	bmi.n	8008fd4 <__swsetup_r+0x30>
 8008fc4:	2209      	movs	r2, #9
 8008fc6:	602a      	str	r2, [r5, #0]
 8008fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fcc:	81a3      	strh	r3, [r4, #12]
 8008fce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fd2:	e033      	b.n	800903c <__swsetup_r+0x98>
 8008fd4:	0758      	lsls	r0, r3, #29
 8008fd6:	d512      	bpl.n	8008ffe <__swsetup_r+0x5a>
 8008fd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fda:	b141      	cbz	r1, 8008fee <__swsetup_r+0x4a>
 8008fdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fe0:	4299      	cmp	r1, r3
 8008fe2:	d002      	beq.n	8008fea <__swsetup_r+0x46>
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	f7ff fc67 	bl	80088b8 <_free_r>
 8008fea:	2300      	movs	r3, #0
 8008fec:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008ff4:	81a3      	strh	r3, [r4, #12]
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	6063      	str	r3, [r4, #4]
 8008ffa:	6923      	ldr	r3, [r4, #16]
 8008ffc:	6023      	str	r3, [r4, #0]
 8008ffe:	89a3      	ldrh	r3, [r4, #12]
 8009000:	f043 0308 	orr.w	r3, r3, #8
 8009004:	81a3      	strh	r3, [r4, #12]
 8009006:	6923      	ldr	r3, [r4, #16]
 8009008:	b94b      	cbnz	r3, 800901e <__swsetup_r+0x7a>
 800900a:	89a3      	ldrh	r3, [r4, #12]
 800900c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009014:	d003      	beq.n	800901e <__swsetup_r+0x7a>
 8009016:	4621      	mov	r1, r4
 8009018:	4628      	mov	r0, r5
 800901a:	f000 f83f 	bl	800909c <__smakebuf_r>
 800901e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009022:	f013 0201 	ands.w	r2, r3, #1
 8009026:	d00a      	beq.n	800903e <__swsetup_r+0x9a>
 8009028:	2200      	movs	r2, #0
 800902a:	60a2      	str	r2, [r4, #8]
 800902c:	6962      	ldr	r2, [r4, #20]
 800902e:	4252      	negs	r2, r2
 8009030:	61a2      	str	r2, [r4, #24]
 8009032:	6922      	ldr	r2, [r4, #16]
 8009034:	b942      	cbnz	r2, 8009048 <__swsetup_r+0xa4>
 8009036:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800903a:	d1c5      	bne.n	8008fc8 <__swsetup_r+0x24>
 800903c:	bd38      	pop	{r3, r4, r5, pc}
 800903e:	0799      	lsls	r1, r3, #30
 8009040:	bf58      	it	pl
 8009042:	6962      	ldrpl	r2, [r4, #20]
 8009044:	60a2      	str	r2, [r4, #8]
 8009046:	e7f4      	b.n	8009032 <__swsetup_r+0x8e>
 8009048:	2000      	movs	r0, #0
 800904a:	e7f7      	b.n	800903c <__swsetup_r+0x98>
 800904c:	200001b4 	.word	0x200001b4

08009050 <__swhatbuf_r>:
 8009050:	b570      	push	{r4, r5, r6, lr}
 8009052:	460c      	mov	r4, r1
 8009054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009058:	2900      	cmp	r1, #0
 800905a:	b096      	sub	sp, #88	@ 0x58
 800905c:	4615      	mov	r5, r2
 800905e:	461e      	mov	r6, r3
 8009060:	da0d      	bge.n	800907e <__swhatbuf_r+0x2e>
 8009062:	89a3      	ldrh	r3, [r4, #12]
 8009064:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009068:	f04f 0100 	mov.w	r1, #0
 800906c:	bf14      	ite	ne
 800906e:	2340      	movne	r3, #64	@ 0x40
 8009070:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009074:	2000      	movs	r0, #0
 8009076:	6031      	str	r1, [r6, #0]
 8009078:	602b      	str	r3, [r5, #0]
 800907a:	b016      	add	sp, #88	@ 0x58
 800907c:	bd70      	pop	{r4, r5, r6, pc}
 800907e:	466a      	mov	r2, sp
 8009080:	f000 f89c 	bl	80091bc <_fstat_r>
 8009084:	2800      	cmp	r0, #0
 8009086:	dbec      	blt.n	8009062 <__swhatbuf_r+0x12>
 8009088:	9901      	ldr	r1, [sp, #4]
 800908a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800908e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009092:	4259      	negs	r1, r3
 8009094:	4159      	adcs	r1, r3
 8009096:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800909a:	e7eb      	b.n	8009074 <__swhatbuf_r+0x24>

0800909c <__smakebuf_r>:
 800909c:	898b      	ldrh	r3, [r1, #12]
 800909e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090a0:	079d      	lsls	r5, r3, #30
 80090a2:	4606      	mov	r6, r0
 80090a4:	460c      	mov	r4, r1
 80090a6:	d507      	bpl.n	80090b8 <__smakebuf_r+0x1c>
 80090a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	6123      	str	r3, [r4, #16]
 80090b0:	2301      	movs	r3, #1
 80090b2:	6163      	str	r3, [r4, #20]
 80090b4:	b003      	add	sp, #12
 80090b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090b8:	ab01      	add	r3, sp, #4
 80090ba:	466a      	mov	r2, sp
 80090bc:	f7ff ffc8 	bl	8009050 <__swhatbuf_r>
 80090c0:	9f00      	ldr	r7, [sp, #0]
 80090c2:	4605      	mov	r5, r0
 80090c4:	4639      	mov	r1, r7
 80090c6:	4630      	mov	r0, r6
 80090c8:	f7fe fd2a 	bl	8007b20 <_malloc_r>
 80090cc:	b948      	cbnz	r0, 80090e2 <__smakebuf_r+0x46>
 80090ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090d2:	059a      	lsls	r2, r3, #22
 80090d4:	d4ee      	bmi.n	80090b4 <__smakebuf_r+0x18>
 80090d6:	f023 0303 	bic.w	r3, r3, #3
 80090da:	f043 0302 	orr.w	r3, r3, #2
 80090de:	81a3      	strh	r3, [r4, #12]
 80090e0:	e7e2      	b.n	80090a8 <__smakebuf_r+0xc>
 80090e2:	89a3      	ldrh	r3, [r4, #12]
 80090e4:	6020      	str	r0, [r4, #0]
 80090e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090ea:	81a3      	strh	r3, [r4, #12]
 80090ec:	9b01      	ldr	r3, [sp, #4]
 80090ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80090f2:	b15b      	cbz	r3, 800910c <__smakebuf_r+0x70>
 80090f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090f8:	4630      	mov	r0, r6
 80090fa:	f000 f83b 	bl	8009174 <_isatty_r>
 80090fe:	b128      	cbz	r0, 800910c <__smakebuf_r+0x70>
 8009100:	89a3      	ldrh	r3, [r4, #12]
 8009102:	f023 0303 	bic.w	r3, r3, #3
 8009106:	f043 0301 	orr.w	r3, r3, #1
 800910a:	81a3      	strh	r3, [r4, #12]
 800910c:	89a3      	ldrh	r3, [r4, #12]
 800910e:	431d      	orrs	r5, r3
 8009110:	81a5      	strh	r5, [r4, #12]
 8009112:	e7cf      	b.n	80090b4 <__smakebuf_r+0x18>

08009114 <_raise_r>:
 8009114:	291f      	cmp	r1, #31
 8009116:	b538      	push	{r3, r4, r5, lr}
 8009118:	4605      	mov	r5, r0
 800911a:	460c      	mov	r4, r1
 800911c:	d904      	bls.n	8009128 <_raise_r+0x14>
 800911e:	2316      	movs	r3, #22
 8009120:	6003      	str	r3, [r0, #0]
 8009122:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009126:	bd38      	pop	{r3, r4, r5, pc}
 8009128:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800912a:	b112      	cbz	r2, 8009132 <_raise_r+0x1e>
 800912c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009130:	b94b      	cbnz	r3, 8009146 <_raise_r+0x32>
 8009132:	4628      	mov	r0, r5
 8009134:	f000 f840 	bl	80091b8 <_getpid_r>
 8009138:	4622      	mov	r2, r4
 800913a:	4601      	mov	r1, r0
 800913c:	4628      	mov	r0, r5
 800913e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009142:	f000 b827 	b.w	8009194 <_kill_r>
 8009146:	2b01      	cmp	r3, #1
 8009148:	d00a      	beq.n	8009160 <_raise_r+0x4c>
 800914a:	1c59      	adds	r1, r3, #1
 800914c:	d103      	bne.n	8009156 <_raise_r+0x42>
 800914e:	2316      	movs	r3, #22
 8009150:	6003      	str	r3, [r0, #0]
 8009152:	2001      	movs	r0, #1
 8009154:	e7e7      	b.n	8009126 <_raise_r+0x12>
 8009156:	2100      	movs	r1, #0
 8009158:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800915c:	4620      	mov	r0, r4
 800915e:	4798      	blx	r3
 8009160:	2000      	movs	r0, #0
 8009162:	e7e0      	b.n	8009126 <_raise_r+0x12>

08009164 <raise>:
 8009164:	4b02      	ldr	r3, [pc, #8]	@ (8009170 <raise+0xc>)
 8009166:	4601      	mov	r1, r0
 8009168:	6818      	ldr	r0, [r3, #0]
 800916a:	f7ff bfd3 	b.w	8009114 <_raise_r>
 800916e:	bf00      	nop
 8009170:	200001b4 	.word	0x200001b4

08009174 <_isatty_r>:
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	4d06      	ldr	r5, [pc, #24]	@ (8009190 <_isatty_r+0x1c>)
 8009178:	2300      	movs	r3, #0
 800917a:	4604      	mov	r4, r0
 800917c:	4608      	mov	r0, r1
 800917e:	602b      	str	r3, [r5, #0]
 8009180:	f7f9 f922 	bl	80023c8 <_isatty>
 8009184:	1c43      	adds	r3, r0, #1
 8009186:	d102      	bne.n	800918e <_isatty_r+0x1a>
 8009188:	682b      	ldr	r3, [r5, #0]
 800918a:	b103      	cbz	r3, 800918e <_isatty_r+0x1a>
 800918c:	6023      	str	r3, [r4, #0]
 800918e:	bd38      	pop	{r3, r4, r5, pc}
 8009190:	20000640 	.word	0x20000640

08009194 <_kill_r>:
 8009194:	b538      	push	{r3, r4, r5, lr}
 8009196:	4d07      	ldr	r5, [pc, #28]	@ (80091b4 <_kill_r+0x20>)
 8009198:	2300      	movs	r3, #0
 800919a:	4604      	mov	r4, r0
 800919c:	4608      	mov	r0, r1
 800919e:	4611      	mov	r1, r2
 80091a0:	602b      	str	r3, [r5, #0]
 80091a2:	f7f9 f8a1 	bl	80022e8 <_kill>
 80091a6:	1c43      	adds	r3, r0, #1
 80091a8:	d102      	bne.n	80091b0 <_kill_r+0x1c>
 80091aa:	682b      	ldr	r3, [r5, #0]
 80091ac:	b103      	cbz	r3, 80091b0 <_kill_r+0x1c>
 80091ae:	6023      	str	r3, [r4, #0]
 80091b0:	bd38      	pop	{r3, r4, r5, pc}
 80091b2:	bf00      	nop
 80091b4:	20000640 	.word	0x20000640

080091b8 <_getpid_r>:
 80091b8:	f7f9 b88e 	b.w	80022d8 <_getpid>

080091bc <_fstat_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4d07      	ldr	r5, [pc, #28]	@ (80091dc <_fstat_r+0x20>)
 80091c0:	2300      	movs	r3, #0
 80091c2:	4604      	mov	r4, r0
 80091c4:	4608      	mov	r0, r1
 80091c6:	4611      	mov	r1, r2
 80091c8:	602b      	str	r3, [r5, #0]
 80091ca:	f7f9 f8ed 	bl	80023a8 <_fstat>
 80091ce:	1c43      	adds	r3, r0, #1
 80091d0:	d102      	bne.n	80091d8 <_fstat_r+0x1c>
 80091d2:	682b      	ldr	r3, [r5, #0]
 80091d4:	b103      	cbz	r3, 80091d8 <_fstat_r+0x1c>
 80091d6:	6023      	str	r3, [r4, #0]
 80091d8:	bd38      	pop	{r3, r4, r5, pc}
 80091da:	bf00      	nop
 80091dc:	20000640 	.word	0x20000640

080091e0 <_init>:
 80091e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e2:	bf00      	nop
 80091e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091e6:	bc08      	pop	{r3}
 80091e8:	469e      	mov	lr, r3
 80091ea:	4770      	bx	lr

080091ec <_fini>:
 80091ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ee:	bf00      	nop
 80091f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f2:	bc08      	pop	{r3}
 80091f4:	469e      	mov	lr, r3
 80091f6:	4770      	bx	lr
