{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670219196326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670219196332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 23:46:36 2022 " "Processing started: Sun Dec  4 23:46:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670219196332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219196332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinProjStep2 -c FinProjStep2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinProjStep2 -c FinProjStep2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219196332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670219196774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670219196775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finprojstep2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finprojstep2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjStep2 " "Found entity 1: FinProjStep2" {  } { { "FinProjStep2.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219201539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219201539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinProjStep2 " "Elaborating entity \"FinProjStep2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670219202101 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finprojstep1.bdf 1 1 " "Using design file finprojstep1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjStep1 " "Found entity 1: FinProjStep1" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219202256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219202256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinProjStep1 FinProjStep1:inst3 " "Elaborating entity \"FinProjStep1\" for hierarchy \"FinProjStep1:inst3\"" {  } { { "FinProjStep2.bdf" "inst3" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 128 360 512 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219202256 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { { 192 1024 1072 224 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670219202278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_deg_decoder.v 1 1 " "Using design file seven_deg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_deg_decoder " "Found entity 1: seven_deg_decoder" {  } { { "seven_deg_decoder.v" "" { Text "U:/CPRE281/FinalProject/FinProjStep2/seven_deg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219202399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219202399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_deg_decoder FinProjStep1:inst3\|seven_deg_decoder:inst1 " "Elaborating entity \"seven_deg_decoder\" for hierarchy \"FinProjStep1:inst3\|seven_deg_decoder:inst1\"" {  } { { "finprojstep1.bdf" "inst1" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { { 264 1144 1264 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219202399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219203111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219203111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator FinProjStep1:inst3\|clock_generator:inst2003 " "Elaborating entity \"clock_generator\" for hierarchy \"FinProjStep1:inst3\|clock_generator:inst2003\"" {  } { { "finprojstep1.bdf" "inst2003" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { { 744 440 592 808 "inst2003" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219203112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219204029 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219204029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219204029 ""}
{ "Warning" "WSGN_SEARCH_FILE" "min_seg_decoder.v 1 1 " "Using design file min_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 min_seg_decoder " "Found entity 1: min_seg_decoder" {  } { { "min_seg_decoder.v" "" { Text "U:/CPRE281/FinalProject/FinProjStep2/min_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219204338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219204338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_seg_decoder min_seg_decoder:inst2916 " "Elaborating entity \"min_seg_decoder\" for hierarchy \"min_seg_decoder:inst2916\"" {  } { { "FinProjStep2.bdf" "inst2916" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 312 1216 1336 488 "inst2916" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219204340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.bdf 1 1 " "Using design file adder_4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219205096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219205096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:inst15 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:inst15\"" {  } { { "FinProjStep2.bdf" "inst15" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 360 96 192 560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219205096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219206001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219206001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_4bit:inst15\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_4bit:inst15\|full_adder:inst\"" {  } { { "adder_4bit.bdf" "inst" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/adder_4bit.bdf" { { 208 584 680 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219206001 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "21mux 21mux.bdf " "Entity \"21mux\" obtained from \"21mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/21mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1670219206290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21mux.bdf 1 1 " "Using design file 21mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21mux " "Found entity 1: 21mux" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/21mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219206290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219206290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst44 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst44\"" {  } { { "FinProjStep2.bdf" "inst44" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 1136 -520 -424 1232 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219206291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minute_decoder.bdf 1 1 " "Using design file minute_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minute_decoder " "Found entity 1: minute_decoder" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/minute_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219206429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219206429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_decoder minute_decoder:inst2121 " "Elaborating entity \"minute_decoder\" for hierarchy \"minute_decoder:inst2121\"" {  } { { "FinProjStep2.bdf" "inst2121" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 680 1264 1416 872 "inst2121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219206429 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/minute_decoder.bdf" { { 400 1288 1336 432 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670219206454 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "adder_4bit:inst15\|full_adder:inst6\|inst2~0 " "Found clock multiplexer adder_4bit:inst15\|full_adder:inst6\|inst2~0" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/full_adder.bdf" { { 112 376 440 160 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670219206852 "|FinProjStep2|adder_4bit:inst15|full_adder:inst6|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670219206852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670219207102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670219207855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219207855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670219208313 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670219208313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670219208313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670219208313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670219208430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 23:46:48 2022 " "Processing ended: Sun Dec  4 23:46:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670219208430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670219208430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670219208430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219208430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670219210109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670219210117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 23:46:49 2022 " "Processing started: Sun Dec  4 23:46:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670219210117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670219210117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinProjStep2 -c FinProjStep2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinProjStep2 -c FinProjStep2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670219210117 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670219210170 ""}
{ "Info" "0" "" "Project  = FinProjStep2" {  } {  } 0 0 "Project  = FinProjStep2" 0 0 "Fitter" 0 0 1670219210170 ""}
{ "Info" "0" "" "Revision = FinProjStep2" {  } {  } 0 0 "Revision = FinProjStep2" 0 0 "Fitter" 0 0 1670219210170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670219210372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670219210377 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinProjStep2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FinProjStep2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670219210537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670219210566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670219210566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670219210773 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670219210877 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670219210877 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670219210879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670219210879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670219210879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670219210879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670219210879 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670219210879 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670219210881 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 26 " "No exact pin location assignment(s) for 2 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670219211229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinProjStep2.sdc " "Synopsys Design Constraints File file not found: 'FinProjStep2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670219211456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670219211456 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout " "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219211459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst7\|inst2  from: datab  to: combout " "Cell: inst15\|inst7\|inst2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219211459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst8\|inst  from: datab  to: combout " "Cell: inst15\|inst8\|inst  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219211459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst\|inst2~1  from: datad  to: combout " "Cell: inst15\|inst\|inst2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219211459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1670219211459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670219211459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670219211460 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670219211460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670219211472 ""}  } { { "FinProjStep2.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 168 144 312 184 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670219211472 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670219211472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670219211472 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670219211472 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670219211472 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "Automatically promoted node FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670219211474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10~0 " "Destination node FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670219211474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670219211474 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670219211474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670219211474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10~0 " "Destination node FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670219211474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670219211474 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670219211474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670219211475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|inst5 " "Destination node clock_generator:inst\|inst5" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670219211475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670219211475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670219211475 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670219211475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6969  " "Automatically promoted node inst6969 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670219211475 ""}  } { { "FinProjStep2.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 464 960 1024 544 "inst6969" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670219211475 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670219211768 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670219211768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670219211768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670219211769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670219211771 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670219211771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670219211771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670219211771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670219211771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670219211771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670219211771 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670219211774 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670219211774 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670219211774 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 13 58 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 10 55 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670219211774 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670219211774 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670219211774 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G3 " "Node \"G3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670219211798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIIIUUUUU " "Node \"SIIIUUUUU\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIIIUUUUU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670219211798 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1670219211798 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670219211798 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670219211839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670219213150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670219213225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670219213248 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670219216705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670219216705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670219216980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "U:/CPRE281/FinalProject/FinProjStep2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670219218496 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670219218496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670219219160 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670219219160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670219219162 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670219219353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670219219360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670219219544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670219219544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670219219710 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670219220051 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1670219220225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/FinalProject/FinProjStep2/output_files/FinProjStep2.fit.smsg " "Generated suppressed messages file U:/CPRE281/FinalProject/FinProjStep2/output_files/FinProjStep2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670219220434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6067 " "Peak virtual memory: 6067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670219221756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 23:47:01 2022 " "Processing ended: Sun Dec  4 23:47:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670219221756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670219221756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670219221756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670219221756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670219224398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670219224405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 23:47:04 2022 " "Processing started: Sun Dec  4 23:47:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670219224405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670219224405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinProjStep2 -c FinProjStep2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinProjStep2 -c FinProjStep2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670219224405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670219224743 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670219225967 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670219226047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670219227356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 23:47:07 2022 " "Processing ended: Sun Dec  4 23:47:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670219227356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670219227356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670219227356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670219227356 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670219228158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670219228879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670219228887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 23:47:08 2022 " "Processing started: Sun Dec  4 23:47:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670219228887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670219228887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinProjStep2 -c FinProjStep2 " "Command: quartus_sta FinProjStep2 -c FinProjStep2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670219228887 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670219228943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670219229201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670219229201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219229228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219229228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinProjStep2.sdc " "Synopsys Design Constraints File file not found: 'FinProjStep2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670219229659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219229659 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjStep1:inst3\|clock_generator:inst2003\|inst5 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " "create_clock -period 1.000 -name FinProjStep1:inst3\|clock_generator:inst2003\|inst5 FinProjStep1:inst3\|clock_generator:inst2003\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Start Start " "create_clock -period 1.000 -name Start Start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst8\|inst10 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst8\|inst10 clock_generator:inst\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst\|inst10 clock_generator:inst\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst\|clock_divider_1024:inst\|inst10 clock_generator:inst\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PushButton PushButton " "create_clock -period 1.000 -name PushButton PushButton" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670219229660 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670219229660 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout " "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219229662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst7\|inst2  from: datab  to: combout " "Cell: inst15\|inst7\|inst2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219229662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst8\|inst  from: datac  to: combout " "Cell: inst15\|inst8\|inst  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219229662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst\|inst2~1  from: datab  to: combout " "Cell: inst15\|inst\|inst2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219229662 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670219229662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670219229663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670219229664 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670219229664 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670219229780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670219229848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670219229848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.007 " "Worst-case setup slack is -3.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -10.957 Start  " "   -3.007             -10.957 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.455              -7.580 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -2.455              -7.580 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.379             -11.678 Clock  " "   -2.379             -11.678 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274              -6.805 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -2.274              -6.805 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783              -2.723 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.783              -2.723 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781              -6.325 PushButton  " "   -1.781              -6.325 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -4.390 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -1.212              -4.390 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025              -1.797 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.025              -1.797 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219229883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 PushButton  " "    0.225               0.000 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "    0.401               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock  " "    0.402               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "    0.405               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "    0.405               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "    0.440               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 Start  " "    0.636               0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219229913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219229913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.976 " "Worst-case recovery slack is -2.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976             -11.899 Start  " "   -2.976             -11.899 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396              -9.584 PushButton  " "   -2.396              -9.584 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -4.821 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -1.207              -4.821 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219230026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.173 " "Worst-case removal slack is 1.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173               0.000 PushButton  " "    1.173               0.000 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.395               0.000 Start  " "    1.395               0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.399               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "    1.399               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219230060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 Clock  " "   -3.000             -17.135 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.982 PushButton  " "   -3.000             -16.982 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 Start  " "   -3.000              -8.140 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -1.285              -5.140 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219230093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219230093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670219230924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670219230933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670219231108 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout " "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219231212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst7\|inst2  from: datab  to: combout " "Cell: inst15\|inst7\|inst2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219231212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst8\|inst  from: datac  to: combout " "Cell: inst15\|inst8\|inst  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219231212 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst\|inst2~1  from: datab  to: combout " "Cell: inst15\|inst\|inst2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219231212 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670219231212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670219231214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670219231249 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670219231249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.680 " "Worst-case setup slack is -2.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.680              -9.790 Start  " "   -2.680              -9.790 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.145              -5.962 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -2.145              -5.962 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.097              -9.618 Clock  " "   -2.097              -9.618 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994              -5.324 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.994              -5.324 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557              -2.172 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.557              -2.172 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469              -5.150 PushButton  " "   -1.469              -5.150 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020              -3.709 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -1.020              -3.709 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730              -1.155 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -0.730              -1.155 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219231279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 PushButton  " "    0.336               0.000 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Clock  " "    0.354               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "    0.355               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "    0.356               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "    0.356               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "    0.387               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 Start  " "    0.502               0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219231313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.652 " "Worst-case recovery slack is -2.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.652             -10.604 Start  " "   -2.652             -10.604 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007              -8.028 PushButton  " "   -2.007              -8.028 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979              -3.910 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -0.979              -3.910 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219231345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.211 " "Worst-case removal slack is 1.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211               0.000 PushButton  " "    1.211               0.000 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.212               0.000 Start  " "    1.212               0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.272               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "    1.272               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219231419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 Clock  " "   -3.000             -17.135 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.256 PushButton  " "   -3.000             -15.256 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 Start  " "   -3.000              -8.140 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -1.285              -5.140 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219231459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219231459 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670219232446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout " "Cell: inst15\|inst6\|inst2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219232572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst7\|inst2  from: datab  to: combout " "Cell: inst15\|inst7\|inst2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219232572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst8\|inst  from: datac  to: combout " "Cell: inst15\|inst8\|inst  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219232572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|inst\|inst2~1  from: datab  to: combout " "Cell: inst15\|inst\|inst2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670219232572 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670219232572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670219232573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670219232574 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670219232574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.232 " "Worst-case setup slack is -1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232              -4.581 Start  " "   -1.232              -4.581 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085              -3.915 PushButton  " "   -1.085              -3.915 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745              -2.806 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -0.745              -2.806 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721              -0.782 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -0.721              -0.782 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700              -1.438 Clock  " "   -0.700              -1.438 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.646 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -0.646              -0.646 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429              -0.429 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -0.429              -0.429 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.085 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -0.085              -0.085 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219232611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.097 " "Worst-case hold slack is -0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.381 PushButton  " "   -0.097              -0.381 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock  " "    0.181               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "    0.182               0.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "    0.183               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "    0.184               0.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "    0.201               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 Start  " "    0.368               0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219232645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.367 " "Worst-case recovery slack is -1.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367              -5.468 PushButton  " "   -1.367              -5.468 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137              -4.548 Start  " "   -1.137              -4.548 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.335 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -0.084              -0.335 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219232677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.366 " "Worst-case removal slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 PushButton  " "    0.366               0.000 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 Start  " "    0.609               0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "    0.671               0.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219232716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.865 PushButton  " "   -3.000             -17.865 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.682 Clock  " "   -3.000             -14.682 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.708 Start  " "   -3.000              -7.708 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5  " "   -1.000              -4.000 FinProjStep1:inst3\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670219232750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670219232750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670219234441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670219234441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670219234885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 23:47:14 2022 " "Processing ended: Sun Dec  4 23:47:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670219234885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670219234885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670219234885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670219234885 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670219239351 ""}
