// Seed: 2754938142
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 id_4
);
endmodule
module module_1 #(
    parameter id_3 = 32'd34,
    parameter id_7 = 32'd90
) (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire _id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output tri _id_7,
    input supply0 id_8
);
  logic [1 : id_7  ^  id_3] id_10, id_11, id_12 = id_3;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1,
      id_5,
      id_8
  );
endmodule
