Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Apr 16 15:51:04 2022
| Host         : trevormax-precision5550 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file structural_shifter_timing_summary_routed.rpt -pb structural_shifter_timing_summary_routed.pb -rpx structural_shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : structural_shifter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d0/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.114ns  (logic 2.703ns (65.688%)  route 1.412ns (34.312%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d0/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  d0/D_prime_reg/Q
                         net (fo=2, routed)           1.412     1.681    D_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.434     4.114 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.114    D[0]
    U16                                                               r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.089ns  (logic 2.715ns (66.391%)  route 1.374ns (33.609%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d2/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  d2/D_prime_reg/Q
                         net (fo=3, routed)           1.374     1.643    D_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     4.089 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.089    D[2]
    R18                                                               r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 2.720ns (67.317%)  route 1.320ns (32.683%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d1/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  d1/D_prime_reg/Q
                         net (fo=3, routed)           1.320     1.589    D_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.451     4.040 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.040    D[1]
    P18                                                               r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.981ns  (logic 2.688ns (67.536%)  route 1.292ns (32.464%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d3/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  d3/D_prime_reg/Q
                         net (fo=3, routed)           1.292     1.561    D_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.419     3.981 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.981    D[3]
    T17                                                               r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            d0/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.111ns  (logic 0.865ns (40.994%)  route 1.246ns (59.006%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  s_IBUF[1]_inst/O
                         net (fo=4, routed)           1.246     2.058    m0/s_IBUF[1]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.053     2.111 r  m0/out/O
                         net (fo=1, routed)           0.000     2.111    d0/d0_out
    SLICE_X0Y4           FDRE                                         r  d0/D_prime_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            d2/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.984ns  (logic 0.865ns (43.612%)  route 1.119ns (56.388%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  s_IBUF[1]_inst/O
                         net (fo=4, routed)           1.119     1.931    m2/s_IBUF[1]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.053     1.984 r  m2/out/O
                         net (fo=1, routed)           0.000     1.984    d2/d2_out
    SLICE_X0Y4           FDRE                                         r  d2/D_prime_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            d1/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.982ns  (logic 0.865ns (43.677%)  route 1.116ns (56.323%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  s_IBUF[1]_inst/O
                         net (fo=4, routed)           1.116     1.929    m1/s_IBUF[1]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.053     1.982 r  m1/out/O
                         net (fo=1, routed)           0.000     1.982    d1/d1_out
    SLICE_X0Y4           FDRE                                         r  d1/D_prime_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P[3]
                            (input port)
  Destination:            d3/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.848ns  (logic 0.862ns (46.633%)  route 0.986ns (53.367%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  P[3] (IN)
                         net (fo=0)                   0.000     0.000    P[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  P_IBUF[3]_inst/O
                         net (fo=1, routed)           0.986     1.795    m3/P_IBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.053     1.848 r  m3/out/O
                         net (fo=1, routed)           0.000     1.848    d3/d3_out
    SLICE_X0Y4           FDRE                                         r  d3/D_prime_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d0/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d0/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.896%)  route 0.151ns (54.104%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d0/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d0/D_prime_reg/Q
                         net (fo=2, routed)           0.151     0.251    m0/D[0]
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.028     0.279 r  m0/out/O
                         net (fo=1, routed)           0.000     0.279    d0/d0_out
    SLICE_X0Y4           FDRE                                         r  d0/D_prime_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d2/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.509%)  route 0.153ns (54.491%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d2/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d2/D_prime_reg/Q
                         net (fo=3, routed)           0.153     0.253    m2/D[0]
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.028     0.281 r  m2/out/O
                         net (fo=1, routed)           0.000     0.281    d2/d2_out
    SLICE_X0Y4           FDRE                                         r  d2/D_prime_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.183%)  route 0.155ns (54.817%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d2/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d2/D_prime_reg/Q
                         net (fo=3, routed)           0.155     0.255    m1/D[1]
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.028     0.283 r  m1/out/O
                         net (fo=1, routed)           0.000     0.283    d1/d1_out
    SLICE_X0Y4           FDRE                                         r  d1/D_prime_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d3/D_prime_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.128ns (38.450%)  route 0.205ns (61.550%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d3/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d3/D_prime_reg/Q
                         net (fo=3, routed)           0.205     0.305    m3/D[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.028     0.333 r  m3/out/O
                         net (fo=1, routed)           0.000     0.333    d3/d3_out
    SLICE_X0Y4           FDRE                                         r  d3/D_prime_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.349ns (79.808%)  route 0.341ns (20.192%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d3/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d3/D_prime_reg/Q
                         net (fo=3, routed)           0.341     0.441    D_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         1.249     1.690 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.690    D[3]
    T17                                                               r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.380ns (79.064%)  route 0.365ns (20.936%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d1/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d1/D_prime_reg/Q
                         net (fo=3, routed)           0.365     0.465    D_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.280     1.745 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.745    D[1]
    P18                                                               r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.375ns (78.199%)  route 0.383ns (21.801%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d2/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d2/D_prime_reg/Q
                         net (fo=3, routed)           0.383     0.483    D_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.275     1.759 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.759    D[2]
    R18                                                               r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0/D_prime_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.363ns (77.279%)  route 0.401ns (22.721%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  d0/D_prime_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  d0/D_prime_reg/Q
                         net (fo=2, routed)           0.401     0.501    D_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.263     1.764 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.764    D[0]
    U16                                                               r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------





