/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  reg [10:0] _01_;
  reg [37:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [20:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire [13:0] celloutsig_0_36z;
  wire [32:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~((in_data[170] | in_data[104]) & celloutsig_1_2z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z ^ celloutsig_0_1z[2]);
  assign celloutsig_0_18z = ~(celloutsig_0_13z[4] ^ celloutsig_0_8z);
  assign celloutsig_1_1z = in_data[147:138] + in_data[179:170];
  assign celloutsig_0_9z = { celloutsig_0_1z[7:5], celloutsig_0_6z, celloutsig_0_8z } + { in_data[25:14], celloutsig_0_0z };
  assign celloutsig_0_29z = { in_data[8:4], celloutsig_0_12z } + celloutsig_0_23z[7:2];
  assign celloutsig_0_30z = { _00_[3:1], celloutsig_0_26z } + celloutsig_0_22z[7:4];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_6z[8:4], celloutsig_0_2z[5:1], 1'h1 };
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 3'h0;
    else _11_ <= celloutsig_0_9z[4:2];
  assign _00_[3:1] = _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 38'h0000000000;
    else _02_ <= { _01_, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z[5:1], 1'h1, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[171:165] & in_data[103:97];
  assign celloutsig_0_5z = { in_data[44:43], celloutsig_0_0z } & { celloutsig_0_2z[3:2], celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_15z[13:5], celloutsig_0_3z, celloutsig_0_12z } & { celloutsig_0_13z[1], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_35z = { in_data[36:34], celloutsig_0_12z } / { 1'h1, celloutsig_0_30z[1], celloutsig_0_3z, celloutsig_0_26z };
  assign celloutsig_0_36z = { celloutsig_0_29z[5:3], celloutsig_0_16z, celloutsig_0_13z } / { 1'h1, celloutsig_0_9z[5], celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[11:3] / { 1'h1, in_data[36:29] };
  assign celloutsig_0_13z = celloutsig_0_11z[4:0] / { 1'h1, celloutsig_0_6z[6:3] };
  assign celloutsig_1_2z = in_data[129:125] > in_data[166:162];
  assign celloutsig_0_0z = in_data[23:19] <= in_data[47:43];
  assign celloutsig_0_3z = in_data[37:15] <= { in_data[17:4], celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[185:182] <= { celloutsig_1_6z[3:1], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z } <= { celloutsig_1_9z[8:4], celloutsig_1_7z };
  assign celloutsig_0_12z = _01_[6:3] <= { celloutsig_0_9z[2:0], celloutsig_0_8z };
  assign celloutsig_0_26z = celloutsig_0_15z[9:5] && celloutsig_0_10z;
  assign celloutsig_1_19z = ! celloutsig_1_1z[3:0];
  assign celloutsig_1_18z = celloutsig_1_10z & ~(in_data[154]);
  assign celloutsig_0_25z = celloutsig_0_9z[9] & ~(_01_[0]);
  assign celloutsig_0_4z = { in_data[41:40], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_1z[5:2] % { 1'h1, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[23:16], celloutsig_0_2z[5:1], 1'h1, _00_[3:1] } % { 1'h1, celloutsig_0_1z[6:0], celloutsig_0_11z };
  assign celloutsig_0_17z = { in_data[21:17], celloutsig_0_12z } % { 1'h1, celloutsig_0_11z[7:3] };
  assign celloutsig_0_21z = { celloutsig_0_2z[5:1], 1'h1, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_12z } !== { _02_[18:2], celloutsig_0_18z };
  assign celloutsig_0_32z = ~ { celloutsig_0_22z[11:1], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_9z = ~ { celloutsig_1_0z[5:1], celloutsig_1_6z };
  assign celloutsig_0_11z = ~ { celloutsig_0_9z[10:3], celloutsig_0_8z };
  assign celloutsig_0_22z = in_data[37:17] | { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_18z, _01_ };
  assign celloutsig_0_16z = { celloutsig_0_10z[4:2], celloutsig_0_4z } >>> celloutsig_0_15z[6:1];
  assign celloutsig_0_19z = celloutsig_0_13z >>> celloutsig_0_2z[5:1];
  assign celloutsig_0_37z = { celloutsig_0_32z[17:1], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_21z } - { _02_[37:9], celloutsig_0_35z };
  assign celloutsig_0_6z = celloutsig_0_1z - celloutsig_0_1z;
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z } - { celloutsig_0_1z[6:5], celloutsig_0_5z };
  assign celloutsig_0_2z[5:1] = celloutsig_0_1z[6:2] ~^ in_data[67:63];
  assign _00_[0] = celloutsig_0_26z;
  assign celloutsig_0_2z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[45:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z[32:1] };
endmodule
