Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Sep  4 15:30:55 2022
| Host         : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1316 |
|    Minimum number of control sets                        |  1316 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3714 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1316 |
| >= 0 to < 4        |   223 |
| >= 4 to < 6        |   107 |
| >= 6 to < 8        |   106 |
| >= 8 to < 10       |   122 |
| >= 10 to < 12      |    84 |
| >= 12 to < 14      |    58 |
| >= 14 to < 16      |    23 |
| >= 16              |   593 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3998 |         1223 |
| No           | No                    | Yes                    |             320 |          108 |
| No           | Yes                   | No                     |            2143 |          885 |
| Yes          | No                    | No                     |           10173 |         2627 |
| Yes          | No                    | Yes                    |             116 |           40 |
| Yes          | Yes                   | No                     |            8056 |         2268 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                            Enable Signal                                                                                                                                           |                                                                                                                       Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/bPassThru_422_or_420_In_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d3_S_ram/ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/bPassThru_422_or_420_Out_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d5_S_ram/ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/bPassThruHcr2_U/U_bd_3a92_hsc_0_fifo_w1_d4_S_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                          | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/cmp148_i_reg_8130                                                                                                                  |                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/flow_control_loop_pipe_sequential_init_U/cmp150_reg_7760                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/flow_control_loop_pipe_sequential_init_U/cmp148_reg_9150                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/cmp150_i_reg_7820                                                                                                                      |                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                      |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[73]_i_1_n_0                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_exit_pipeline/m08_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                             | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/icmp_ln403_reg_15170                                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/rdata[9]_i_1_n_5                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                             | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/E[0]                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/hsc/inst/Block_entry1_proc_U0/int_ap_start_reg                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/E[0]                                                                                                                                                                                                                                 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/rst_axis/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_142M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116/ap_block_pp0_stage0_subdone                                                                                                                                           |                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr[3]_i_1_n_0                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/bPassThru_422_or_420_Out_loc_channel_U/mOutPtr[3]_i_1__0_n_5                                                                                                                                                                                                  | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                          | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/flow_control_loop_pipe_sequential_init_U/internal_empty_n_reg                                                                                                          |                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M_CLK0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[185]_i_1_n_0                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/HwReg_HeightOut_c15_channel_U/E[0]                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/E[0]                                                                                                                                                                                                                               | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/HwReg_HeightOut_c15_channel_U/internal_full_n_reg_0[0]                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[1]                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                      | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                        | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/internal_empty_n_reg[0]                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/E[0]                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/E[0]                                                                                                                                                                 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                        | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120/E[0]                                                                                                                                                                                | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[6][0]                                                                                                                | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                        | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                             | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/E[0]                                                                                                                                                                  | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/ap_enable_reg_pp0_iter9_reg_0[0]                                                                                                                                                                 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/E[0]                                                                                                                                                                                             | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                        | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                   | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/cmp119_reg_730_reg[0][0]                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116/icmp_ln619_reg_376_reg[0]_1[0]                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2_fu_100/E[0]                                                                                                                                                                  | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                 |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/E[0]                                                                                                                                                                   | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[6][0]                                                                                                                | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/E[0]                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[9]_i_1_n_0                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                     | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[9]_i_1_n_0                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M_CLK0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_100M_CLK0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/rst_axis/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | design_1_i/rgb_to_yuv422/U0/rst_axis/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/icmp_ln352_1_reg_18320                                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                  | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                            | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                       | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                         |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                       | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                      |                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_ColorMode[7]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_ColorModeOut[7]_i_1_n_5                                                                                                                                                                                                                      | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/bPassThruHcr1_channel_U/U_bd_3a92_hsc_0_fifo_w1_d2_S_ram/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/int_ColorMode[7]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/ap_condition_159                                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                       | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                     | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state5                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/p_0_0_0_0_05191015_lcssa1040_fu_740                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_CS_fsm_reg[5][0]                                                                                                                                                            |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/p_1_in[0]                                                                                                                                                                                                                                    | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ClipMax_V_channel0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ClipMax_2_V_channel0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ClampMin[7]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ClampMin_2[7]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ClipMax[7]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ClipMax_2[7]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_InVideoFormat[7]_i_1_n_5                                                                                                                                                                                                                     | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_OutVideoFormat[7]_i_1_n_5                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116/ap_condition_159                                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/ap_enable_reg_pp0_iter1_reg                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ClampMin_2_V_channel0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/p_1_in[8]                                                                                                                                                                                                                                    | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/p_1_in[23]                                                                                                                                                                                                                                   | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                               |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/p_1_in[31]                                                                                                                                                                                                                                   | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/ap_CS_fsm_reg[4][0]                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/p_0_0_0_0_05241026_lcssa1052_i_fu_860                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                              | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1][0]                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_CS_fsm_reg[4][0]                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/ap_condition_159                                                                                                                                                       |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_output_video_format[7]_i_1_n_5                                                                                                                                                                                                               | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_input_video_format[7]_i_1_n_5                                                                                                                                                                                                                | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/select_ln262_reg_15540                                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/select_ln262_reg_15540                                                                                                                                                          | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/select_ln262_reg_1554_0                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ClampMin_V_channel0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/p_0_0_0_0_05241026_lcssa1052_i_fu_920                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/pixbuf_y_val_V_21_out_load_reg_8440                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ArrayLoc_reg_9790                                                                                                                                                               |                                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_900                                                                                   |                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_reg_ap_uint_9_s_fu_758/ap_ce_reg                                                                                                                                            |                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/flow_control_loop_pipe_sequential_init_U/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg[0] | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/flow_control_loop_pipe_sequential_init_U/SR[0]                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg[0]                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_2[0]                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_1[0]                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_0[0]                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_GOffset_2_V_channel0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ROffset_V_channel0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ROffset_2_V_channel0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/rgbtogray_inst/graydata_valid                                                                                                                                                                                                                            | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_BOffset[9]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_BOffset_2[9]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_GOffset[9]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_GOffset_2[9]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/rd_counter_r[9]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                        | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/wrptr_r[9]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/wrptr_r[9]_i_1__0_n_0                                                                                                                                                                                                               | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/wrptr_r[9]_i_1__1_n_0                                                                                                                                                                                                               | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_GOffset_V_channel0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/wrptr_r[9]_i_1__2_n_0                                                                                                                                                                                                               | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_BOffset_V_channel0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_BOffset_2_V_channel0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db1_reg_0[0] |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ROffset[9]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ROffset_2[9]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                        | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/Q[1]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[5]                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm12_out                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/ap_NS_fsm[3]                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/ap_NS_fsm[1]                                                                                                                                                                                |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152_ap_start_reg_reg_0[0]                                                       | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/ap_NS_fsm[3]                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/SR[0]                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[5]                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[1]                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2_fu_100/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2_fu_100/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                 |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state8                                                                                                                                                                                                                   | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state3                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                               | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                           |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/ap_NS_fsm[2]                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/ap_NS_fsm12_out                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/MultiPixStream2AXIvideo_U0/ap_NS_fsm[5]                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/hsc/inst/MultiPixStream2AXIvideo_U0/ap_NS_fsm[1]                                                                                                                                                                                |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rdptr_r[0]_i_1__1_n_0                                                                                                                                                                                                               | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                               | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/rdptr_r[0]_i_1__0_n_0                                                                                                                                                                                                               | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_fu_164                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                           |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/rd_en_i                                                                                                                                                                                                                             | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[4][0]                                                                                                           | design_1_i/rgb_to_yuv422/U0/ltr/inst/start_for_MultiPixStream2AXIvideo_U0_U/internal_empty_n_reg_0[0]                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                          | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/rdptr_r[0]_i_1__2_n_0                                                                                                                                                                                                               | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state3                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/Q[1]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/ap_CS_fsm_state6                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_HwReg_width_c16_write                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                               | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[5]                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_InVideoFormat_channel_U/AXIvideo2MultiPixStream_U0_HwReg_width_c17_write                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state8                                                                                                                                                                                                                   | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm17_out                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/y_fu_1260                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/vscale_core_polyphase_U0_HwReg_HeightOut_c_write                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg_reg_0[0]                                                          | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                       |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/ap_NS_fsm[3]                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/ap_NS_fsm11_out                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                       | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter17_reg[0]                                                                                            |                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/ap_CS_fsm_state6                                                                                                                                                                                                                      | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/v_hcresampler_core_1_U0_HwReg_width_c_write                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/flow_control_loop_pipe_sequential_init_U/cmp20244_reg_227_reg[0][0]                                                                                                   | design_1_i/rgb_to_yuv422/U0/vsc/inst/HwReg_HeightOut_c_U/MultiPixStream2AXIvideo_U0_ColorMode_read                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_185_ap_start_reg_reg[0]                                                         | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg[0]                                                      | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/y_fu_1240                                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/v_csc_core_U0_HwReg_width_c15_write                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg[0]                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0                                                                                       | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/sel                                                                                                                                                                                                                                       | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/rst_i                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/internal_full_n_reg                                                                     | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                  |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                     |                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                    |                                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                    |                                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                    |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/rdata[15]_i_1_n_5                                                                                                                                                                                         |               10 |             14 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/ap_CS_fsm_state2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                         |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                8 |             14 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                    |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/rdata[15]_i_1_n_5                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/ap_CS_fsm_state2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                            |                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/ap_CS_fsm_state7                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/ap_NS_fsm11_out                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/Q[2]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                    |                                                                                                                                                                                                                                                             |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/ap_CS_fsm_state7                                                                                                                                                                                                                      | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/ap_NS_fsm16_out                                                                                                                                                                                |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg[0]                                                          | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                          |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/Q[1]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                            |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_col_end[15]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120/flow_control_loop_pipe_sequential_init_U/x_fu_70                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_Cr_B_value[15]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_Cb_G_value[15]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_col_start[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_Y_R_value[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_Height[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/p_7_in                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/filt_res1_4_reg_9880                                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/ap_CS_fsm_state2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_row_end[15]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_row_start[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_1_0[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_1_2[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_1_1[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_0_3[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_0_2[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/trunc_ln232_1_reg_8390                                                                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/p_7_in                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/trunc_ln232_1_reg_8330                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_0_1[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/filt_res1_3_reg_8860                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_1_3[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/ap_CS_fsm_state2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/int_coefs_0_0[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_5                                                                                                                                                                                                                     | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/p_0_in_3                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/p_0_in_4                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ColStart[15]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_RowEnd[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ColEnd[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/p_0_in_2                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/p_0_in_1                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/p_0_in_0                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/p_0_in                                                                                                                                           |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_RowStart[15]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/int_Width[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_RowEnd_channel0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K33_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K33_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K32_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/ap_enable_reg_pp0_iter17_reg                                                | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K32_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K31_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K31_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K23_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K23_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/p_0_in_1                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K32[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K31_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K31[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K23_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K23[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K22_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K22[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K33[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K21_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/p_0_in_2                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/p_0_in_0                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/p_0_in                                                                                                                                           |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_RowStart_channel0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/p_0_in_3                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/p_0_in_4                                                                                                                                         |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K21[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K13_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K13[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K12_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K12[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K33_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K11_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/int_HeightIn[15]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/int_HeightOut[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K11[15]_i_1_n_5                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ColStart_channel0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K12_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K13_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K12_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K11_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_InVideoFormat_channel0                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K11_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/icmp_ln159_reg_1289_pp0_iter12_reg_reg[0]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K13_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K21_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K21_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K32_2[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_ColEnd_channel0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/pixbuf_y_val_V_10_reg_15390                                                                                                                                                     |                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res0_reg_15010                                                                                                                                                             |                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_reg_ap_uint_9_s_fu_758/xReadPos_fu_168                                                                                                                                      | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/ReadEn_fu_1724_out                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K22_2_channel0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_K22_channel0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/ap_NS_fsm[2]                                                                                                                                                                                                                              | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/y_fu_56[0]_i_1_n_5                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/icmp_ln159_reg_1289_pp0_iter1_reg_reg[0]_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state4                                                                                                                                                                                                                     | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/vscale_core_polyphase_U0_HwReg_HeightOut_c_write                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/add_ln676_reg_9690                                                                                                                                                              |                                                                                                                                                                                                                                                             |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m00_couplers/m00_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m00_couplers/m00_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[36]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                              | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                 |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                 |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                           |                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                4 |             19 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_01001                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                     |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                       |                                                                                                                                                                                                                                                             |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                         |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                                                                                                   |                                                                                                                                                                                                                                                             |               12 |             21 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                     |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                                     |                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/Q[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_width_c15_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/Q[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_width_c18_channel0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_height_c20_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ap_sync_channel_write_HwReg_height_c22_channel0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_height_c21_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_height_c_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_height_c19_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_width_c16_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_width_c17_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               14 |             22 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/Q[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_width_c_U/U_bd_3a92_csc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                                     |                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                               | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                              |                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                     |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                         |                                                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                             |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/ap_NS_fsm[3]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_enable_reg_pp0_iter5_reg_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_11_reg_14430                                                                                                                                    |                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg_reg[0]                                                            |                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/E[0]                                                                      |                                                                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/p_3_in                                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/shiftReg_ce                                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/ap_enable_reg_pp0_iter13_reg_0[0]                                                                                                                                               |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/pixbuf_y_val_V_13_reg_942[7]_i_1_n_5                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                                           |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4[0]                                                  |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/p_0_0_0_0_0511_21058_lcssa1084_fu_1080                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/ap_NS_fsm[4]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_11_reg_18210                                                                                                                                                    |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/p_Result_2_reg_13810                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/trunc_ln145_1_reg_13240                                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/pixbuf_y_val_V_6_reg_7900                                                                                                                                                      |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_CS_fsm_reg[5]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_180/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/ap_NS_fsm[4]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1                                                                                | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370[7]_i_1_n_5                                                                 |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/p_3_in                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                                                        |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/shiftReg_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/Q[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_213/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/ap_CS_fsm_reg[4]_1                                                                                                                                                          |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/pixbuf_y_val_V_11_reg_8270                                                                                                                                                  |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/pixbuf_y_val_V_6_reg_7960                                                                                                                                                       |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/ap_NS_fsm[3]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116/p_3_in                                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg[0]                                                         |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               15 |             25 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_164[23]_i_1_n_5                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               12 |             25 |         2.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg[0]                                                         |                                                                                                                                                                                                                                                             |               11 |             25 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg[0]                                                                                                             |                                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/v_letterbox_core_U0/grp_v_letterbox_core_Pipeline_VITIS_LOOP_167_2_fu_120/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_132[23]_i_1_n_5                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[8].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                                            |                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[8].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m02_couplers/m02_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[5].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[5].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[4].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                            |                                                                                                                                                                                                                                                             |               12 |             26 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[4].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m02_couplers/m02_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m01_couplers/m01_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m01_couplers/m01_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m08_couplers/m08_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                        |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/m08_couplers/m08_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[2].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                                            |                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_decoder[2].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                             |                4 |             29 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_01001                                                                                                              |                                                                                                                                                                                                                                                             |               11 |             30 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/flow_control_loop_pipe_sequential_init_U/icmp_ln1636_reg_762_reg[0]                                                                                                            |                                                                                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                           |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                         |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                             |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg_rden                                                                                                                                                                                                                                 | design_1_i/sobel_v1_0_0/U0/sobel_v1_0_s_axi_lite_inst/slv_reg0[9]_i_1_n_0                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/icmp_ln159_reg_1289_pp0_iter12_reg_reg[0]_1[0]                                                                                                                                  |                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[5]_1[0]                                                                                                                                                   |                                                                                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                          |                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/ap_NS_fsm[2]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_3[0]                                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[5]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_1[0]                                                                                                                                                   |                                                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_2[0]                                                                                                                                                   |                                                                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[4]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                              |                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                          |                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                          |                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/p_5_in                                                                                                                                                                         |                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/ap_enable_reg_pp0_iter2_reg_0[0]                                                                                                                                           |                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/int_LineRate[31]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/rdata[31]_i_1_n_5                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/rdata[31]_i_1_n_5                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate[31]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/p_5_in                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                      |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                      |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1[0]                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/add_ln1541_3_reg_8710                                                                                                                                                       |                                                                                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/lhs_V_reg_9480                                                                                                                                                             |                                                                                                                                                                                                                                                             |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_enable_reg_pp0_iter5_reg                                | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/s_sc_valid                                                                                                                                   |                                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                 |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                5 |             35 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_0_2_i_1__1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_0_2_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_0_2_i_1__2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_0_2_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_0_2_i_1__1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_0_2_i_1__2_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_0_2_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                        |               14 |             36 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                     |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                             |                                                                                                                                                                                                                                                             |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                     |                                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_0_2_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_0_2_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_0_2_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_0_2_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_0_2_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_v1_0_0/U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |               13 |             37 |         2.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                             |                6 |             38 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                        |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_CS_fsm_reg[4]_1[0]                                                                                                                                                           |                                                                                                                                                                                                                                                             |                7 |             40 |         5.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_CS_fsm_reg[5]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                8 |             40 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                   |               15 |             40 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                      |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                          |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                      |               13 |             42 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |               14 |             42 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                             |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                             |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                                      |                                                                                                                                                                                                                                                             |                8 |             43 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |               11 |             43 |         3.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                8 |             43 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                8 |             44 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                       |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_HwReg_Width_c13_write                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/vscale_core_polyphase_U0_HwReg_HeightOut_c_write                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |               12 |             44 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                  |                9 |             46 |         5.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                    |                8 |             46 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                          |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                             |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0[0]                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/flow_control_loop_pipe_sequential_init_U/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3[0]                                                  |                                                                                                                                                                                                                                                             |               15 |             48 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               12 |             49 |         4.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/or_ln350_reg_13800                                                                                                                                                              |                                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                            |                9 |             50 |         5.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                            |                                                                                                                                                                                                                                                             |               12 |             50 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/y_fu_1260                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |               13 |             51 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                             |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                        |               15 |             52 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                             |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                             |               24 |             55 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |               25 |             55 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                             |               14 |             55 |         3.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |               25 |             56 |         2.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                             |               12 |             58 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                      |               12 |             59 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                          |               13 |             59 |         4.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                             |               23 |             60 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0[0]                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                   |               13 |             60 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                   |               20 |             60 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                                    |                                                                                                                                                                                                                                                             |               18 |             60 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                                  |                                                                                                                                                                                                                                                             |               24 |             60 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/video_router/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                            |                                                                                                                                                                                                                                                             |               15 |             60 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                             |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/ap_CS_fsm_reg[3]_2[0]                                                                                                                                                           |                                                                                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/Q[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               17 |             65 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |               10 |             67 |         6.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               17 |             70 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state5                                                                                                                                                                                                                     | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/vscale_core_polyphase_U0_HwReg_HeightOut_c_write                                                                                                                                              |               19 |             70 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln147_reg_1236[23]_i_1_n_5                                                                                                                                                                   |                                                                                                                                                                                                                                                             |               14 |             72 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |               11 |             73 |         6.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |               13 |             73 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               16 |             73 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                                 |               18 |             73 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               17 |             74 |         4.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/ltr/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |               27 |             75 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln147_2_reg_1276[24]_i_1_n_5                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               24 |             75 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               15 |             75 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               15 |             75 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                          |               17 |             76 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                               |               12 |             77 |         6.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/hcr/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |               29 |             78 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               15 |             78 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               17 |             79 |         4.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                             | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               15 |             82 |         5.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state4                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |               21 |             83 |         3.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               15 |             85 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                             |               20 |             96 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/E[0]                                                                        |                                                                                                                                                                                                                                                             |               21 |             96 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/vsc/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                              |               41 |             97 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                             |               13 |            100 |         7.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               47 |            100 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                 |                                                                                                                                                                                                                                                             |               14 |            106 |         7.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                             |               14 |            108 |         7.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                |                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |               57 |            118 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArrayVal_val_V_16_reg_15180                                                                                                                                      |                                                                                                                                                                                                                                                             |               34 |            120 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                             |               24 |            120 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/internal_full_n_reg                                                                     |                                                                                                                                                                                                                                                             |               21 |            138 |         6.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_enable_reg_pp0_iter5_reg_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                             |               38 |            144 |         3.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                     |               28 |            145 |         5.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/HwReg_HeightOut_c15_channel_U/shiftReg_ce                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |               30 |            148 |         4.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                   |               40 |            173 |         4.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |              104 |            212 |         2.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/ap_enable_reg_pp0_iter17_reg                                                |                                                                                                                                                                                                                                                             |               35 |            233 |         6.66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_enable_reg_pp0_iter5_reg                                |                                                                                                                                                                                                                                                             |               55 |            358 |         6.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/Block_entry3_proc_U0_ap_ready                                                                                                                                                                                                                    | design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                     |              128 |            482 |         3.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/ap_enable_reg_pp0_iter1_reg                                                                           |                                                                                                                                                                                                                                                             |              126 |            533 |         4.23 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |              279 |           1053 |         3.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |              457 |           1364 |         2.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |              493 |           1616 |         3.28 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


