0.7
2020.2
May 22 2024
19:03:11
C:/ECE420/4_Bit_Adder_Subtractor/4_Bit_Adder_Subtractor.sim/sim_1/impl/timing/xsim/full_adder_subtractor_TB_time_impl.v,1729139423,verilog,,,,full_adder_subtractor;glbl,,,,,,,,
C:/ECE420/4_Bit_Adder_Subtractor/4_Bit_Adder_Subtractor.srcs/sim_1/new/full_adder_subtractor_TB.vhd,1729138700,vhdl,,,,full_adder_subtractor_tb,,,,,,,,
