{"Source Block": ["hdl/library/axi_dmac/axi_dmac_transfer.v@183:193@HdlIdDef", "wire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_transfer.v@180:190", "wire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@177:187", "  output [7:0] dest_diag_level_bursts\n);\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@178:188", ");\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@181:191", "wire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@182:192", "wire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@185:195", "wire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@179:189", "\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@184:194", "wire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n"]], "Diff Content": {"Delete": [[188, "wire dma_response_ready;\n"]], "Add": []}}