[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ElabSysCall/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 132
LIB: work
FILE: ${SURELOG_DIR}/tests/ElabSysCall/dut.sv
n<> u<131> t<Top_level_rule> c<1> l<1:1> el<24:10>
  n<> u<1> t<Null_rule> p<131> s<130> l<1:1>
  n<> u<130> t<Source_text> p<131> c<33> l<1:1> el<24:10>
    n<> u<33> t<Description> p<130> c<32> s<65> l<1:1> el<5:10>
      n<> u<32> t<Module_declaration> p<33> c<6> l<1:1> el<5:10>
        n<> u<6> t<Module_nonansi_header> p<32> c<2> s<30> l<1:1> el<1:20>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top_fatal> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:17>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:17> el<1:17>
          n<> u<5> t<Port_list> p<6> l<1:17> el<1:19>
        n<> u<30> t<Module_item> p<32> c<29> s<31> l<2:1> el<4:4>
          n<> u<29> t<Non_port_module_item> p<30> c<28> l<2:1> el<4:4>
            n<> u<28> t<Module_or_generate_item> p<29> c<27> l<2:1> el<4:4>
              n<> u<27> t<Module_common_item> p<28> c<26> l<2:1> el<4:4>
                n<> u<26> t<Conditional_generate_construct> p<27> c<25> l<2:1> el<4:4>
                  n<> u<25> t<If_generate_construct> p<26> c<24> l<2:1> el<4:4>
                    n<> u<24> t<IF> p<25> s<10> l<2:1> el<2:3>
                    n<> u<10> t<Constant_expression> p<25> c<9> s<23> l<2:5> el<2:6>
                      n<> u<9> t<Constant_primary> p<10> c<8> l<2:5> el<2:6>
                        n<> u<8> t<Primary_literal> p<9> c<7> l<2:5> el<2:6>
                          n<1> u<7> t<INT_CONST> p<8> l<2:5> el<2:6>
                    n<> u<23> t<Generate_item> p<25> c<22> l<2:8> el<4:4>
                      n<> u<22> t<Generate_begin_end_block> p<23> c<20> l<2:8> el<4:4>
                        n<> u<20> t<Generate_item> p<22> c<19> s<21> l<3:3> el<3:48>
                          n<> u<19> t<Module_or_generate_item> p<20> c<18> l<3:3> el<3:48>
                            n<> u<18> t<Module_common_item> p<19> c<17> l<3:3> el<3:48>
                              n<> u<17> t<Elaboration_system_task> p<18> c<16> l<3:3> el<3:48>
                                n<fatal> u<16> t<STRING_CONST> p<17> s<15> l<3:4> el<3:9>
                                n<> u<15> t<Argument_list> p<17> c<14> l<3:10> el<3:46>
                                  n<> u<14> t<Expression> p<15> c<13> l<3:10> el<3:46>
                                    n<> u<13> t<Primary> p<14> c<12> l<3:10> el<3:46>
                                      n<> u<12> t<Primary_literal> p<13> c<11> l<3:10> el<3:46>
                                        n<"Cache way size must be at most 4kB"> u<11> t<STRING_LITERAL> p<12> l<3:10> el<3:46>
                        n<> u<21> t<END> p<22> l<4:1> el<4:4>
        n<> u<31> t<ENDMODULE> p<32> l<5:1> el<5:10>
    n<> u<65> t<Description> p<130> c<64> s<97> l<7:1> el<11:10>
      n<> u<64> t<Module_declaration> p<65> c<38> l<7:1> el<11:10>
        n<> u<38> t<Module_nonansi_header> p<64> c<34> s<62> l<7:1> el<7:20>
          n<module> u<34> t<Module_keyword> p<38> s<35> l<7:1> el<7:7>
          n<top_error> u<35> t<STRING_CONST> p<38> s<36> l<7:8> el<7:17>
          n<> u<36> t<Package_import_declaration_list> p<38> s<37> l<7:17> el<7:17>
          n<> u<37> t<Port_list> p<38> l<7:17> el<7:19>
        n<> u<62> t<Module_item> p<64> c<61> s<63> l<8:1> el<10:4>
          n<> u<61> t<Non_port_module_item> p<62> c<60> l<8:1> el<10:4>
            n<> u<60> t<Module_or_generate_item> p<61> c<59> l<8:1> el<10:4>
              n<> u<59> t<Module_common_item> p<60> c<58> l<8:1> el<10:4>
                n<> u<58> t<Conditional_generate_construct> p<59> c<57> l<8:1> el<10:4>
                  n<> u<57> t<If_generate_construct> p<58> c<56> l<8:1> el<10:4>
                    n<> u<56> t<IF> p<57> s<42> l<8:1> el<8:3>
                    n<> u<42> t<Constant_expression> p<57> c<41> s<55> l<8:5> el<8:6>
                      n<> u<41> t<Constant_primary> p<42> c<40> l<8:5> el<8:6>
                        n<> u<40> t<Primary_literal> p<41> c<39> l<8:5> el<8:6>
                          n<1> u<39> t<INT_CONST> p<40> l<8:5> el<8:6>
                    n<> u<55> t<Generate_item> p<57> c<54> l<8:8> el<10:4>
                      n<> u<54> t<Generate_begin_end_block> p<55> c<52> l<8:8> el<10:4>
                        n<> u<52> t<Generate_item> p<54> c<51> s<53> l<9:3> el<9:48>
                          n<> u<51> t<Module_or_generate_item> p<52> c<50> l<9:3> el<9:48>
                            n<> u<50> t<Module_common_item> p<51> c<49> l<9:3> el<9:48>
                              n<> u<49> t<Elaboration_system_task> p<50> c<48> l<9:3> el<9:48>
                                n<error> u<48> t<STRING_CONST> p<49> s<47> l<9:4> el<9:9>
                                n<> u<47> t<Argument_list> p<49> c<46> l<9:10> el<9:46>
                                  n<> u<46> t<Expression> p<47> c<45> l<9:10> el<9:46>
                                    n<> u<45> t<Primary> p<46> c<44> l<9:10> el<9:46>
                                      n<> u<44> t<Primary_literal> p<45> c<43> l<9:10> el<9:46>
                                        n<"Cache way size must be at most 4kB"> u<43> t<STRING_LITERAL> p<44> l<9:10> el<9:46>
                        n<> u<53> t<END> p<54> l<10:1> el<10:4>
        n<> u<63> t<ENDMODULE> p<64> l<11:1> el<11:10>
    n<> u<97> t<Description> p<130> c<96> s<129> l<13:1> el<17:10>
      n<> u<96> t<Module_declaration> p<97> c<70> l<13:1> el<17:10>
        n<> u<70> t<Module_nonansi_header> p<96> c<66> s<94> l<13:1> el<13:22>
          n<module> u<66> t<Module_keyword> p<70> s<67> l<13:1> el<13:7>
          n<top_warning> u<67> t<STRING_CONST> p<70> s<68> l<13:8> el<13:19>
          n<> u<68> t<Package_import_declaration_list> p<70> s<69> l<13:19> el<13:19>
          n<> u<69> t<Port_list> p<70> l<13:19> el<13:21>
        n<> u<94> t<Module_item> p<96> c<93> s<95> l<14:1> el<16:4>
          n<> u<93> t<Non_port_module_item> p<94> c<92> l<14:1> el<16:4>
            n<> u<92> t<Module_or_generate_item> p<93> c<91> l<14:1> el<16:4>
              n<> u<91> t<Module_common_item> p<92> c<90> l<14:1> el<16:4>
                n<> u<90> t<Conditional_generate_construct> p<91> c<89> l<14:1> el<16:4>
                  n<> u<89> t<If_generate_construct> p<90> c<88> l<14:1> el<16:4>
                    n<> u<88> t<IF> p<89> s<74> l<14:1> el<14:3>
                    n<> u<74> t<Constant_expression> p<89> c<73> s<87> l<14:5> el<14:6>
                      n<> u<73> t<Constant_primary> p<74> c<72> l<14:5> el<14:6>
                        n<> u<72> t<Primary_literal> p<73> c<71> l<14:5> el<14:6>
                          n<1> u<71> t<INT_CONST> p<72> l<14:5> el<14:6>
                    n<> u<87> t<Generate_item> p<89> c<86> l<14:8> el<16:4>
                      n<> u<86> t<Generate_begin_end_block> p<87> c<84> l<14:8> el<16:4>
                        n<> u<84> t<Generate_item> p<86> c<83> s<85> l<15:3> el<15:50>
                          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<15:3> el<15:50>
                            n<> u<82> t<Module_common_item> p<83> c<81> l<15:3> el<15:50>
                              n<> u<81> t<Elaboration_system_task> p<82> c<80> l<15:3> el<15:50>
                                n<warning> u<80> t<STRING_CONST> p<81> s<79> l<15:4> el<15:11>
                                n<> u<79> t<Argument_list> p<81> c<78> l<15:12> el<15:48>
                                  n<> u<78> t<Expression> p<79> c<77> l<15:12> el<15:48>
                                    n<> u<77> t<Primary> p<78> c<76> l<15:12> el<15:48>
                                      n<> u<76> t<Primary_literal> p<77> c<75> l<15:12> el<15:48>
                                        n<"Cache way size must be at most 4kB"> u<75> t<STRING_LITERAL> p<76> l<15:12> el<15:48>
                        n<> u<85> t<END> p<86> l<16:1> el<16:4>
        n<> u<95> t<ENDMODULE> p<96> l<17:1> el<17:10>
    n<> u<129> t<Description> p<130> c<128> l<20:1> el<24:10>
      n<> u<128> t<Module_declaration> p<129> c<102> l<20:1> el<24:10>
        n<> u<102> t<Module_nonansi_header> p<128> c<98> s<126> l<20:1> el<20:19>
          n<module> u<98> t<Module_keyword> p<102> s<99> l<20:1> el<20:7>
          n<top_info> u<99> t<STRING_CONST> p<102> s<100> l<20:8> el<20:16>
          n<> u<100> t<Package_import_declaration_list> p<102> s<101> l<20:16> el<20:16>
          n<> u<101> t<Port_list> p<102> l<20:16> el<20:18>
        n<> u<126> t<Module_item> p<128> c<125> s<127> l<21:1> el<23:4>
          n<> u<125> t<Non_port_module_item> p<126> c<124> l<21:1> el<23:4>
            n<> u<124> t<Module_or_generate_item> p<125> c<123> l<21:1> el<23:4>
              n<> u<123> t<Module_common_item> p<124> c<122> l<21:1> el<23:4>
                n<> u<122> t<Conditional_generate_construct> p<123> c<121> l<21:1> el<23:4>
                  n<> u<121> t<If_generate_construct> p<122> c<120> l<21:1> el<23:4>
                    n<> u<120> t<IF> p<121> s<106> l<21:1> el<21:3>
                    n<> u<106> t<Constant_expression> p<121> c<105> s<119> l<21:5> el<21:6>
                      n<> u<105> t<Constant_primary> p<106> c<104> l<21:5> el<21:6>
                        n<> u<104> t<Primary_literal> p<105> c<103> l<21:5> el<21:6>
                          n<1> u<103> t<INT_CONST> p<104> l<21:5> el<21:6>
                    n<> u<119> t<Generate_item> p<121> c<118> l<21:8> el<23:4>
                      n<> u<118> t<Generate_begin_end_block> p<119> c<116> l<21:8> el<23:4>
                        n<> u<116> t<Generate_item> p<118> c<115> s<117> l<22:3> el<22:47>
                          n<> u<115> t<Module_or_generate_item> p<116> c<114> l<22:3> el<22:47>
                            n<> u<114> t<Module_common_item> p<115> c<113> l<22:3> el<22:47>
                              n<> u<113> t<Elaboration_system_task> p<114> c<112> l<22:3> el<22:47>
                                n<info> u<112> t<STRING_CONST> p<113> s<111> l<22:4> el<22:8>
                                n<> u<111> t<Argument_list> p<113> c<110> l<22:9> el<22:45>
                                  n<> u<110> t<Expression> p<111> c<109> l<22:9> el<22:45>
                                    n<> u<109> t<Primary> p<110> c<108> l<22:9> el<22:45>
                                      n<> u<108> t<Primary_literal> p<109> c<107> l<22:9> el<22:45>
                                        n<"Cache way size must be at most 4kB"> u<107> t<STRING_LITERAL> p<108> l<22:9> el<22:45>
                        n<> u<117> t<END> p<118> l<23:1> el<23:4>
        n<> u<127> t<ENDMODULE> p<128> l<24:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:1:1: No timescale set for "top_fatal".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:7:1: No timescale set for "top_error".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:13:1: No timescale set for "top_warning".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:20:1: No timescale set for "top_info".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:7:1: Compile module "work@top_error".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:1:1: Compile module "work@top_fatal".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:20:1: Compile module "work@top_info".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:13:1: Compile module "work@top_warning".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  4
Constant                                               4
Design                                                 1
GenIf                                                  4
Identifier                                             4
Module                                                 4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ElabSysCall/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top_error (work@top_error), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:7:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top_error)
    |vpiParent:
    \_Module: work@top_error (work@top_error), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:7:1, endln:11:10
    |vpiName:work@top_error
  |vpiInternalScope:
  \_Begin: (work@top_error), line:8:8, endln:10:4
    |vpiParent:
    \_Module: work@top_error (work@top_error), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:7:1, endln:11:10
    |vpiFullName:work@top_error
  |vpiDefName:work@top_error
  |vpiGenStmt:
  \_GenIf: , line:8:1, endln:10:4
    |vpiParent:
    \_Module: work@top_error (work@top_error), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:7:1, endln:11:10
    |vpiCondition:
    \_Constant: , line:8:5, endln:8:6
      |vpiParent:
      \_GenIf: , line:8:1, endln:10:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_error), line:8:8, endln:10:4
|vpiAllModules:
\_Module: work@top_fatal (work@top_fatal), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top_fatal)
    |vpiParent:
    \_Module: work@top_fatal (work@top_fatal), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:1:1, endln:5:10
    |vpiName:work@top_fatal
  |vpiInternalScope:
  \_Begin: (work@top_fatal), line:2:8, endln:4:4
    |vpiParent:
    \_Module: work@top_fatal (work@top_fatal), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:1:1, endln:5:10
    |vpiFullName:work@top_fatal
  |vpiDefName:work@top_fatal
  |vpiGenStmt:
  \_GenIf: , line:2:1, endln:4:4
    |vpiParent:
    \_Module: work@top_fatal (work@top_fatal), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:1:1, endln:5:10
    |vpiCondition:
    \_Constant: , line:2:5, endln:2:6
      |vpiParent:
      \_GenIf: , line:2:1, endln:4:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_fatal), line:2:8, endln:4:4
|vpiAllModules:
\_Module: work@top_info (work@top_info), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:20:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top_info)
    |vpiParent:
    \_Module: work@top_info (work@top_info), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:20:1, endln:24:10
    |vpiName:work@top_info
  |vpiInternalScope:
  \_Begin: (work@top_info), line:21:8, endln:23:4
    |vpiParent:
    \_Module: work@top_info (work@top_info), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:20:1, endln:24:10
    |vpiFullName:work@top_info
  |vpiDefName:work@top_info
  |vpiGenStmt:
  \_GenIf: , line:21:1, endln:23:4
    |vpiParent:
    \_Module: work@top_info (work@top_info), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:20:1, endln:24:10
    |vpiCondition:
    \_Constant: , line:21:5, endln:21:6
      |vpiParent:
      \_GenIf: , line:21:1, endln:23:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_info), line:21:8, endln:23:4
|vpiAllModules:
\_Module: work@top_warning (work@top_warning), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:13:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top_warning)
    |vpiParent:
    \_Module: work@top_warning (work@top_warning), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:13:1, endln:17:10
    |vpiName:work@top_warning
  |vpiInternalScope:
  \_Begin: (work@top_warning), line:14:8, endln:16:4
    |vpiParent:
    \_Module: work@top_warning (work@top_warning), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:13:1, endln:17:10
    |vpiFullName:work@top_warning
  |vpiDefName:work@top_warning
  |vpiGenStmt:
  \_GenIf: , line:14:1, endln:16:4
    |vpiParent:
    \_Module: work@top_warning (work@top_warning), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:13:1, endln:17:10
    |vpiCondition:
    \_Constant: , line:14:5, endln:14:6
      |vpiParent:
      \_GenIf: , line:14:1, endln:16:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_warning), line:14:8, endln:16:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
