// Seed: 1688126171
module module_0;
  id_1(
      .id_0(1),
      .id_1(1),
      .id_2(-1'b0),
      .id_3(1'b0),
      .id_4(id_2),
      .id_5(-1),
      .id_6(1 * !1),
      .id_7(id_3[-1]),
      .id_8(-1),
      .id_9(id_3),
      .id_10(id_3),
      .id_11(id_3),
      .id_12(-1),
      .id_13(-1),
      .id_14(| -1'b0),
      .id_15(1),
      .id_16(-1),
      .id_17(1'b0),
      .id_18(id_3),
      .id_19(id_2[1]),
      .id_20(-1'h0),
      .id_21(id_2),
      .id_22((id_2)),
      .id_23(id_2),
      .id_24(-1'o0)
  );
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7
);
  initial id_1 = id_3.id_6;
  always id_1 = -1;
  logic [7:0] id_9, id_10;
  assign id_9[-1] = id_3;
  module_0 modCall_1 ();
endmodule
