; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o..\output\modbus.o --asm_dir=..\Listing\ --list_dir=..\Listing\ --depend=..\output\modbus.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931,870 -I..\APP -I..\drive -I..\Include -I..\Libraries\CMSIS\inc -I..\Libraries\CMSIS\src -I..\Libraries\FWlib\inc -I..\Libraries\FWlib\src -I..\Listing -I..\Output -I..\Project -I..\STemWinLibrary522\Config -I..\STemWinLibrary522\emWinTask -I..\STemWinLibrary522\GUILib -I..\STemWinLibrary522\inc -I..\User -I..\USB\STM32_USB_HOST_Library\Class\HID\inc -I..\USB\STM32_USB_HOST_Library\Class\MSC\src -I..\USB\STM32_USB_HOST_Library\Core\src -I..\USB\USB_APP -I..\USB\STM32_USB_HOST_Library\Class\HID\src -I..\USB\STM32_USB_HOST_Library\Class\MSC\inc -I..\USB\STM32_USB_HOST_Library\Core\inc -I..\USB\STM32_USB_OTG_Driver\inc -I..\FATFS\exfuns -I..\FATFS\src\option -I..\FATFS\src -I..\MALLOC -I..\FATFS -I..\IAP -IE:\Keil_v5\ARM\RV31\INC -IE:\Keil_v5\ARM\CMSIS\Include -IE:\Keil_v5\ARM\INC\ST\STM32F4xx -D__UVISION_VERSION=525 -DUSE_STDPERIPH_DRIVER -DSTM32F40XX -DUSE_USB_OTG_FS -DUSE_EMBEDDED_PHY -DUSE_USB_OTG_HS -DSTM32F40XX --omf_browse=..\output\modbus.crf --no_multibyte_chars ..\drive\modbus.c]
                          THUMB

                          AREA ||i.Hardware_CRC||, CODE, READONLY, ALIGN=1

                  Hardware_CRC PROC
;;;2023   //-----------------------------CRCºÏ≤‚--------------------------------------------//
;;;2024   vu16 Hardware_CRC(vu8 *p_buffer,vu8 count)    //CRC16
000000  b503              PUSH     {r0,r1,lr}
;;;2025   {
000002  b082              SUB      sp,sp,#8
;;;2026   	vu16 CRC_Result=0xffff;
000004  f64f71ff          MOV      r1,#0xffff
000008  9101              STR      r1,[sp,#4]
;;;2027   	vu8 i;
;;;2028   	if(count==0)
00000a  f89d100c          LDRB     r1,[sp,#0xc]
00000e  2900              CMP      r1,#0
000010  d126              BNE      |L1.96|
;;;2029   	{
;;;2030   		count=1;
000012  2101              MOVS     r1,#1
000014  9103              STR      r1,[sp,#0xc]
000016  e023              B        |L1.96|
                  |L1.24|
;;;2031   	}
;;;2032   	while(count--)
;;;2033   	{
;;;2034   		CRC_Result^=*p_buffer;
000018  7801              LDRB     r1,[r0,#0]
00001a  f8bd2004          LDRH     r2,[sp,#4]
00001e  4051              EORS     r1,r1,r2
000020  9101              STR      r1,[sp,#4]
;;;2035   		for(i=0;i<8;i++)
000022  2100              MOVS     r1,#0
000024  9100              STR      r1,[sp,#0]
;;;2036   		{
;;;2037   			if(CRC_Result&1)
;;;2038   			{
;;;2039   				CRC_Result>>=1;
;;;2040   				CRC_Result^=0xA001;
000026  f24a0201          MOV      r2,#0xa001
00002a  e014              B        |L1.86|
                  |L1.44|
00002c  f8bd1004          LDRH     r1,[sp,#4]            ;2037
000030  07c9              LSLS     r1,r1,#31             ;2037
000032  d008              BEQ      |L1.70|
000034  f8bd1004          LDRH     r1,[sp,#4]            ;2039
000038  0849              LSRS     r1,r1,#1              ;2039
00003a  9101              STR      r1,[sp,#4]            ;2039
00003c  f8bd1004          LDRH     r1,[sp,#4]
000040  4051              EORS     r1,r1,r2
000042  9101              STR      r1,[sp,#4]
000044  e003              B        |L1.78|
                  |L1.70|
;;;2041   			}
;;;2042   			else 
;;;2043   			{
;;;2044   				CRC_Result>>=1;
000046  f8bd1004          LDRH     r1,[sp,#4]
00004a  0849              LSRS     r1,r1,#1
00004c  9101              STR      r1,[sp,#4]
                  |L1.78|
00004e  f89d1000          LDRB     r1,[sp,#0]            ;2035
000052  1c49              ADDS     r1,r1,#1              ;2035
000054  9100              STR      r1,[sp,#0]            ;2035
                  |L1.86|
000056  f89d1000          LDRB     r1,[sp,#0]            ;2035
00005a  2908              CMP      r1,#8                 ;2035
00005c  d3e6              BCC      |L1.44|
;;;2045   			}
;;;2046   		}
;;;2047   		p_buffer++;
00005e  1c40              ADDS     r0,r0,#1
                  |L1.96|
000060  f89d100c          LDRB     r1,[sp,#0xc]          ;2032
000064  1e4a              SUBS     r2,r1,#1              ;2032
000066  9203              STR      r2,[sp,#0xc]          ;2032
000068  d2d6              BCS      |L1.24|
;;;2048   	}
;;;2049   	return CRC_Result;
00006a  f8bd0004          LDRH     r0,[sp,#4]
;;;2050   }
00006e  b004              ADD      sp,sp,#0x10
000070  bd00              POP      {pc}
                          ENDP


                          AREA ||i.Transformation_ADC||, CODE, READONLY, ALIGN=2

                  Transformation_ADC PROC
;;;1185   //===============================AD÷µ◊™ªª≥…≤‚¡ø÷µ============================================//
;;;1186   void Transformation_ADC(void)  
000000  e92d4ff0          PUSH     {r4-r11,lr}
;;;1187   {
000004  ed2d8b02          VPUSH    {d8}
000008  b081              SUB      sp,sp,#4
;;;1188       static u32 rave;
;;;1189       static u8 rcount;
;;;1190   	vu32 var32;
;;;1191   	vu32 var32a;
;;;1192   	static u16 i,count,countr;
;;;1193   	static float sumv;
;;;1194   	static u32 sumr;
;;;1195   /*****************************ƒ⁄◊Ë≤‚¡øµÁ—π◊™ªª*******************************************/
;;;1196   //	if(r_raly == 1)
;;;1197   //    {
;;;1198   //        var32 = Vmon1_value;
;;;1199   //    }else if(r_raly == 0){
;;;1200   //        var32 = Vmon1_value - 5;
;;;1201   //    }
;;;1202   	if(page_sw == face_cal)
00000a  48f8              LDR      r0,|L2.1004|
00000c  7801              LDRB     r1,[r0,#0]  ; page_sw
;;;1203   	{
;;;1204   		if(vflag == 1)
;;;1205   		{
;;;1206   			var32 = Vmon1_value;
00000e  f8dfb3e0          LDR      r11,|L2.1008|
;;;1207   			var32 = var32 * REG_CorrectionV1;  
;;;1208   			if ((Polar6 & 0x01) == 0x01)		  
;;;1209   			{
;;;1210   				if (var32 < REG_ReadV_Offset1) 
;;;1211   				{
;;;1212   					var32 = 0;
;;;1213   				}
;;;1214   				else var32 = var32 - REG_ReadV_Offset1;
;;;1215   			}
;;;1216   			else var32 = var32 + REG_ReadV_Offset1;
;;;1217   			var32 = var32 >> 12;
;;;1218   			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1219   			Voltage = var32;
;;;1220   			DISS_Voltage=Voltage;
;;;1221   			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1222   		}else if(vflag == 0){
;;;1223   			var32 = Vmon1_value;
;;;1224   			var32 = var32 * REG_CorrectionV;  
;;;1225   			if ((Polar & 0x01) == 0x01)		  
;;;1226   			{
;;;1227   				if (var32 < REG_ReadV_Offset) 
;;;1228   				{
;;;1229   					var32 = 0;
;;;1230   				}
;;;1231   				else var32 = var32 - REG_ReadV_Offset;
;;;1232   			}
;;;1233   			else var32 = var32 + REG_ReadV_Offset;
;;;1234   			var32 = var32 >> 12;
;;;1235   			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1236   			Voltage = var32;
;;;1237   			DISS_Voltage=Voltage;
;;;1238   			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1239   		}
;;;1240   	}else{
;;;1241   		if(page_sw == face_menu)
;;;1242   		{
;;;1243   			if(pow_v > 1000)
;;;1244   			{
;;;1245   				V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ω?
;;;1246   					if(r_raly == 1)
;;;1247   					{
;;;1248   						var32 = Vmon1_value;
;;;1249   					}else if(r_raly == 0){
;;;1250   						var32 = Vmon1_value - 2;
;;;1251   					}
;;;1252   	//				var32 = Vmon1_value;
;;;1253   					var32 = var32 * REG_CorrectionV1;  
;;;1254   					if ((Polar & 0x01) == 0x01)		  
;;;1255   					{
;;;1256   						if (var32 < REG_ReadV_Offset1) 
;;;1257   						{
;;;1258   							var32 = 0;
;;;1259   						}
;;;1260   						else var32 = var32 - REG_ReadV_Offset1;
;;;1261   					}
;;;1262   					else var32 = var32 + REG_ReadV_Offset1;
;;;1263   					var32 = var32 >> 12;
;;;1264   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1265   					Voltage = var32;
;;;1266   					DISS_Voltage=Voltage;
;;;1267   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1268   			}else{
;;;1269   				V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ω?
;;;1270   					if(r_raly == 1)
;;;1271   					{
;;;1272   						var32 = Vmon1_value;
;;;1273   					}else if(r_raly == 0){
;;;1274   						var32 = Vmon1_value - 3;
;;;1275   					}
;;;1276   	//				var32 = Vmon1_value;
;;;1277   					var32 = var32 * REG_CorrectionV;  
;;;1278   					if ((Polar & 0x01) == 0x01)		  
;;;1279   					{
;;;1280   						if (var32 < REG_ReadV_Offset) 
;;;1281   						{
;;;1282   							var32 = 0;
;;;1283   						}
;;;1284   						else var32 = var32 - REG_ReadV_Offset;
;;;1285   					}
;;;1286   					else var32 = var32 + REG_ReadV_Offset;
;;;1287   					var32 = var32 >> 12;
;;;1288   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1289   					Voltage = var32;
;;;1290   					DISS_Voltage=Voltage;
;;;1291   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1292   			}
;;;1293   		}else if(page_sw == face_r && para_set2 == set_2_on)
;;;1294   		{
;;;1295   			if(vrange == 1)
;;;1296   			{
;;;1297   				V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ω?
;;;1298   					if(r_raly == 1)
;;;1299   					{
;;;1300   						var32 = Vmon1_value;
;;;1301   					}else if(r_raly == 0){
;;;1302   						var32 = Vmon1_value - 2;
;;;1303   					}
;;;1304   	//				var32 = Vmon1_value;
;;;1305   					var32 = var32 * REG_CorrectionV1;  
;;;1306   					if ((Polar & 0x01) == 0x01)		  
;;;1307   					{
;;;1308   						if (var32 < REG_ReadV_Offset1) 
;;;1309   						{
;;;1310   							var32 = 0;
;;;1311   						}
;;;1312   						else var32 = var32 - REG_ReadV_Offset1;
;;;1313   					}
;;;1314   					else var32 = var32 + REG_ReadV_Offset1;
;;;1315   					var32 = var32 >> 12;
;;;1316   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1317   					Voltage = var32;
;;;1318   					DISS_Voltage=Voltage;
;;;1319   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1320   			}else{
;;;1321   				V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ω?
;;;1322   					if(r_raly == 1)
;;;1323   					{
;;;1324   						var32 = Vmon1_value;
;;;1325   					}else if(r_raly == 0){
;;;1326   						var32 = Vmon1_value - 3;
;;;1327   					}
;;;1328   	//				var32 = Vmon1_value;
;;;1329   					var32 = var32 * REG_CorrectionV;  
;;;1330   					if ((Polar & 0x01) == 0x01)		  
;;;1331   					{
;;;1332   						if (var32 < REG_ReadV_Offset) 
;;;1333   						{
;;;1334   							var32 = 0;
;;;1335   						}
;;;1336   						else var32 = var32 - REG_ReadV_Offset;
;;;1337   					}
;;;1338   					else var32 = var32 + REG_ReadV_Offset;
;;;1339   					var32 = var32 >> 12;
;;;1340   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1341   					Voltage = var32;
;;;1342   					DISS_Voltage=Voltage;
;;;1343   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1344   			}
;;;1345   		}else{
;;;1346   			if(Vmon1_value < 4300)
;;;1347   			{		
;;;1348   				V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ωç
;;;1349   				DISS_Voltage = 0;
000012  eddf8af8          VLDR     s17,|L2.1012|
000016  f8dfa3e0          LDR      r10,|L2.1016|
00001a  ed9f8af8          VLDR     s16,|L2.1020|
00001e  4ff9              LDR      r7,|L2.1028|
000020  f8df83dc          LDR      r8,|L2.1024|
000024  f10706a8          ADD      r6,r7,#0xa8           ;1219
000028  4df7              LDR      r5,|L2.1032|
00002a  f1a60454          SUB      r4,r6,#0x54           ;1210
00002e  f04f0900          MOV      r9,#0                 ;1208
000032  2908              CMP      r1,#8                 ;1202
000034  d006              BEQ      |L2.68|
000036  7801              LDRB     r1,[r0,#0]            ;1241  ; page_sw
000038  2902              CMP      r1,#2                 ;1241
00003a  d069              BEQ      |L2.272|
00003c  7800              LDRB     r0,[r0,#0]            ;1293  ; page_sw
00003e  2803              CMP      r0,#3                 ;1293
000040  d075              BEQ      |L2.302|
000042  e0eb              B        |L2.540|
                  |L2.68|
000044  48f1              LDR      r0,|L2.1036|
000046  7801              LDRB     r1,[r0,#0]            ;1204  ; vflag
000048  2901              CMP      r1,#1                 ;1204
00004a  d002              BEQ      |L2.82|
00004c  7800              LDRB     r0,[r0,#0]            ;1222  ; vflag
00004e  b378              CBZ      r0,|L2.176|
000050  e296              B        |L2.1408|
                  |L2.82|
000052  f8db0000          LDR      r0,[r11,#0]           ;1206  ; Vmon1_value
000056  9000              STR      r0,[sp,#0]            ;1206
000058  6b78              LDR      r0,[r7,#0x34]         ;1207  ; Correct_Parametet
00005a  9900              LDR      r1,[sp,#0]            ;1207
00005c  4348              MULS     r0,r1,r0              ;1207
00005e  9000              STR      r0,[sp,#0]            ;1207
000060  f895006c          LDRB     r0,[r5,#0x6c]         ;1208  ; InFlashSave
000064  07c0              LSLS     r0,r0,#31             ;1208
000066  d00b              BEQ      |L2.128|
000068  6b60              LDR      r0,[r4,#0x34]         ;1210  ; Correct_Strong
00006a  9900              LDR      r1,[sp,#0]            ;1210
00006c  4288              CMP      r0,r1                 ;1210
00006e  d902              BLS      |L2.118|
000070  f8cd9000          STR      r9,[sp,#0]            ;1212
000074  e008              B        |L2.136|
                  |L2.118|
000076  6b61              LDR      r1,[r4,#0x34]         ;1214  ; Correct_Strong
000078  9800              LDR      r0,[sp,#0]            ;1214
00007a  1a40              SUBS     r0,r0,r1              ;1214
00007c  9000              STR      r0,[sp,#0]            ;1214
00007e  e003              B        |L2.136|
                  |L2.128|
000080  6b60              LDR      r0,[r4,#0x34]         ;1216  ; Correct_Strong
000082  9900              LDR      r1,[sp,#0]            ;1216
000084  4408              ADD      r0,r0,r1              ;1216
000086  9000              STR      r0,[sp,#0]            ;1216
                  |L2.136|
000088  9800              LDR      r0,[sp,#0]            ;1217
00008a  0b00              LSRS     r0,r0,#12             ;1217
00008c  9000              STR      r0,[sp,#0]            ;1217
00008e  9800              LDR      r0,[sp,#0]            ;1218
000090  281e              CMP      r0,#0x1e              ;1218
000092  d201              BCS      |L2.152|
000094  f8cd9000          STR      r9,[sp,#0]            ;1218
                  |L2.152|
000098  9800              LDR      r0,[sp,#0]            ;1219
00009a  62b0              STR      r0,[r6,#0x28]         ;1219  ; Run_Control
00009c  6ab0              LDR      r0,[r6,#0x28]         ;1220  ; Run_Control
00009e  ee000a10          VMOV     s0,r0                 ;1220
0000a2  eeb80a40          VCVT.F32.U32 s0,s0                 ;1220
0000a6  eec00a08          VDIV.F32 s1,s0,s16             ;1221
0000aa  edca0a00          VSTR     s1,[r10,#0]           ;1221
0000ae  e267              B        |L2.1408|
                  |L2.176|
0000b0  e7ff              B        |L2.178|
                  |L2.178|
0000b2  f8db0000          LDR      r0,[r11,#0]           ;1223  ; Vmon1_value
0000b6  9000              STR      r0,[sp,#0]            ;1223
0000b8  6838              LDR      r0,[r7,#0]            ;1224  ; Correct_Parametet
0000ba  9900              LDR      r1,[sp,#0]            ;1224
0000bc  4348              MULS     r0,r1,r0              ;1224
0000be  9000              STR      r0,[sp,#0]            ;1224
0000c0  f8980000          LDRB     r0,[r8,#0]            ;1225  ; correct_por
0000c4  07c0              LSLS     r0,r0,#31             ;1225
0000c6  d00b              BEQ      |L2.224|
0000c8  6820              LDR      r0,[r4,#0]            ;1227  ; Correct_Strong
0000ca  9900              LDR      r1,[sp,#0]            ;1227
0000cc  4288              CMP      r0,r1                 ;1227
0000ce  d902              BLS      |L2.214|
0000d0  f8cd9000          STR      r9,[sp,#0]            ;1229
0000d4  e008              B        |L2.232|
                  |L2.214|
0000d6  6821              LDR      r1,[r4,#0]            ;1231  ; Correct_Strong
0000d8  9800              LDR      r0,[sp,#0]            ;1231
0000da  1a40              SUBS     r0,r0,r1              ;1231
0000dc  9000              STR      r0,[sp,#0]            ;1231
0000de  e003              B        |L2.232|
                  |L2.224|
0000e0  6820              LDR      r0,[r4,#0]            ;1233  ; Correct_Strong
0000e2  9900              LDR      r1,[sp,#0]            ;1233
0000e4  4408              ADD      r0,r0,r1              ;1233
0000e6  9000              STR      r0,[sp,#0]            ;1233
                  |L2.232|
0000e8  9800              LDR      r0,[sp,#0]            ;1234
0000ea  0b00              LSRS     r0,r0,#12             ;1234
0000ec  9000              STR      r0,[sp,#0]            ;1234
0000ee  9800              LDR      r0,[sp,#0]            ;1235
0000f0  281e              CMP      r0,#0x1e              ;1235
0000f2  d201              BCS      |L2.248|
0000f4  f8cd9000          STR      r9,[sp,#0]            ;1235
                  |L2.248|
0000f8  9800              LDR      r0,[sp,#0]            ;1236
0000fa  62b0              STR      r0,[r6,#0x28]         ;1236  ; Run_Control
0000fc  6ab0              LDR      r0,[r6,#0x28]         ;1237  ; Run_Control
0000fe  ee000a10          VMOV     s0,r0                 ;1237
000102  eeb80a40          VCVT.F32.U32 s0,s0                 ;1237
000106  eec00a08          VDIV.F32 s1,s0,s16             ;1238
00010a  edca0a00          VSTR     s1,[r10,#0]           ;1238
00010e  e237              B        |L2.1408|
                  |L2.272|
000110  f8d60098          LDR      r0,[r6,#0x98]         ;1243  ; Run_Control
000114  f5b07f7a          CMP      r0,#0x3e8             ;1243
000118  d93e              BLS      |L2.408|
00011a  2001              MOVS     r0,#1                 ;1245
00011c  f7fffffe          BL       V_SW
000120  48bb              LDR      r0,|L2.1040|
000122  7801              LDRB     r1,[r0,#0]            ;1246  ; r_raly
000124  2901              CMP      r1,#1                 ;1246
000126  d003              BEQ      |L2.304|
000128  7800              LDRB     r0,[r0,#0]            ;1249  ; r_raly
00012a  b128              CBZ      r0,|L2.312|
00012c  e008              B        |L2.320|
                  |L2.302|
00012e  e071              B        |L2.532|
                  |L2.304|
000130  f8db0000          LDR      r0,[r11,#0]           ;1248  ; Vmon1_value
000134  9000              STR      r0,[sp,#0]            ;1248
000136  e003              B        |L2.320|
                  |L2.312|
000138  f8db0000          LDR      r0,[r11,#0]           ;1250  ; Vmon1_value
00013c  1e80              SUBS     r0,r0,#2              ;1250
00013e  9000              STR      r0,[sp,#0]            ;1250
                  |L2.320|
000140  6b78              LDR      r0,[r7,#0x34]         ;1253  ; Correct_Parametet
000142  9900              LDR      r1,[sp,#0]            ;1253
000144  4348              MULS     r0,r1,r0              ;1253
000146  9000              STR      r0,[sp,#0]            ;1253
000148  f8980000          LDRB     r0,[r8,#0]            ;1254  ; correct_por
00014c  07c0              LSLS     r0,r0,#31             ;1254
00014e  d00b              BEQ      |L2.360|
000150  6b60              LDR      r0,[r4,#0x34]         ;1256  ; Correct_Strong
000152  9900              LDR      r1,[sp,#0]            ;1256
000154  4288              CMP      r0,r1                 ;1256
000156  d902              BLS      |L2.350|
000158  f8cd9000          STR      r9,[sp,#0]            ;1258
00015c  e008              B        |L2.368|
                  |L2.350|
00015e  6b60              LDR      r0,[r4,#0x34]         ;1260  ; Correct_Strong
000160  9900              LDR      r1,[sp,#0]            ;1260
000162  1a08              SUBS     r0,r1,r0              ;1260
000164  9000              STR      r0,[sp,#0]            ;1260
000166  e003              B        |L2.368|
                  |L2.360|
000168  6b60              LDR      r0,[r4,#0x34]         ;1262  ; Correct_Strong
00016a  9900              LDR      r1,[sp,#0]            ;1262
00016c  4408              ADD      r0,r0,r1              ;1262
00016e  9000              STR      r0,[sp,#0]            ;1262
                  |L2.368|
000170  9800              LDR      r0,[sp,#0]            ;1263
000172  0b00              LSRS     r0,r0,#12             ;1263
000174  9000              STR      r0,[sp,#0]            ;1263
000176  9800              LDR      r0,[sp,#0]            ;1264
000178  281e              CMP      r0,#0x1e              ;1264
00017a  d201              BCS      |L2.384|
00017c  f8cd9000          STR      r9,[sp,#0]            ;1264
                  |L2.384|
000180  9800              LDR      r0,[sp,#0]            ;1265
000182  62b0              STR      r0,[r6,#0x28]         ;1265  ; Run_Control
000184  6ab0              LDR      r0,[r6,#0x28]         ;1266  ; Run_Control
000186  ee000a10          VMOV     s0,r0                 ;1266
00018a  eeb80a40          VCVT.F32.U32 s0,s0                 ;1266
00018e  eec00a08          VDIV.F32 s1,s0,s16             ;1267
000192  edca0a00          VSTR     s1,[r10,#0]           ;1267
000196  e1f3              B        |L2.1408|
                  |L2.408|
000198  2000              MOVS     r0,#0                 ;1269
00019a  f7fffffe          BL       V_SW
00019e  489c              LDR      r0,|L2.1040|
0001a0  7801              LDRB     r1,[r0,#0]            ;1270  ; r_raly
0001a2  2901              CMP      r1,#1                 ;1270
0001a4  d002              BEQ      |L2.428|
0001a6  7800              LDRB     r0,[r0,#0]            ;1273  ; r_raly
0001a8  b120              CBZ      r0,|L2.436|
0001aa  e007              B        |L2.444|
                  |L2.428|
0001ac  f8db0000          LDR      r0,[r11,#0]           ;1272  ; Vmon1_value
0001b0  9000              STR      r0,[sp,#0]            ;1272
0001b2  e003              B        |L2.444|
                  |L2.436|
0001b4  f8db0000          LDR      r0,[r11,#0]           ;1274  ; Vmon1_value
0001b8  1ec0              SUBS     r0,r0,#3              ;1274
0001ba  9000              STR      r0,[sp,#0]            ;1274
                  |L2.444|
0001bc  6838              LDR      r0,[r7,#0]            ;1277  ; Correct_Parametet
0001be  9900              LDR      r1,[sp,#0]            ;1277
0001c0  4348              MULS     r0,r1,r0              ;1277
0001c2  9000              STR      r0,[sp,#0]            ;1277
0001c4  f8980000          LDRB     r0,[r8,#0]            ;1278  ; correct_por
0001c8  07c0              LSLS     r0,r0,#31             ;1278
0001ca  d00b              BEQ      |L2.484|
0001cc  6820              LDR      r0,[r4,#0]            ;1280  ; Correct_Strong
0001ce  9900              LDR      r1,[sp,#0]            ;1280
0001d0  4288              CMP      r0,r1                 ;1280
0001d2  d902              BLS      |L2.474|
0001d4  f8cd9000          STR      r9,[sp,#0]            ;1282
0001d8  e008              B        |L2.492|
                  |L2.474|
0001da  6820              LDR      r0,[r4,#0]            ;1284  ; Correct_Strong
0001dc  9900              LDR      r1,[sp,#0]            ;1284
0001de  1a08              SUBS     r0,r1,r0              ;1284
0001e0  9000              STR      r0,[sp,#0]            ;1284
0001e2  e003              B        |L2.492|
                  |L2.484|
0001e4  6820              LDR      r0,[r4,#0]            ;1286  ; Correct_Strong
0001e6  9900              LDR      r1,[sp,#0]            ;1286
0001e8  4408              ADD      r0,r0,r1              ;1286
0001ea  9000              STR      r0,[sp,#0]            ;1286
                  |L2.492|
0001ec  9800              LDR      r0,[sp,#0]            ;1287
0001ee  0b00              LSRS     r0,r0,#12             ;1287
0001f0  9000              STR      r0,[sp,#0]            ;1287
0001f2  9800              LDR      r0,[sp,#0]            ;1288
0001f4  281e              CMP      r0,#0x1e              ;1288
0001f6  d201              BCS      |L2.508|
0001f8  f8cd9000          STR      r9,[sp,#0]            ;1288
                  |L2.508|
0001fc  9800              LDR      r0,[sp,#0]            ;1289
0001fe  62b0              STR      r0,[r6,#0x28]         ;1289  ; Run_Control
000200  6ab0              LDR      r0,[r6,#0x28]         ;1290  ; Run_Control
000202  ee000a10          VMOV     s0,r0                 ;1290
000206  eeb80a40          VCVT.F32.U32 s0,s0                 ;1290
00020a  eec00a08          VDIV.F32 s1,s0,s16             ;1291
00020e  edca0a00          VSTR     s1,[r10,#0]           ;1291
000212  e1b5              B        |L2.1408|
                  |L2.532|
000214  487f              LDR      r0,|L2.1044|
000216  7800              LDRB     r0,[r0,#0]            ;1293  ; para_set2
000218  28ff              CMP      r0,#0xff              ;1293
00021a  d00f              BEQ      |L2.572|
                  |L2.540|
00021c  f8db0000          LDR      r0,[r11,#0]           ;1346  ; Vmon1_value
000220  f24101cc          MOV      r1,#0x10cc            ;1346
000224  4288              CMP      r0,r1                 ;1346
000226  d272              BCS      |L2.782|
000228  2000              MOVS     r0,#0                 ;1348
00022a  f7fffffe          BL       V_SW
00022e  edca8a00          VSTR     s17,[r10,#0]
;;;1350   				i=0;
000232  4873              LDR      r0,|L2.1024|
000234  3828              SUBS     r0,r0,#0x28
000236  f8a09002          STRH     r9,[r0,#2]
00023a  e1a1              B        |L2.1408|
                  |L2.572|
00023c  6ea8              LDR      r0,[r5,#0x68]         ;1295  ; InFlashSave
00023e  2801              CMP      r0,#1                 ;1295
000240  d009              BEQ      |L2.598|
000242  2000              MOVS     r0,#0                 ;1321
000244  f7fffffe          BL       V_SW
000248  4871              LDR      r0,|L2.1040|
00024a  7801              LDRB     r1,[r0,#0]            ;1322  ; r_raly
00024c  2901              CMP      r1,#1                 ;1322
00024e  d042              BEQ      |L2.726|
000250  7800              LDRB     r0,[r0,#0]            ;1325  ; r_raly
000252  b3e0              CBZ      r0,|L2.718|
000254  e047              B        |L2.742|
                  |L2.598|
000256  2001              MOVS     r0,#1                 ;1297
000258  f7fffffe          BL       V_SW
00025c  486c              LDR      r0,|L2.1040|
00025e  7801              LDRB     r1,[r0,#0]            ;1298  ; r_raly
000260  2901              CMP      r1,#1                 ;1298
000262  d002              BEQ      |L2.618|
000264  7800              LDRB     r0,[r0,#0]            ;1301  ; r_raly
000266  b120              CBZ      r0,|L2.626|
000268  e007              B        |L2.634|
                  |L2.618|
00026a  f8db0000          LDR      r0,[r11,#0]           ;1300  ; Vmon1_value
00026e  9000              STR      r0,[sp,#0]            ;1300
000270  e003              B        |L2.634|
                  |L2.626|
000272  f8db0000          LDR      r0,[r11,#0]           ;1302  ; Vmon1_value
000276  1e80              SUBS     r0,r0,#2              ;1302
000278  9000              STR      r0,[sp,#0]            ;1302
                  |L2.634|
00027a  6b78              LDR      r0,[r7,#0x34]         ;1305  ; Correct_Parametet
00027c  9900              LDR      r1,[sp,#0]            ;1305
00027e  4348              MULS     r0,r1,r0              ;1305
000280  9000              STR      r0,[sp,#0]            ;1305
000282  f8980000          LDRB     r0,[r8,#0]            ;1306  ; correct_por
000286  07c0              LSLS     r0,r0,#31             ;1306
000288  d00b              BEQ      |L2.674|
00028a  6b60              LDR      r0,[r4,#0x34]         ;1308  ; Correct_Strong
00028c  9900              LDR      r1,[sp,#0]            ;1308
00028e  4288              CMP      r0,r1                 ;1308
000290  d902              BLS      |L2.664|
000292  f8cd9000          STR      r9,[sp,#0]            ;1310
000296  e008              B        |L2.682|
                  |L2.664|
000298  6b61              LDR      r1,[r4,#0x34]         ;1312  ; Correct_Strong
00029a  9800              LDR      r0,[sp,#0]            ;1312
00029c  1a40              SUBS     r0,r0,r1              ;1312
00029e  9000              STR      r0,[sp,#0]            ;1312
0002a0  e003              B        |L2.682|
                  |L2.674|
0002a2  6b61              LDR      r1,[r4,#0x34]         ;1314  ; Correct_Strong
0002a4  9800              LDR      r0,[sp,#0]            ;1314
0002a6  4408              ADD      r0,r0,r1              ;1314
0002a8  9000              STR      r0,[sp,#0]            ;1314
                  |L2.682|
0002aa  9800              LDR      r0,[sp,#0]            ;1315
0002ac  0b00              LSRS     r0,r0,#12             ;1315
0002ae  9000              STR      r0,[sp,#0]            ;1315
0002b0  9800              LDR      r0,[sp,#0]            ;1316
0002b2  281e              CMP      r0,#0x1e              ;1316
0002b4  d201              BCS      |L2.698|
0002b6  f8cd9000          STR      r9,[sp,#0]            ;1316
                  |L2.698|
0002ba  9800              LDR      r0,[sp,#0]            ;1317
0002bc  62b0              STR      r0,[r6,#0x28]         ;1317  ; Run_Control
0002be  6ab0              LDR      r0,[r6,#0x28]         ;1318  ; Run_Control
0002c0  ee000a10          VMOV     s0,r0                 ;1318
0002c4  eeb80a40          VCVT.F32.U32 s0,s0                 ;1318
0002c8  eec00a08          VDIV.F32 s1,s0,s16             ;1319
0002cc  e000              B        |L2.720|
                  |L2.718|
0002ce  e006              B        |L2.734|
                  |L2.720|
0002d0  edca0a00          VSTR     s1,[r10,#0]           ;1319
0002d4  e154              B        |L2.1408|
                  |L2.726|
0002d6  f8db0000          LDR      r0,[r11,#0]           ;1324  ; Vmon1_value
0002da  9000              STR      r0,[sp,#0]            ;1324
0002dc  e003              B        |L2.742|
                  |L2.734|
0002de  f8db0000          LDR      r0,[r11,#0]           ;1326  ; Vmon1_value
0002e2  1ec0              SUBS     r0,r0,#3              ;1326
0002e4  9000              STR      r0,[sp,#0]            ;1326
                  |L2.742|
0002e6  6838              LDR      r0,[r7,#0]            ;1329  ; Correct_Parametet
0002e8  9900              LDR      r1,[sp,#0]            ;1329
0002ea  4348              MULS     r0,r1,r0              ;1329
0002ec  9000              STR      r0,[sp,#0]            ;1329
0002ee  f8980000          LDRB     r0,[r8,#0]            ;1330  ; correct_por
0002f2  07c0              LSLS     r0,r0,#31             ;1330
0002f4  d00c              BEQ      |L2.784|
0002f6  6820              LDR      r0,[r4,#0]            ;1332  ; Correct_Strong
0002f8  9900              LDR      r1,[sp,#0]            ;1332
0002fa  4288              CMP      r0,r1                 ;1332
0002fc  d902              BLS      |L2.772|
0002fe  f8cd9000          STR      r9,[sp,#0]            ;1334
000302  e009              B        |L2.792|
                  |L2.772|
000304  6820              LDR      r0,[r4,#0]            ;1336  ; Correct_Strong
000306  9900              LDR      r1,[sp,#0]            ;1336
000308  1a08              SUBS     r0,r1,r0              ;1336
00030a  9000              STR      r0,[sp,#0]            ;1336
00030c  e004              B        |L2.792|
                  |L2.782|
00030e  e017              B        |L2.832|
                  |L2.784|
000310  6820              LDR      r0,[r4,#0]            ;1338  ; Correct_Strong
000312  9900              LDR      r1,[sp,#0]            ;1338
000314  4408              ADD      r0,r0,r1              ;1338
000316  9000              STR      r0,[sp,#0]            ;1338
                  |L2.792|
000318  9800              LDR      r0,[sp,#0]            ;1339
00031a  0b00              LSRS     r0,r0,#12             ;1339
00031c  9000              STR      r0,[sp,#0]            ;1339
00031e  9800              LDR      r0,[sp,#0]            ;1340
000320  281e              CMP      r0,#0x1e              ;1340
000322  d201              BCS      |L2.808|
000324  f8cd9000          STR      r9,[sp,#0]            ;1340
                  |L2.808|
000328  9800              LDR      r0,[sp,#0]            ;1341
00032a  62b0              STR      r0,[r6,#0x28]         ;1341  ; Run_Control
00032c  6ab0              LDR      r0,[r6,#0x28]         ;1342  ; Run_Control
00032e  ee000a10          VMOV     s0,r0                 ;1342
000332  eeb80a40          VCVT.F32.U32 s0,s0                 ;1342
000336  eec00a08          VDIV.F32 s1,s0,s16             ;1343
00033a  edca0a00          VSTR     s1,[r10,#0]           ;1343
00033e  e11f              B        |L2.1408|
                  |L2.832|
;;;1351   			}else{
;;;1352   				if(flag_Load_CC == 1)
000340  4835              LDR      r0,|L2.1048|
000342  7800              LDRB     r0,[r0,#0]  ; flagD
000344  0600              LSLS     r0,r0,#24
000346  d550              BPL      |L2.1002|
;;;1353   				{
;;;1354   					if(DISS_Voltage > 10)
000348  4934              LDR      r1,|L2.1052|
00034a  f8da0000          LDR      r0,[r10,#0]  ; DISS_Voltage
00034e  4288              CMP      r0,r1
000350  dd3d              BLE      |L2.974|
;;;1355   					{
;;;1356   						V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ωç
000352  2001              MOVS     r0,#1
000354  f7fffffe          BL       V_SW
;;;1357   						if(r_raly == 1)
000358  482d              LDR      r0,|L2.1040|
00035a  7801              LDRB     r1,[r0,#0]  ; r_raly
00035c  2901              CMP      r1,#1
00035e  d002              BEQ      |L2.870|
;;;1358   						{
;;;1359   							var32 = Vmon1_value;
;;;1360   						}else if(r_raly == 0){
000360  7800              LDRB     r0,[r0,#0]  ; r_raly
000362  b120              CBZ      r0,|L2.878|
000364  e007              B        |L2.886|
                  |L2.870|
000366  f8db0000          LDR      r0,[r11,#0]           ;1359  ; Vmon1_value
00036a  9000              STR      r0,[sp,#0]            ;1359
00036c  e003              B        |L2.886|
                  |L2.878|
;;;1361   							var32 = Vmon1_value - 2;
00036e  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
000372  1e80              SUBS     r0,r0,#2
000374  9000              STR      r0,[sp,#0]
                  |L2.886|
;;;1362   						}
;;;1363   		//				var32 = Vmon1_value;
;;;1364   						var32 = var32 * REG_CorrectionV1;  
000376  6b78              LDR      r0,[r7,#0x34]  ; Correct_Parametet
000378  9900              LDR      r1,[sp,#0]
00037a  4348              MULS     r0,r1,r0
00037c  9000              STR      r0,[sp,#0]
;;;1365   						if ((Polar & 0x01) == 0x01)		  
00037e  f8980000          LDRB     r0,[r8,#0]  ; correct_por
000382  07c0              LSLS     r0,r0,#31
000384  d00b              BEQ      |L2.926|
;;;1366   						{
;;;1367   							if (var32 < REG_ReadV_Offset1) 
000386  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
000388  9900              LDR      r1,[sp,#0]
00038a  4288              CMP      r0,r1
00038c  d902              BLS      |L2.916|
;;;1368   							{
;;;1369   								var32 = 0;
00038e  f8cd9000          STR      r9,[sp,#0]
000392  e008              B        |L2.934|
                  |L2.916|
;;;1370   							}
;;;1371   							else var32 = var32 - REG_ReadV_Offset1;
000394  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
000396  9900              LDR      r1,[sp,#0]
000398  1a08              SUBS     r0,r1,r0
00039a  9000              STR      r0,[sp,#0]
00039c  e003              B        |L2.934|
                  |L2.926|
;;;1372   						}
;;;1373   						else var32 = var32 + REG_ReadV_Offset1;
00039e  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
0003a0  9900              LDR      r1,[sp,#0]
0003a2  4408              ADD      r0,r0,r1
0003a4  9000              STR      r0,[sp,#0]
                  |L2.934|
;;;1374   						var32 = var32 >> 12;
0003a6  9800              LDR      r0,[sp,#0]
0003a8  0b00              LSRS     r0,r0,#12
0003aa  9000              STR      r0,[sp,#0]
;;;1375   						if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
0003ac  9800              LDR      r0,[sp,#0]
0003ae  281e              CMP      r0,#0x1e
0003b0  d201              BCS      |L2.950|
0003b2  f8cd9000          STR      r9,[sp,#0]
                  |L2.950|
;;;1376   						Voltage = var32;
0003b6  9800              LDR      r0,[sp,#0]
0003b8  62b0              STR      r0,[r6,#0x28]  ; Run_Control
;;;1377   						DISS_Voltage=Voltage;
0003ba  6ab0              LDR      r0,[r6,#0x28]  ; Run_Control
0003bc  ee000a10          VMOV     s0,r0
0003c0  eeb80a40          VCVT.F32.U32 s0,s0
;;;1378   						DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
0003c4  eec00a08          VDIV.F32 s1,s0,s16
0003c8  edca0a00          VSTR     s1,[r10,#0]
0003cc  e0d8              B        |L2.1408|
                  |L2.974|
;;;1379   						
;;;1380   					}else{
;;;1381   						V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ωç
0003ce  2000              MOVS     r0,#0
0003d0  f7fffffe          BL       V_SW
;;;1382   						if(r_raly == 1)
0003d4  480e              LDR      r0,|L2.1040|
0003d6  7801              LDRB     r1,[r0,#0]  ; r_raly
0003d8  2901              CMP      r1,#1
0003da  d002              BEQ      |L2.994|
;;;1383   						{
;;;1384   							var32 = Vmon1_value;
;;;1385   						}else if(r_raly == 0){
0003dc  7800              LDRB     r0,[r0,#0]  ; r_raly
0003de  b1f8              CBZ      r0,|L2.1056|
0003e0  e022              B        |L2.1064|
                  |L2.994|
0003e2  f8db0000          LDR      r0,[r11,#0]           ;1384  ; Vmon1_value
0003e6  9000              STR      r0,[sp,#0]            ;1384
0003e8  e01e              B        |L2.1064|
                  |L2.1002|
0003ea  e049              B        |L2.1152|
                  |L2.1004|
                          DCD      page_sw
                  |L2.1008|
                          DCD      Vmon1_value
                  |L2.1012|
0003f4  00000000          DCFS     0x00000000 ; 0
                  |L2.1016|
                          DCD      DISS_Voltage
                  |L2.1020|
0003fc  447a0000          DCFS     0x447a0000 ; 1000
                  |L2.1024|
                          DCD      ||.data||+0x28
                  |L2.1028|
                          DCD      ||.bss||
                  |L2.1032|
                          DCD      InFlashSave
                  |L2.1036|
                          DCD      vflag
                  |L2.1040|
                          DCD      r_raly
                  |L2.1044|
                          DCD      para_set2
                  |L2.1048|
                          DCD      flagD
                  |L2.1052|
                          DCD      0x41200000
                  |L2.1056|
;;;1386   							var32 = Vmon1_value - 3;
000420  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
000424  1ec0              SUBS     r0,r0,#3
000426  9000              STR      r0,[sp,#0]
                  |L2.1064|
;;;1387   						}
;;;1388   		//				var32 = Vmon1_value;
;;;1389   						var32 = var32 * REG_CorrectionV;  
000428  6838              LDR      r0,[r7,#0]  ; Correct_Parametet
00042a  9900              LDR      r1,[sp,#0]
00042c  4348              MULS     r0,r1,r0
00042e  9000              STR      r0,[sp,#0]
;;;1390   						if ((Polar & 0x01) == 0x01)		  
000430  f8980000          LDRB     r0,[r8,#0]  ; correct_por
000434  07c0              LSLS     r0,r0,#31
000436  d00b              BEQ      |L2.1104|
;;;1391   						{
;;;1392   							if (var32 < REG_ReadV_Offset) 
000438  6820              LDR      r0,[r4,#0]  ; Correct_Strong
00043a  9900              LDR      r1,[sp,#0]
00043c  4288              CMP      r0,r1
00043e  d902              BLS      |L2.1094|
;;;1393   							{
;;;1394   								var32 = 0;
000440  f8cd9000          STR      r9,[sp,#0]
000444  e008              B        |L2.1112|
                  |L2.1094|
;;;1395   							}
;;;1396   							else var32 = var32 - REG_ReadV_Offset;
000446  6820              LDR      r0,[r4,#0]  ; Correct_Strong
000448  9900              LDR      r1,[sp,#0]
00044a  1a08              SUBS     r0,r1,r0
00044c  9000              STR      r0,[sp,#0]
00044e  e003              B        |L2.1112|
                  |L2.1104|
;;;1397   						}
;;;1398   						else var32 = var32 + REG_ReadV_Offset;
000450  6821              LDR      r1,[r4,#0]  ; Correct_Strong
000452  9800              LDR      r0,[sp,#0]
000454  4408              ADD      r0,r0,r1
000456  9000              STR      r0,[sp,#0]
                  |L2.1112|
;;;1399   						var32 = var32 >> 12;
000458  9800              LDR      r0,[sp,#0]
00045a  0b00              LSRS     r0,r0,#12
00045c  9000              STR      r0,[sp,#0]
;;;1400   						if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
00045e  9800              LDR      r0,[sp,#0]
000460  281e              CMP      r0,#0x1e
000462  d201              BCS      |L2.1128|
000464  f8cd9000          STR      r9,[sp,#0]
                  |L2.1128|
;;;1401   						Voltage = var32;
000468  9800              LDR      r0,[sp,#0]
00046a  62b0              STR      r0,[r6,#0x28]  ; Run_Control
;;;1402   						DISS_Voltage=Voltage;
00046c  6ab0              LDR      r0,[r6,#0x28]  ; Run_Control
00046e  ee000a10          VMOV     s0,r0
000472  eeb80a40          VCVT.F32.U32 s0,s0
;;;1403   						DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
000476  eec00a08          VDIV.F32 s1,s0,s16
00047a  edca0a00          VSTR     s1,[r10,#0]
00047e  e07f              B        |L2.1408|
                  |L2.1152|
;;;1404   					}
;;;1405   				}else{
;;;1406   					if(SET_Voltage_Laod > 10000)
000480  68f1              LDR      r1,[r6,#0xc]  ; Run_Control
000482  f2427010          MOV      r0,#0x2710
000486  4281              CMP      r1,r0
000488  d93d              BLS      |L2.1286|
;;;1407   					{
;;;1408   						V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ω?
00048a  2001              MOVS     r0,#1
00048c  f7fffffe          BL       V_SW
;;;1409   						if(r_raly == 1)
000490  48fe              LDR      r0,|L2.2188|
000492  7801              LDRB     r1,[r0,#0]  ; r_raly
000494  2901              CMP      r1,#1
000496  d002              BEQ      |L2.1182|
;;;1410   						{
;;;1411   							var32 = Vmon1_value;
;;;1412   						}else if(r_raly == 0){
000498  7800              LDRB     r0,[r0,#0]  ; r_raly
00049a  b120              CBZ      r0,|L2.1190|
00049c  e007              B        |L2.1198|
                  |L2.1182|
00049e  f8db0000          LDR      r0,[r11,#0]           ;1411  ; Vmon1_value
0004a2  9000              STR      r0,[sp,#0]            ;1411
0004a4  e003              B        |L2.1198|
                  |L2.1190|
;;;1413   							var32 = Vmon1_value - 2;
0004a6  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
0004aa  1e80              SUBS     r0,r0,#2
0004ac  9000              STR      r0,[sp,#0]
                  |L2.1198|
;;;1414   						}
;;;1415   		//				var32 = Vmon1_value;
;;;1416   						var32 = var32 * REG_CorrectionV1;  
0004ae  6b78              LDR      r0,[r7,#0x34]  ; Correct_Parametet
0004b0  9900              LDR      r1,[sp,#0]
0004b2  4348              MULS     r0,r1,r0
0004b4  9000              STR      r0,[sp,#0]
;;;1417   						if ((Polar & 0x01) == 0x01)		  
0004b6  f8980000          LDRB     r0,[r8,#0]  ; correct_por
0004ba  07c0              LSLS     r0,r0,#31
0004bc  d00b              BEQ      |L2.1238|
;;;1418   						{
;;;1419   							if (var32 < REG_ReadV_Offset1) 
0004be  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
0004c0  9900              LDR      r1,[sp,#0]
0004c2  4288              CMP      r0,r1
0004c4  d902              BLS      |L2.1228|
;;;1420   							{
;;;1421   								var32 = 0;
0004c6  f8cd9000          STR      r9,[sp,#0]
0004ca  e008              B        |L2.1246|
                  |L2.1228|
;;;1422   							}
;;;1423   							else var32 = var32 - REG_ReadV_Offset1;
0004cc  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
0004ce  9900              LDR      r1,[sp,#0]
0004d0  1a08              SUBS     r0,r1,r0
0004d2  9000              STR      r0,[sp,#0]
0004d4  e003              B        |L2.1246|
                  |L2.1238|
;;;1424   						}
;;;1425   						else var32 = var32 + REG_ReadV_Offset1;
0004d6  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
0004d8  9900              LDR      r1,[sp,#0]
0004da  4408              ADD      r0,r0,r1
0004dc  9000              STR      r0,[sp,#0]
                  |L2.1246|
;;;1426   						var32 = var32 >> 12;
0004de  9800              LDR      r0,[sp,#0]
0004e0  0b00              LSRS     r0,r0,#12
0004e2  9000              STR      r0,[sp,#0]
;;;1427   						if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
0004e4  9800              LDR      r0,[sp,#0]
0004e6  281e              CMP      r0,#0x1e
0004e8  d201              BCS      |L2.1262|
0004ea  f8cd9000          STR      r9,[sp,#0]
                  |L2.1262|
;;;1428   						Voltage = var32;
0004ee  9800              LDR      r0,[sp,#0]
0004f0  62b0              STR      r0,[r6,#0x28]  ; Run_Control
;;;1429   						DISS_Voltage=Voltage;
0004f2  6ab0              LDR      r0,[r6,#0x28]  ; Run_Control
0004f4  ee000a10          VMOV     s0,r0
0004f8  eeb80a40          VCVT.F32.U32 s0,s0
;;;1430   						DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
0004fc  eec00a08          VDIV.F32 s1,s0,s16
000500  edca0a00          VSTR     s1,[r10,#0]
000504  e03c              B        |L2.1408|
                  |L2.1286|
;;;1431   					}else{
;;;1432   						V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ω?
000506  2000              MOVS     r0,#0
000508  f7fffffe          BL       V_SW
;;;1433   						if(r_raly == 1)
00050c  48df              LDR      r0,|L2.2188|
00050e  7801              LDRB     r1,[r0,#0]  ; r_raly
000510  2901              CMP      r1,#1
000512  d002              BEQ      |L2.1306|
;;;1434   						{
;;;1435   							var32 = Vmon1_value;
;;;1436   						}else if(r_raly == 0){
000514  7800              LDRB     r0,[r0,#0]  ; r_raly
000516  b120              CBZ      r0,|L2.1314|
000518  e007              B        |L2.1322|
                  |L2.1306|
00051a  f8db0000          LDR      r0,[r11,#0]           ;1435  ; Vmon1_value
00051e  9000              STR      r0,[sp,#0]            ;1435
000520  e003              B        |L2.1322|
                  |L2.1314|
;;;1437   							var32 = Vmon1_value - 3;
000522  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
000526  1ec0              SUBS     r0,r0,#3
000528  9000              STR      r0,[sp,#0]
                  |L2.1322|
;;;1438   						}
;;;1439   		//				var32 = Vmon1_value;
;;;1440   						var32 = var32 * REG_CorrectionV;  
00052a  6838              LDR      r0,[r7,#0]  ; Correct_Parametet
00052c  9900              LDR      r1,[sp,#0]
00052e  4348              MULS     r0,r1,r0
000530  9000              STR      r0,[sp,#0]
;;;1441   						if ((Polar & 0x01) == 0x01)		  
000532  f8980000          LDRB     r0,[r8,#0]  ; correct_por
000536  07c0              LSLS     r0,r0,#31
000538  d00b              BEQ      |L2.1362|
;;;1442   						{
;;;1443   							if (var32 < REG_ReadV_Offset) 
00053a  6820              LDR      r0,[r4,#0]  ; Correct_Strong
00053c  9900              LDR      r1,[sp,#0]
00053e  4288              CMP      r0,r1
000540  d902              BLS      |L2.1352|
;;;1444   							{
;;;1445   								var32 = 0;
000542  f8cd9000          STR      r9,[sp,#0]
000546  e008              B        |L2.1370|
                  |L2.1352|
;;;1446   							}
;;;1447   							else var32 = var32 - REG_ReadV_Offset;
000548  6820              LDR      r0,[r4,#0]  ; Correct_Strong
00054a  9900              LDR      r1,[sp,#0]
00054c  1a08              SUBS     r0,r1,r0
00054e  9000              STR      r0,[sp,#0]
000550  e003              B        |L2.1370|
                  |L2.1362|
;;;1448   						}
;;;1449   						else var32 = var32 + REG_ReadV_Offset;
000552  6820              LDR      r0,[r4,#0]  ; Correct_Strong
000554  9900              LDR      r1,[sp,#0]
000556  4408              ADD      r0,r0,r1
000558  9000              STR      r0,[sp,#0]
                  |L2.1370|
;;;1450   						var32 = var32 >> 12;
00055a  9800              LDR      r0,[sp,#0]
00055c  0b00              LSRS     r0,r0,#12
00055e  9000              STR      r0,[sp,#0]
;;;1451   						if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
000560  9800              LDR      r0,[sp,#0]
000562  281e              CMP      r0,#0x1e
000564  d201              BCS      |L2.1386|
000566  f8cd9000          STR      r9,[sp,#0]
                  |L2.1386|
;;;1452   						Voltage = var32;
00056a  9800              LDR      r0,[sp,#0]
00056c  62b0              STR      r0,[r6,#0x28]  ; Run_Control
;;;1453   						DISS_Voltage=Voltage;
00056e  6ab0              LDR      r0,[r6,#0x28]  ; Run_Control
000570  ee000a10          VMOV     s0,r0
000574  eeb80a40          VCVT.F32.U32 s0,s0
;;;1454   						DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
000578  eec00a08          VDIV.F32 s1,s0,s16
00057c  edca0a00          VSTR     s1,[r10,#0]
                  |L2.1408|
;;;1455   					}
;;;1456   				}
;;;1457   			}
;;;1458   		}
;;;1459   	}
;;;1460   	if(count == 200)
000580  48c3              LDR      r0,|L2.2192|
000582  8881              LDRH     r1,[r0,#4]  ; count
000584  29c8              CMP      r1,#0xc8
000586  d01b              BEQ      |L2.1472|
;;;1461   	{
;;;1462   		disloadv = sumv/200;
;;;1463   		count = 0;
;;;1464   		sumv = 0;
;;;1465   	}else{
;;;1466   		sumv += DISS_Voltage;
000588  ed900a02          VLDR     s0,[r0,#8]
00058c  edda0a00          VLDR     s1,[r10,#0]
000590  ee300a20          VADD.F32 s0,s0,s1
000594  ed800a02          VSTR     s0,[r0,#8]
;;;1467   		count++;
000598  1c49              ADDS     r1,r1,#1
00059a  8081              STRH     r1,[r0,#4]
                  |L2.1436|
;;;1468   	}
;;;1469   	var32 = 0;
00059c  f8cd9000          STR      r9,[sp,#0]
;;;1470   //		if(DISS_Voltage >= 30)
;;;1471   //		{
;;;1472   //	//        if(r_raly == 1)
;;;1473   //	//        {
;;;1474   //	//            var32 = Vmon1_value;
;;;1475   //	//        }else if(r_raly == 0){
;;;1476   //	//            var32 = Vmon1_value - 5;
;;;1477   //	//        }
;;;1478   //			var32 = var32 * REG_CorrectionV2;  
;;;1479   //			if ((Polar7 & 0x01) == 0x01)		  
;;;1480   //			{
;;;1481   //				if (var32 < REG_ReadV_Offset2) 
;;;1482   //				{
;;;1483   //					var32 = 0;
;;;1484   //				}
;;;1485   //				else var32 = var32 - REG_ReadV_Offset2;
;;;1486   //			}
;;;1487   //			else var32 = var32 + REG_ReadV_Offset2;
;;;1488   //			var32 = var32 >> 12;
;;;1489   //			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1490   //			Voltage = var32;
;;;1491   //			DISS_Voltage=Voltage;
;;;1492   //			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1493   //		}
;;;1494   		
;;;1495   	
;;;1496   	/*******************∏∫‘ÿ≤‚¡øµÁ¡˜◊™ªª**************************************/
;;;1497   	if(cflag == 0)
0005a0  4bbc              LDR      r3,|L2.2196|
0005a2  f893c000          LDRB     r12,[r3,#0]  ; cflag
;;;1498   	{
;;;1499   		var32 = Imon1_value;
0005a6  4abc              LDR      r2,|L2.2200|
;;;1500   		var32 = var32 * REG_Load_A;  
;;;1501   		if ((Polar1 & 0x01) == 0x01)		  
;;;1502   		{
;;;1503   			if (var32 < REG_LoadA_Offset) 
;;;1504   			{
;;;1505   				var32 = 0;
;;;1506   			}
;;;1507   			else var32 = var32 - REG_LoadA_Offset;
;;;1508   		}
;;;1509   		else var32 = var32 + REG_LoadA_Offset;
;;;1510   		var32 = var32 >> 12;
;;;1511   		Laod_Current = var32;
;;;1512   		DISS_Current=Laod_Current;
0005a8  49bc              LDR      r1,|L2.2204|
;;;1513   		DISS_Current=DISS_Current/1000;//º∆À„œ‘ æµÁ¡˜
;;;1514   		if(DISS_Current > 1)
0005aa  f04f5b7e          MOV      r11,#0x3f800000
0005ae  f1bc0f00          CMP      r12,#0                ;1497
0005b2  d013              BEQ      |L2.1500|
;;;1515   		{
;;;1516   			var32 = Imon1_value;
;;;1517   			var32 = var32 * REG_Load_A1;  
;;;1518   			if ((Polar8 & 0x01) == 0x01)		  
;;;1519   			{
;;;1520   				if (var32 < REG_LoadA_Offset1) 
;;;1521   				{
;;;1522   					var32 = 0;
;;;1523   				}
;;;1524   				else var32 = var32 - REG_LoadA_Offset1;
;;;1525   			}
;;;1526   			else var32 = var32 + REG_LoadA_Offset1;
;;;1527   			var32 = var32 >> 12;
;;;1528   			Laod_Current = var32;
;;;1529   			DISS_Current=Laod_Current;
;;;1530   			DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
;;;1531   		}
;;;1532   		if(DISS_Current > 5)
;;;1533   		{
;;;1534   			var32 = Imon1_value;
;;;1535   			var32 = var32 * REG_Load_A2;  
;;;1536   			if ((Polar9 & 0x01) == 0x01)		  
;;;1537   			{
;;;1538   				if (var32 < REG_LoadA_Offset2) 
;;;1539   				{
;;;1540   					var32 = 0;
;;;1541   				}
;;;1542   				else var32 = var32 - REG_LoadA_Offset2;
;;;1543   			}
;;;1544   			else var32 = var32 + REG_LoadA_Offset2;
;;;1545   			var32 = var32 >> 12;
;;;1546   			Laod_Current = var32;
;;;1547   			DISS_Current=Laod_Current;
;;;1548   			DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
;;;1549   		}
;;;1550   	}else if(cflag == 1){
0005b4  f893c000          LDRB     r12,[r3,#0]  ; cflag
0005b8  f1bc0f01          CMP      r12,#1
0005bc  d071              BEQ      |L2.1698|
0005be  e12f              B        |L2.2080|
                  |L2.1472|
0005c0  ed900a02          VLDR     s0,[r0,#8]            ;1462
0005c4  eddf0ab6          VLDR     s1,|L2.2208|
0005c8  49b6              LDR      r1,|L2.2212|
0005ca  ee801a20          VDIV.F32 s2,s0,s1              ;1462
0005ce  ed811a00          VSTR     s2,[r1,#0]            ;1462
0005d2  f8a09004          STRH     r9,[r0,#4]            ;1463
0005d6  edc08a02          VSTR     s17,[r0,#8]           ;1464
0005da  e7df              B        |L2.1436|
                  |L2.1500|
0005dc  f8d2c000          LDR      r12,[r2,#0]           ;1499  ; Imon1_value
0005e0  f8cdc000          STR      r12,[sp,#0]           ;1499
0005e4  f8d7c004          LDR      r12,[r7,#4]           ;1500  ; Correct_Parametet
0005e8  f8dda000          LDR      r10,[sp,#0]           ;1500
0005ec  fb0cfc0a          MUL      r12,r12,r10           ;1500
0005f0  f8cdc000          STR      r12,[sp,#0]           ;1500
0005f4  f898c001          LDRB     r12,[r8,#1]           ;1501  ; correct_por
0005f8  ea5f7ccc          LSLS     r12,r12,#31           ;1501
0005fc  d011              BEQ      |L2.1570|
0005fe  f8d4c004          LDR      r12,[r4,#4]           ;1503  ; Correct_Strong
000602  f8dda000          LDR      r10,[sp,#0]           ;1503
000606  45d4              CMP      r12,r10               ;1503
000608  d902              BLS      |L2.1552|
00060a  f8cd9000          STR      r9,[sp,#0]            ;1505
00060e  e00f              B        |L2.1584|
                  |L2.1552|
000610  f8d4c004          LDR      r12,[r4,#4]           ;1507  ; Correct_Strong
000614  f8dda000          LDR      r10,[sp,#0]           ;1507
000618  ebaa0c0c          SUB      r12,r10,r12           ;1507
00061c  f8cdc000          STR      r12,[sp,#0]           ;1507
000620  e006              B        |L2.1584|
                  |L2.1570|
000622  f8d4c004          LDR      r12,[r4,#4]           ;1509  ; Correct_Strong
000626  f8dda000          LDR      r10,[sp,#0]           ;1509
00062a  44d4              ADD      r12,r12,r10           ;1509
00062c  f8cdc000          STR      r12,[sp,#0]           ;1509
                  |L2.1584|
000630  f8ddc000          LDR      r12,[sp,#0]           ;1510
000634  ea4f3c1c          LSR      r12,r12,#12           ;1510
000638  f8cdc000          STR      r12,[sp,#0]           ;1510
00063c  f8ddc000          LDR      r12,[sp,#0]           ;1511
000640  f8c6c030          STR      r12,[r6,#0x30]        ;1511  ; Run_Control
000644  f8d6c030          LDR      r12,[r6,#0x30]        ;1512  ; Run_Control
000648  ee00ca10          VMOV     s0,r12                ;1512
00064c  eef80a40          VCVT.F32.U32 s1,s0                 ;1512
000650  ee800a88          VDIV.F32 s0,s1,s16             ;1513
000654  ed810a00          VSTR     s0,[r1,#0]            ;1513
000658  ee10ca10          VMOV     r12,s0                ;1514
00065c  45dc              CMP      r12,r11               ;1514
00065e  dd3c              BLE      |L2.1754|
000660  f8d2c000          LDR      r12,[r2,#0]           ;1516  ; Imon1_value
000664  f8cdc000          STR      r12,[sp,#0]           ;1516
000668  f8d5c018          LDR      r12,[r5,#0x18]        ;1517  ; InFlashSave
00066c  f8dda000          LDR      r10,[sp,#0]           ;1517
000670  fb0cfc0a          MUL      r12,r12,r10           ;1517
000674  f8cdc000          STR      r12,[sp,#0]           ;1517
000678  f895c074          LDRB     r12,[r5,#0x74]        ;1518  ; InFlashSave
00067c  ea5f7ccc          LSLS     r12,r12,#31           ;1518
000680  d010              BEQ      |L2.1700|
000682  f8d5c020          LDR      r12,[r5,#0x20]        ;1520  ; InFlashSave
000686  f8dda000          LDR      r10,[sp,#0]           ;1520
00068a  45d4              CMP      r12,r10               ;1520
00068c  d902              BLS      |L2.1684|
00068e  f8cd9000          STR      r9,[sp,#0]            ;1522
000692  e00e              B        |L2.1714|
                  |L2.1684|
000694  f8dda000          LDR      r10,[sp,#0]           ;1524
000698  ebaa0c0c          SUB      r12,r10,r12           ;1524
00069c  f8cdc000          STR      r12,[sp,#0]           ;1524
0006a0  e007              B        |L2.1714|
                  |L2.1698|
0006a2  e04e              B        |L2.1858|
                  |L2.1700|
0006a4  f8d5c020          LDR      r12,[r5,#0x20]        ;1526  ; InFlashSave
0006a8  f8dda000          LDR      r10,[sp,#0]           ;1526
0006ac  44d4              ADD      r12,r12,r10           ;1526
0006ae  f8cdc000          STR      r12,[sp,#0]           ;1526
                  |L2.1714|
0006b2  f8ddc000          LDR      r12,[sp,#0]           ;1527
0006b6  ea4f3c1c          LSR      r12,r12,#12           ;1527
0006ba  f8cdc000          STR      r12,[sp,#0]           ;1527
0006be  f8ddc000          LDR      r12,[sp,#0]           ;1528
0006c2  f8c6c030          STR      r12,[r6,#0x30]        ;1528  ; Run_Control
0006c6  f8d6c030          LDR      r12,[r6,#0x30]        ;1529  ; Run_Control
0006ca  ee00ca10          VMOV     s0,r12                ;1529
0006ce  eeb80a40          VCVT.F32.U32 s0,s0                 ;1529
0006d2  eec00a08          VDIV.F32 s1,s0,s16             ;1530
0006d6  edc10a00          VSTR     s1,[r1,#0]            ;1530
                  |L2.1754|
0006da  f8dfa1cc          LDR      r10,|L2.2216|
0006de  f8d1c000          LDR      r12,[r1,#0]           ;1532  ; DISS_Current
0006e2  45d4              CMP      r12,r10               ;1532
0006e4  dd2c              BLE      |L2.1856|
0006e6  6812              LDR      r2,[r2,#0]            ;1534  ; Imon1_value
0006e8  9200              STR      r2,[sp,#0]            ;1534
0006ea  6aaa              LDR      r2,[r5,#0x28]         ;1535  ; InFlashSave
0006ec  f8ddc000          LDR      r12,[sp,#0]           ;1535
0006f0  fb02f20c          MUL      r2,r2,r12             ;1535
0006f4  9200              STR      r2,[sp,#0]            ;1535
0006f6  f8952078          LDRB     r2,[r5,#0x78]         ;1536  ; InFlashSave
0006fa  07d2              LSLS     r2,r2,#31             ;1536
0006fc  d00d              BEQ      |L2.1818|
0006fe  6b2a              LDR      r2,[r5,#0x30]         ;1538  ; InFlashSave
000700  f8ddc000          LDR      r12,[sp,#0]           ;1538
000704  4562              CMP      r2,r12                ;1538
000706  d902              BLS      |L2.1806|
000708  f8cd9000          STR      r9,[sp,#0]            ;1540
00070c  e00a              B        |L2.1828|
                  |L2.1806|
00070e  f8ddc000          LDR      r12,[sp,#0]           ;1542
000712  ebac0202          SUB      r2,r12,r2             ;1542
000716  9200              STR      r2,[sp,#0]            ;1542
000718  e004              B        |L2.1828|
                  |L2.1818|
00071a  6b2a              LDR      r2,[r5,#0x30]         ;1544  ; InFlashSave
00071c  f8ddc000          LDR      r12,[sp,#0]           ;1544
000720  4462              ADD      r2,r2,r12             ;1544
000722  9200              STR      r2,[sp,#0]            ;1544
                  |L2.1828|
000724  9a00              LDR      r2,[sp,#0]            ;1545
000726  0b12              LSRS     r2,r2,#12             ;1545
000728  9200              STR      r2,[sp,#0]            ;1545
00072a  9a00              LDR      r2,[sp,#0]            ;1546
00072c  6332              STR      r2,[r6,#0x30]         ;1546  ; Run_Control
00072e  6b32              LDR      r2,[r6,#0x30]         ;1547  ; Run_Control
000730  ee002a10          VMOV     s0,r2                 ;1547
000734  eeb80a40          VCVT.F32.U32 s0,s0                 ;1547
000738  eec00a08          VDIV.F32 s1,s0,s16             ;1548
00073c  edc10a00          VSTR     s1,[r1,#0]            ;1548
                  |L2.1856|
000740  e06e              B        |L2.2080|
                  |L2.1858|
;;;1551   		var32 = Imon1_value;
000742  f8d2c000          LDR      r12,[r2,#0]  ; Imon1_value
000746  f8cdc000          STR      r12,[sp,#0]
;;;1552   		var32 = var32 * REG_Load_AH;  
00074a  f8d5c038          LDR      r12,[r5,#0x38]  ; InFlashSave
00074e  f8dda000          LDR      r10,[sp,#0]
000752  fb0cfc0a          MUL      r12,r12,r10
000756  f8cdc000          STR      r12,[sp,#0]
;;;1553   		if ((Polar10 & 0x01) == 0x01)		  
00075a  f895c07c          LDRB     r12,[r5,#0x7c]  ; InFlashSave
00075e  ea5f7ccc          LSLS     r12,r12,#31
000762  d00f              BEQ      |L2.1924|
;;;1554   		{
;;;1555   			if (var32 < REG_LoadA_OffsetH) 
000764  f8d5c040          LDR      r12,[r5,#0x40]  ; InFlashSave
000768  f8dda000          LDR      r10,[sp,#0]
00076c  45d4              CMP      r12,r10
00076e  d902              BLS      |L2.1910|
;;;1556   			{
;;;1557   				var32 = 0;
000770  f8cd9000          STR      r9,[sp,#0]
000774  e00d              B        |L2.1938|
                  |L2.1910|
;;;1558   			}
;;;1559   			else var32 = var32 - REG_LoadA_OffsetH;
000776  f8dda000          LDR      r10,[sp,#0]
00077a  ebaa0c0c          SUB      r12,r10,r12
00077e  f8cdc000          STR      r12,[sp,#0]
000782  e006              B        |L2.1938|
                  |L2.1924|
;;;1560   		}
;;;1561   		else var32 = var32 + REG_LoadA_OffsetH;
000784  f8d5c040          LDR      r12,[r5,#0x40]  ; InFlashSave
000788  f8dda000          LDR      r10,[sp,#0]
00078c  44d4              ADD      r12,r12,r10
00078e  f8cdc000          STR      r12,[sp,#0]
                  |L2.1938|
;;;1562   		var32 = var32 >> 12;
000792  f8ddc000          LDR      r12,[sp,#0]
000796  ea4f3c1c          LSR      r12,r12,#12
00079a  f8cdc000          STR      r12,[sp,#0]
;;;1563   		Laod_Current = var32;
00079e  f8ddc000          LDR      r12,[sp,#0]
0007a2  f8c6c030          STR      r12,[r6,#0x30]  ; Run_Control
;;;1564   		DISS_Current=Laod_Current;
0007a6  f8d6c030          LDR      r12,[r6,#0x30]  ; Run_Control
0007aa  ee00ca10          VMOV     s0,r12
0007ae  eef80a40          VCVT.F32.U32 s1,s0
;;;1565   		DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
0007b2  ee800a88          VDIV.F32 s0,s1,s16
0007b6  ed810a00          VSTR     s0,[r1,#0]
;;;1566   		if(DISS_Current > 20)
0007ba  ee10ca10          VMOV     r12,s0
0007be  f8dfa0ec          LDR      r10,|L2.2220|
0007c2  45d4              CMP      r12,r10
0007c4  dd2c              BLE      |L2.2080|
;;;1567   		{
;;;1568   			var32 = Imon1_value;
0007c6  6812              LDR      r2,[r2,#0]  ; Imon1_value
0007c8  9200              STR      r2,[sp,#0]
;;;1569   		var32 = var32 * REG_Load_AH1;  
0007ca  6caa              LDR      r2,[r5,#0x48]  ; InFlashSave
0007cc  f8ddc000          LDR      r12,[sp,#0]
0007d0  fb02f20c          MUL      r2,r2,r12
0007d4  9200              STR      r2,[sp,#0]
;;;1570   		if ((Polar11 & 0x01) == 0x01)		  
0007d6  f8952080          LDRB     r2,[r5,#0x80]  ; InFlashSave
0007da  07d2              LSLS     r2,r2,#31
0007dc  d00d              BEQ      |L2.2042|
;;;1571   		{
;;;1572   			if (var32 < REG_LoadA_OffsetH1) 
0007de  6d2a              LDR      r2,[r5,#0x50]  ; InFlashSave
0007e0  f8ddc000          LDR      r12,[sp,#0]
0007e4  4562              CMP      r2,r12
0007e6  d902              BLS      |L2.2030|
;;;1573   			{
;;;1574   				var32 = 0;
0007e8  f8cd9000          STR      r9,[sp,#0]
0007ec  e00a              B        |L2.2052|
                  |L2.2030|
;;;1575   			}
;;;1576   			else var32 = var32 - REG_LoadA_OffsetH1;
0007ee  f8ddc000          LDR      r12,[sp,#0]
0007f2  ebac0202          SUB      r2,r12,r2
0007f6  9200              STR      r2,[sp,#0]
0007f8  e004              B        |L2.2052|
                  |L2.2042|
;;;1577   		}
;;;1578   		else var32 = var32 + REG_LoadA_OffsetH1;
0007fa  6d2a              LDR      r2,[r5,#0x50]  ; InFlashSave
0007fc  f8ddc000          LDR      r12,[sp,#0]
000800  4462              ADD      r2,r2,r12
000802  9200              STR      r2,[sp,#0]
                  |L2.2052|
;;;1579   		var32 = var32 >> 12;
000804  9a00              LDR      r2,[sp,#0]
000806  0b12              LSRS     r2,r2,#12
000808  9200              STR      r2,[sp,#0]
;;;1580   		Laod_Current = var32;
00080a  9a00              LDR      r2,[sp,#0]
00080c  6332              STR      r2,[r6,#0x30]  ; Run_Control
;;;1581   		DISS_Current=Laod_Current;
00080e  6b32              LDR      r2,[r6,#0x30]  ; Run_Control
000810  ee002a10          VMOV     s0,r2
000814  eeb80a40          VCVT.F32.U32 s0,s0
;;;1582   		DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
000818  eec00a08          VDIV.F32 s1,s0,s16
00081c  edc10a00          VSTR     s1,[r1,#0]
                  |L2.2080|
;;;1583   		}
;;;1584   	}
;;;1585   	var32 = 0;	
000820  f8cd9000          STR      r9,[sp,#0]
;;;1586   	/*************************∏∫‘ÿµÁ—π∫ÕµÁ¡˜øÿ÷∆◊™ªª**************************************/
;;;1587   	if(flag_Load_CC==1)
000824  4922              LDR      r1,|L2.2224|
;;;1588   	{
;;;1589   		if(cflag == 0)
;;;1590   		{
;;;1591   			if(SET_Current_Laod <= 1000)
;;;1592   			{
;;;1593   				var32 = SET_Current_Laod;
;;;1594   				var32=var32<<12;   
;;;1595   				if ((Polar1 & 0x04) == 0)			   
;;;1596   				{
;;;1597   					if (var32 < SET_LoadA_Offset) var32 = 0;
;;;1598   					else var32 = var32 - SET_LoadA_Offset;
;;;1599   				}
;;;1600   				else var32 = var32 + SET_LoadA_Offset;
;;;1601   				var32 = var32/SET_LoadA;
;;;1602   				var32=var32>>1;
;;;1603   				if(Flag_DAC_OFF==0)
000826  4a23              LDR      r2,|L2.2228|
000828  7809              LDRB     r1,[r1,#0]            ;1587  ; flagD
00082a  ea5f6c01          LSLS     r12,r1,#24            ;1587
;;;1604   				{
;;;1605   					Contr_Laod = var32;
00082e  4922              LDR      r1,|L2.2232|
000830  d579              BPL      |L2.2342|
000832  781b              LDRB     r3,[r3,#0]            ;1589  ; cflag
000834  b1ab              CBZ      r3,|L2.2146|
;;;1606   				}
;;;1607   				if(SET_Current_Laod==0)
;;;1608   				{
;;;1609   					Contr_Laod=0;
;;;1610   				}
;;;1611   			}else if(SET_Current_Laod <= 5000){
;;;1612   				var32 = SET_Current_Laod;
;;;1613   				var32=var32<<12;   
;;;1614   				if ((Polar8 & 0x04) == 0)			   
;;;1615   				{
;;;1616   					if (var32 < SET_LoadA_Offset1) var32 = 0;
;;;1617   					else var32 = var32 - SET_LoadA_Offset1;
;;;1618   				}
;;;1619   				else var32 = var32 + SET_LoadA_Offset1;
;;;1620   				var32 = var32/SET_LoadA1;
;;;1621   				var32=var32>>1;
;;;1622   				if(Flag_DAC_OFF==0)
;;;1623   				{
;;;1624   					Contr_Laod = var32;
;;;1625   				}
;;;1626   				if(SET_Current_Laod==0)
;;;1627   				{
;;;1628   					Contr_Laod=0;
;;;1629   				}
;;;1630   			}else{
;;;1631   				var32 = SET_Current_Laod;
;;;1632   				var32=var32<<12;   
;;;1633   				if ((Polar9 & 0x04) == 0)			   
;;;1634   				{
;;;1635   					if (var32 < SET_LoadA_Offset2) var32 = 0;
;;;1636   					else var32 = var32 - SET_LoadA_Offset2;
;;;1637   				}
;;;1638   				else 
;;;1639   					var32 = var32 + SET_LoadA_Offset2;
;;;1640   				var32 = var32/SET_LoadA2;
;;;1641   				var32=var32>>1;
;;;1642   				if(Flag_DAC_OFF==0)
;;;1643   				{
;;;1644   					Contr_Laod = var32;
;;;1645   				}
;;;1646   				if(SET_Current_Laod==0)
;;;1647   				{
;;;1648   					Contr_Laod=0;
;;;1649   				}
;;;1650   			}
;;;1651   		}else{
;;;1652   			if(SET_Current_Laod <= 20000)
000836  6933              LDR      r3,[r6,#0x10]  ; Run_Control
000838  f6446c20          MOV      r12,#0x4e20
00083c  4563              CMP      r3,r12
00083e  d873              BHI      |L2.2344|
;;;1653   			{
;;;1654   				var32 = SET_Current_Laod;
000840  6933              LDR      r3,[r6,#0x10]  ; Run_Control
000842  9300              STR      r3,[sp,#0]
;;;1655   				var32=var32<<12;   
000844  9b00              LDR      r3,[sp,#0]
000846  031b              LSLS     r3,r3,#12
000848  9300              STR      r3,[sp,#0]
;;;1656   				if ((Polar10 & 0x04) == 0)			   
00084a  f895307c          LDRB     r3,[r5,#0x7c]  ; InFlashSave
00084e  075b              LSLS     r3,r3,#29
000850  d46b              BMI      |L2.2346|
;;;1657   				{
;;;1658   					if (var32 < SET_LoadA_OffsetH) var32 = 0;
000852  6c6b              LDR      r3,[r5,#0x44]  ; InFlashSave
000854  f8ddc000          LDR      r12,[sp,#0]
000858  4563              CMP      r3,r12
00085a  d967              BLS      |L2.2348|
00085c  f8cd9000          STR      r9,[sp,#0]
000860  e0bd              B        |L2.2526|
                  |L2.2146|
000862  6933              LDR      r3,[r6,#0x10]         ;1591  ; Run_Control
000864  f5b37f7a          CMP      r3,#0x3e8             ;1591
000868  d847              BHI      |L2.2298|
00086a  6933              LDR      r3,[r6,#0x10]         ;1593  ; Run_Control
00086c  9300              STR      r3,[sp,#0]            ;1593
00086e  9b00              LDR      r3,[sp,#0]            ;1594
000870  031b              LSLS     r3,r3,#12             ;1594
000872  9300              STR      r3,[sp,#0]            ;1594
000874  f8983001          LDRB     r3,[r8,#1]            ;1595  ; correct_por
000878  075b              LSLS     r3,r3,#29             ;1595
00087a  d426              BMI      |L2.2250|
00087c  68a3              LDR      r3,[r4,#8]            ;1597  ; Correct_Strong
00087e  f8ddc000          LDR      r12,[sp,#0]           ;1597
000882  4563              CMP      r3,r12                ;1597
000884  d91a              BLS      |L2.2236|
000886  f8cd9000          STR      r9,[sp,#0]            ;1597
00088a  e023              B        |L2.2260|
                  |L2.2188|
                          DCD      r_raly
                  |L2.2192|
                          DCD      ||.data||
                  |L2.2196|
                          DCD      cflag
                  |L2.2200|
                          DCD      Imon1_value
                  |L2.2204|
                          DCD      DISS_Current
                  |L2.2208|
0008a0  43480000          DCFS     0x43480000 ; 200
                  |L2.2212|
                          DCD      disloadv
                  |L2.2216|
                          DCD      0x40a00000
                  |L2.2220|
                          DCD      0x41a00000
                  |L2.2224|
                          DCD      flagD
                  |L2.2228|
                          DCD      flagB
                  |L2.2232|
                          DCD      Contr_Laod
                  |L2.2236|
0008bc  68a3              LDR      r3,[r4,#8]            ;1598  ; Correct_Strong
0008be  f8ddc000          LDR      r12,[sp,#0]           ;1598
0008c2  ebac0303          SUB      r3,r12,r3             ;1598
0008c6  9300              STR      r3,[sp,#0]            ;1598
0008c8  e004              B        |L2.2260|
                  |L2.2250|
0008ca  68a3              LDR      r3,[r4,#8]            ;1600  ; Correct_Strong
0008cc  f8ddc000          LDR      r12,[sp,#0]           ;1600
0008d0  4463              ADD      r3,r3,r12             ;1600
0008d2  9300              STR      r3,[sp,#0]            ;1600
                  |L2.2260|
0008d4  68bb              LDR      r3,[r7,#8]            ;1601  ; Correct_Parametet
0008d6  f8ddc000          LDR      r12,[sp,#0]           ;1601
0008da  fbbcf3f3          UDIV     r3,r12,r3             ;1601
0008de  9300              STR      r3,[sp,#0]            ;1601
0008e0  9b00              LDR      r3,[sp,#0]            ;1602
0008e2  085b              LSRS     r3,r3,#1              ;1602
0008e4  9300              STR      r3,[sp,#0]            ;1602
0008e6  7812              LDRB     r2,[r2,#0]            ;1603  ; flagB
0008e8  0712              LSLS     r2,r2,#28             ;1603
0008ea  d401              BMI      |L2.2288|
0008ec  9a00              LDR      r2,[sp,#0]            ;1605
0008ee  800a              STRH     r2,[r1,#0]            ;1605
                  |L2.2288|
0008f0  6932              LDR      r2,[r6,#0x10]         ;1607  ; Run_Control
0008f2  bbca              CBNZ     r2,|L2.2408|
0008f4  f8a19000          STRH     r9,[r1,#0]            ;1609
0008f8  e0b2              B        |L2.2656|
                  |L2.2298|
0008fa  6933              LDR      r3,[r6,#0x10]         ;1611  ; Run_Control
0008fc  f2413c88          MOV      r12,#0x1388           ;1611
000900  4563              CMP      r3,r12                ;1611
000902  d832              BHI      |L2.2410|
000904  6933              LDR      r3,[r6,#0x10]         ;1612  ; Run_Control
000906  9300              STR      r3,[sp,#0]            ;1612
000908  9b00              LDR      r3,[sp,#0]            ;1613
00090a  031b              LSLS     r3,r3,#12             ;1613
00090c  9300              STR      r3,[sp,#0]            ;1613
00090e  f8953074          LDRB     r3,[r5,#0x74]         ;1614  ; InFlashSave
000912  075b              LSLS     r3,r3,#29             ;1614
000914  d411              BMI      |L2.2362|
000916  6a6b              LDR      r3,[r5,#0x24]         ;1616  ; InFlashSave
000918  f8ddc000          LDR      r12,[sp,#0]           ;1616
00091c  4563              CMP      r3,r12                ;1616
00091e  d906              BLS      |L2.2350|
000920  f8cd9000          STR      r9,[sp,#0]            ;1616
000924  e00e              B        |L2.2372|
                  |L2.2342|
000926  e09e              B        |L2.2662|
                  |L2.2344|
000928  e06c              B        |L2.2564|
                  |L2.2346|
00092a  e053              B        |L2.2516|
                  |L2.2348|
00092c  e04c              B        |L2.2504|
                  |L2.2350|
00092e  f8ddc000          LDR      r12,[sp,#0]           ;1617
000932  ebac0303          SUB      r3,r12,r3             ;1617
000936  9300              STR      r3,[sp,#0]            ;1617
000938  e004              B        |L2.2372|
                  |L2.2362|
00093a  6a6b              LDR      r3,[r5,#0x24]         ;1619  ; InFlashSave
00093c  f8ddc000          LDR      r12,[sp,#0]           ;1619
000940  4463              ADD      r3,r3,r12             ;1619
000942  9300              STR      r3,[sp,#0]            ;1619
                  |L2.2372|
000944  69eb              LDR      r3,[r5,#0x1c]         ;1620  ; InFlashSave
000946  f8ddc000          LDR      r12,[sp,#0]           ;1620
00094a  fbbcf3f3          UDIV     r3,r12,r3             ;1620
00094e  9300              STR      r3,[sp,#0]            ;1620
000950  9b00              LDR      r3,[sp,#0]            ;1621
000952  085b              LSRS     r3,r3,#1              ;1621
000954  9300              STR      r3,[sp,#0]            ;1621
000956  7812              LDRB     r2,[r2,#0]            ;1622  ; flagB
000958  0712              LSLS     r2,r2,#28             ;1622
00095a  d401              BMI      |L2.2400|
00095c  9a00              LDR      r2,[sp,#0]            ;1624
00095e  800a              STRH     r2,[r1,#0]            ;1624
                  |L2.2400|
000960  6932              LDR      r2,[r6,#0x10]         ;1626  ; Run_Control
000962  b90a              CBNZ     r2,|L2.2408|
000964  f8a19000          STRH     r9,[r1,#0]            ;1628
                  |L2.2408|
000968  e07a              B        |L2.2656|
                  |L2.2410|
00096a  6933              LDR      r3,[r6,#0x10]         ;1631  ; Run_Control
00096c  9300              STR      r3,[sp,#0]            ;1631
00096e  9b00              LDR      r3,[sp,#0]            ;1632
000970  031b              LSLS     r3,r3,#12             ;1632
000972  9300              STR      r3,[sp,#0]            ;1632
000974  f8953078          LDRB     r3,[r5,#0x78]         ;1633  ; InFlashSave
000978  075b              LSLS     r3,r3,#29             ;1633
00097a  d40d              BMI      |L2.2456|
00097c  6b6b              LDR      r3,[r5,#0x34]         ;1635  ; InFlashSave
00097e  f8ddc000          LDR      r12,[sp,#0]           ;1635
000982  4563              CMP      r3,r12                ;1635
000984  d902              BLS      |L2.2444|
000986  f8cd9000          STR      r9,[sp,#0]            ;1635
00098a  e00a              B        |L2.2466|
                  |L2.2444|
00098c  f8ddc000          LDR      r12,[sp,#0]           ;1636
000990  ebac0303          SUB      r3,r12,r3             ;1636
000994  9300              STR      r3,[sp,#0]            ;1636
000996  e004              B        |L2.2466|
                  |L2.2456|
000998  6b6b              LDR      r3,[r5,#0x34]         ;1639  ; InFlashSave
00099a  f8ddc000          LDR      r12,[sp,#0]           ;1639
00099e  4463              ADD      r3,r3,r12             ;1639
0009a0  9300              STR      r3,[sp,#0]            ;1639
                  |L2.2466|
0009a2  6aeb              LDR      r3,[r5,#0x2c]         ;1640  ; InFlashSave
0009a4  f8ddc000          LDR      r12,[sp,#0]           ;1640
0009a8  fbbcf3f3          UDIV     r3,r12,r3             ;1640
0009ac  9300              STR      r3,[sp,#0]            ;1640
0009ae  9b00              LDR      r3,[sp,#0]            ;1641
0009b0  085b              LSRS     r3,r3,#1              ;1641
0009b2  9300              STR      r3,[sp,#0]            ;1641
0009b4  7812              LDRB     r2,[r2,#0]            ;1642  ; flagB
0009b6  0712              LSLS     r2,r2,#28             ;1642
0009b8  d401              BMI      |L2.2494|
0009ba  9a00              LDR      r2,[sp,#0]            ;1644
0009bc  800a              STRH     r2,[r1,#0]            ;1644
                  |L2.2494|
0009be  6932              LDR      r2,[r6,#0x10]         ;1646  ; Run_Control
0009c0  b9fa              CBNZ     r2,|L2.2562|
0009c2  f8a19000          STRH     r9,[r1,#0]            ;1648
0009c6  e04b              B        |L2.2656|
                  |L2.2504|
;;;1659   					else var32 = var32 - SET_LoadA_OffsetH;
0009c8  f8ddc000          LDR      r12,[sp,#0]
0009cc  ebac0303          SUB      r3,r12,r3
0009d0  9300              STR      r3,[sp,#0]
0009d2  e004              B        |L2.2526|
                  |L2.2516|
;;;1660   				}
;;;1661   				else var32 = var32 + SET_LoadA_OffsetH;
0009d4  6c6b              LDR      r3,[r5,#0x44]  ; InFlashSave
0009d6  f8ddc000          LDR      r12,[sp,#0]
0009da  4463              ADD      r3,r3,r12
0009dc  9300              STR      r3,[sp,#0]
                  |L2.2526|
;;;1662   				var32 = var32/SET_LoadAH;
0009de  6beb              LDR      r3,[r5,#0x3c]  ; InFlashSave
0009e0  f8ddc000          LDR      r12,[sp,#0]
0009e4  fbbcf3f3          UDIV     r3,r12,r3
0009e8  9300              STR      r3,[sp,#0]
;;;1663   				var32=var32>>1;
0009ea  9b00              LDR      r3,[sp,#0]
0009ec  085b              LSRS     r3,r3,#1
0009ee  9300              STR      r3,[sp,#0]
;;;1664   				if(Flag_DAC_OFF==0)
0009f0  7812              LDRB     r2,[r2,#0]  ; flagB
0009f2  0712              LSLS     r2,r2,#28
0009f4  d401              BMI      |L2.2554|
;;;1665   				{
;;;1666   					Contr_Laod = var32;
0009f6  9a00              LDR      r2,[sp,#0]
0009f8  800a              STRH     r2,[r1,#0]
                  |L2.2554|
;;;1667   				}
;;;1668   				if(SET_Current_Laod==0)
0009fa  6932              LDR      r2,[r6,#0x10]  ; Run_Control
0009fc  b90a              CBNZ     r2,|L2.2562|
;;;1669   				{
;;;1670   					Contr_Laod=0;
0009fe  f8a19000          STRH     r9,[r1,#0]
                  |L2.2562|
000a02  e02d              B        |L2.2656|
                  |L2.2564|
;;;1671   				}
;;;1672   			}else{
;;;1673   				var32 = SET_Current_Laod;
000a04  6933              LDR      r3,[r6,#0x10]  ; Run_Control
000a06  9300              STR      r3,[sp,#0]
;;;1674   				var32=var32<<12;   
000a08  9b00              LDR      r3,[sp,#0]
000a0a  031b              LSLS     r3,r3,#12
000a0c  9300              STR      r3,[sp,#0]
;;;1675   				if ((Polar11 & 0x04) == 0)			   
000a0e  f8953080          LDRB     r3,[r5,#0x80]  ; InFlashSave
000a12  075b              LSLS     r3,r3,#29
000a14  d40d              BMI      |L2.2610|
;;;1676   				{
;;;1677   					if (var32 < SET_LoadA_OffsetH1) var32 = 0;
000a16  6d6b              LDR      r3,[r5,#0x54]  ; InFlashSave
000a18  f8ddc000          LDR      r12,[sp,#0]
000a1c  4563              CMP      r3,r12
000a1e  d902              BLS      |L2.2598|
000a20  f8cd9000          STR      r9,[sp,#0]
000a24  e00a              B        |L2.2620|
                  |L2.2598|
;;;1678   					else var32 = var32 - SET_LoadA_OffsetH1;
000a26  f8ddc000          LDR      r12,[sp,#0]
000a2a  ebac0303          SUB      r3,r12,r3
000a2e  9300              STR      r3,[sp,#0]
000a30  e004              B        |L2.2620|
                  |L2.2610|
;;;1679   				}
;;;1680   				else var32 = var32 + SET_LoadA_OffsetH1;
000a32  6d6b              LDR      r3,[r5,#0x54]  ; InFlashSave
000a34  f8ddc000          LDR      r12,[sp,#0]
000a38  4463              ADD      r3,r3,r12
000a3a  9300              STR      r3,[sp,#0]
                  |L2.2620|
;;;1681   				var32 = var32/SET_LoadAH1;
000a3c  6ceb              LDR      r3,[r5,#0x4c]  ; InFlashSave
000a3e  f8ddc000          LDR      r12,[sp,#0]
000a42  fbbcf3f3          UDIV     r3,r12,r3
000a46  9300              STR      r3,[sp,#0]
;;;1682   				var32=var32>>1;
000a48  9b00              LDR      r3,[sp,#0]
000a4a  085b              LSRS     r3,r3,#1
000a4c  9300              STR      r3,[sp,#0]
;;;1683   				if(Flag_DAC_OFF==0)
000a4e  7812              LDRB     r2,[r2,#0]  ; flagB
000a50  0712              LSLS     r2,r2,#28
000a52  d401              BMI      |L2.2648|
;;;1684   				{
;;;1685   					Contr_Laod = var32;
000a54  9a00              LDR      r2,[sp,#0]
000a56  800a              STRH     r2,[r1,#0]
                  |L2.2648|
;;;1686   				}
;;;1687   				if(SET_Current_Laod==0)
000a58  6932              LDR      r2,[r6,#0x10]  ; Run_Control
000a5a  b90a              CBNZ     r2,|L2.2656|
;;;1688   				{
;;;1689   					Contr_Laod=0;
000a5c  f8a19000          STRH     r9,[r1,#0]
                  |L2.2656|
;;;1690   				}
;;;1691   			}
;;;1692   		}
;;;1693   		var32 = 0;
000a60  f8cd9000          STR      r9,[sp,#0]
000a64  e06b              B        |L2.2878|
                  |L2.2662|
;;;1694   	}
;;;1695   	else
;;;1696   	{
;;;1697   		if(SET_Voltage_Laod > 10000)
000a66  f8d6c00c          LDR      r12,[r6,#0xc]  ; Run_Control
000a6a  f2427310          MOV      r3,#0x2710
000a6e  459c              CMP      r12,r3
000a70  d934              BLS      |L2.2780|
;;;1698   		{
;;;1699   			var32 = SET_Voltage_Laod;
000a72  68f3              LDR      r3,[r6,#0xc]  ; Run_Control
000a74  9300              STR      r3,[sp,#0]
;;;1700   			var32=var32<<12;   
000a76  9b00              LDR      r3,[sp,#0]
000a78  031b              LSLS     r3,r3,#12
000a7a  9300              STR      r3,[sp,#0]
;;;1701   			if ((Polar2 & 0x04) == 0)			   
000a7c  f8983002          LDRB     r3,[r8,#2]  ; correct_por
000a80  075b              LSLS     r3,r3,#29
000a82  d40f              BMI      |L2.2724|
;;;1702   			{
;;;1703   				if (var32 < SET_LoadA_Offset1) var32 = 0;
000a84  6a6b              LDR      r3,[r5,#0x24]  ; InFlashSave
000a86  f8ddc000          LDR      r12,[sp,#0]
000a8a  4563              CMP      r3,r12
000a8c  d902              BLS      |L2.2708|
000a8e  f8cd9000          STR      r9,[sp,#0]
000a92  e00d              B        |L2.2736|
                  |L2.2708|
;;;1704   				else var32 = var32 - SET_LoadV_Offset1;
000a94  f8d5309c          LDR      r3,[r5,#0x9c]  ; InFlashSave
000a98  f8ddc000          LDR      r12,[sp,#0]
000a9c  ebac0303          SUB      r3,r12,r3
000aa0  9300              STR      r3,[sp,#0]
000aa2  e005              B        |L2.2736|
                  |L2.2724|
;;;1705   			}
;;;1706   			else var32 = var32 + SET_LoadV_Offset1;
000aa4  f8d5309c          LDR      r3,[r5,#0x9c]  ; InFlashSave
000aa8  f8ddc000          LDR      r12,[sp,#0]
000aac  4463              ADD      r3,r3,r12
000aae  9300              STR      r3,[sp,#0]
                  |L2.2736|
;;;1707   			var32 = var32/SET_LoadV1;
000ab0  f8d53098          LDR      r3,[r5,#0x98]  ; InFlashSave
000ab4  f8ddc000          LDR      r12,[sp,#0]
000ab8  fbbcf3f3          UDIV     r3,r12,r3
000abc  9300              STR      r3,[sp,#0]
;;;1708   			var32=var32>>1;
000abe  9b00              LDR      r3,[sp,#0]
000ac0  085b              LSRS     r3,r3,#1
000ac2  9300              STR      r3,[sp,#0]
;;;1709   			if(Flag_DAC_OFF==0)
000ac4  7812              LDRB     r2,[r2,#0]  ; flagB
000ac6  0712              LSLS     r2,r2,#28
000ac8  d401              BMI      |L2.2766|
;;;1710   			{
;;;1711   				Contr_Laod = var32;
000aca  9a00              LDR      r2,[sp,#0]
000acc  800a              STRH     r2,[r1,#0]
                  |L2.2766|
;;;1712   			}
;;;1713   			if(SET_Voltage_Laod==0)
000ace  68f2              LDR      r2,[r6,#0xc]  ; Run_Control
000ad0  b90a              CBNZ     r2,|L2.2774|
;;;1714   			{
;;;1715   				Contr_Laod=0;
000ad2  f8a19000          STRH     r9,[r1,#0]
                  |L2.2774|
;;;1716   			}
;;;1717   			var32 = 0;
000ad6  f8cd9000          STR      r9,[sp,#0]
000ada  e030              B        |L2.2878|
                  |L2.2780|
;;;1718   		}else{
;;;1719   			var32 = SET_Voltage_Laod;
000adc  68f3              LDR      r3,[r6,#0xc]  ; Run_Control
000ade  9300              STR      r3,[sp,#0]
;;;1720   			var32=var32<<12;   
000ae0  9b00              LDR      r3,[sp,#0]
000ae2  031b              LSLS     r3,r3,#12
000ae4  9300              STR      r3,[sp,#0]
;;;1721   			if ((Polar2 & 0x04) == 0)			   
000ae6  f8983002          LDRB     r3,[r8,#2]  ; correct_por
000aea  075b              LSLS     r3,r3,#29
000aec  d40e              BMI      |L2.2828|
;;;1722   			{
;;;1723   				if (var32 < SET_LoadA_Offset) var32 = 0;
000aee  68a3              LDR      r3,[r4,#8]  ; Correct_Strong
000af0  f8ddc000          LDR      r12,[sp,#0]
000af4  4563              CMP      r3,r12
000af6  d902              BLS      |L2.2814|
000af8  f8cd9000          STR      r9,[sp,#0]
000afc  e00b              B        |L2.2838|
                  |L2.2814|
;;;1724   				else var32 = var32 - SET_LoadV_Offset;
000afe  6923              LDR      r3,[r4,#0x10]  ; Correct_Strong
000b00  f8ddc000          LDR      r12,[sp,#0]
000b04  ebac0303          SUB      r3,r12,r3
000b08  9300              STR      r3,[sp,#0]
000b0a  e004              B        |L2.2838|
                  |L2.2828|
;;;1725   			}
;;;1726   			else var32 = var32 + SET_LoadV_Offset;
000b0c  6923              LDR      r3,[r4,#0x10]  ; Correct_Strong
000b0e  f8ddc000          LDR      r12,[sp,#0]
000b12  4463              ADD      r3,r3,r12
000b14  9300              STR      r3,[sp,#0]
                  |L2.2838|
;;;1727   			var32 = var32/SET_LoadV;
000b16  693b              LDR      r3,[r7,#0x10]  ; Correct_Parametet
000b18  f8ddc000          LDR      r12,[sp,#0]
000b1c  fbbcf3f3          UDIV     r3,r12,r3
000b20  9300              STR      r3,[sp,#0]
;;;1728   			var32=var32>>1;
000b22  9b00              LDR      r3,[sp,#0]
000b24  085b              LSRS     r3,r3,#1
000b26  9300              STR      r3,[sp,#0]
;;;1729   			if(Flag_DAC_OFF==0)
000b28  7812              LDRB     r2,[r2,#0]  ; flagB
000b2a  0712              LSLS     r2,r2,#28
000b2c  d401              BMI      |L2.2866|
;;;1730   			{
;;;1731   				Contr_Laod = var32;
000b2e  9a00              LDR      r2,[sp,#0]
000b30  800a              STRH     r2,[r1,#0]
                  |L2.2866|
;;;1732   			}
;;;1733   			if(SET_Voltage_Laod==0)
000b32  68f2              LDR      r2,[r6,#0xc]  ; Run_Control
000b34  b90a              CBNZ     r2,|L2.2874|
;;;1734   			{
;;;1735   				Contr_Laod=0;
000b36  f8a19000          STRH     r9,[r1,#0]
                  |L2.2874|
;;;1736   			}
;;;1737   			var32 = 0;
000b3a  f8cd9000          STR      r9,[sp,#0]
                  |L2.2878|
;;;1738   		}
;;;1739   	}
;;;1740   /*****************************ƒ⁄◊Ë÷µ◊™ªª*******************************************/
;;;1741   	var32 = Rmon_value;
000b3e  4afe              LDR      r2,|L2.3896|
000b40  8811              LDRH     r1,[r2,#0]  ; Rmon_value
000b42  9100              STR      r1,[sp,#0]
;;;1742       if(r_raly == 1)
000b44  49fd              LDR      r1,|L2.3900|
000b46  7809              LDRB     r1,[r1,#0]  ; r_raly
000b48  2901              CMP      r1,#1
000b4a  d00e              BEQ      |L2.2922|
;;;1743       {
;;;1744           var32 = var32 * REG_CorrectionR;  
;;;1745            if ((Polar3 & 0x01) == 0x01)		  
;;;1746            {
;;;1747                if (var32 < REG_ReadR_Offset) 
;;;1748                {
;;;1749                    var32 = 0;
;;;1750                }
;;;1751                else var32 = var32 - REG_ReadR_Offset;
;;;1752            }
;;;1753           else
;;;1754           var32 = var32 + REG_ReadR_Offset;
;;;1755           var32 = var32 >> 12;
;;;1756           if (var32 < 1)
;;;1757           {
;;;1758               var32 = 0;				  //»•¬£
;;;1759           }
;;;1760           R_VLUE = var32;
;;;1761           var32 = 0;
;;;1762       }else{
;;;1763           var32 = var32 * REG_CorrectionRL;  
000b4c  6af9              LDR      r1,[r7,#0x2c]  ; Correct_Parametet
000b4e  9b00              LDR      r3,[sp,#0]
000b50  4359              MULS     r1,r3,r1
000b52  9100              STR      r1,[sp,#0]
;;;1764            if ((Polar15 & 0x01) == 0x01)		  
000b54  f8951090          LDRB     r1,[r5,#0x90]  ; InFlashSave
000b58  07c9              LSLS     r1,r1,#31
000b5a  d02b              BEQ      |L2.2996|
;;;1765            {
;;;1766                if (var32 < REG_ReadRL_Offset) 
000b5c  6ae1              LDR      r1,[r4,#0x2c]  ; Correct_Strong
000b5e  9b00              LDR      r3,[sp,#0]
000b60  4299              CMP      r1,r3
000b62  d922              BLS      |L2.2986|
;;;1767                {
;;;1768                    var32 = 0;
000b64  f8cd9000          STR      r9,[sp,#0]
000b68  e028              B        |L2.3004|
                  |L2.2922|
000b6a  6979              LDR      r1,[r7,#0x14]         ;1744  ; Correct_Parametet
000b6c  9a00              LDR      r2,[sp,#0]            ;1744
000b6e  4351              MULS     r1,r2,r1              ;1744
000b70  9100              STR      r1,[sp,#0]            ;1744
000b72  f8981003          LDRB     r1,[r8,#3]            ;1745  ; correct_por
000b76  07c9              LSLS     r1,r1,#31             ;1745
000b78  d00b              BEQ      |L2.2962|
000b7a  6961              LDR      r1,[r4,#0x14]         ;1747  ; Correct_Strong
000b7c  9a00              LDR      r2,[sp,#0]            ;1747
000b7e  4291              CMP      r1,r2                 ;1747
000b80  d902              BLS      |L2.2952|
000b82  f8cd9000          STR      r9,[sp,#0]            ;1749
000b86  e008              B        |L2.2970|
                  |L2.2952|
000b88  6961              LDR      r1,[r4,#0x14]         ;1751  ; Correct_Strong
000b8a  9a00              LDR      r2,[sp,#0]            ;1751
000b8c  1a51              SUBS     r1,r2,r1              ;1751
000b8e  9100              STR      r1,[sp,#0]            ;1751
000b90  e003              B        |L2.2970|
                  |L2.2962|
000b92  6961              LDR      r1,[r4,#0x14]         ;1754  ; Correct_Strong
000b94  9a00              LDR      r2,[sp,#0]            ;1754
000b96  4411              ADD      r1,r1,r2              ;1754
000b98  9100              STR      r1,[sp,#0]            ;1754
                  |L2.2970|
000b9a  9900              LDR      r1,[sp,#0]            ;1755
000b9c  0b09              LSRS     r1,r1,#12             ;1755
000b9e  9100              STR      r1,[sp,#0]            ;1755
000ba0  9900              LDR      r1,[sp,#0]            ;1760
000ba2  6371              STR      r1,[r6,#0x34]         ;1760  ; Run_Control
000ba4  f8cd9000          STR      r9,[sp,#0]            ;1756
000ba8  e036              B        |L2.3096|
                  |L2.2986|
;;;1769                }
;;;1770                else var32 = var32 - REG_ReadRL_Offset;
000baa  6ae1              LDR      r1,[r4,#0x2c]  ; Correct_Strong
000bac  9b00              LDR      r3,[sp,#0]
000bae  1a59              SUBS     r1,r3,r1
000bb0  9100              STR      r1,[sp,#0]
000bb2  e003              B        |L2.3004|
                  |L2.2996|
;;;1771            }
;;;1772           else
;;;1773               var32 = var32 + REG_ReadRL_Offset;
000bb4  6ae1              LDR      r1,[r4,#0x2c]  ; Correct_Strong
000bb6  9b00              LDR      r3,[sp,#0]
000bb8  4419              ADD      r1,r1,r3
000bba  9100              STR      r1,[sp,#0]
                  |L2.3004|
;;;1774           var32 = var32 >> 12;
000bbc  9900              LDR      r1,[sp,#0]
000bbe  0b09              LSRS     r1,r1,#12
000bc0  9100              STR      r1,[sp,#0]
;;;1775           if (var32 < 1)
;;;1776           {
;;;1777               var32 = 0;				  //»•¬£
;;;1778           }
;;;1779           R_VLUE = var32;
000bc2  9900              LDR      r1,[sp,#0]
000bc4  6371              STR      r1,[r6,#0x34]  ; Run_Control
;;;1780           if(R_VLUE > 100)
000bc6  6b71              LDR      r1,[r6,#0x34]  ; Run_Control
000bc8  2964              CMP      r1,#0x64
000bca  d923              BLS      |L2.3092|
;;;1781           {
;;;1782               var32 = Rmon_value;
000bcc  8811              LDRH     r1,[r2,#0]  ; Rmon_value
000bce  9100              STR      r1,[sp,#0]
;;;1783               var32 = var32 * REG_CorrectionRH;  
000bd0  6b39              LDR      r1,[r7,#0x30]  ; Correct_Parametet
000bd2  9a00              LDR      r2,[sp,#0]
000bd4  4351              MULS     r1,r2,r1
000bd6  9100              STR      r1,[sp,#0]
;;;1784                if ((Polar16 & 0x01) == 0x01)		  
000bd8  f8951094          LDRB     r1,[r5,#0x94]  ; InFlashSave
000bdc  07c9              LSLS     r1,r1,#31
000bde  d00b              BEQ      |L2.3064|
;;;1785                {
;;;1786                    if (var32 < REG_ReadRH_Offset) 
000be0  6b21              LDR      r1,[r4,#0x30]  ; Correct_Strong
000be2  9a00              LDR      r2,[sp,#0]
000be4  4291              CMP      r1,r2
000be6  d902              BLS      |L2.3054|
;;;1787                    {
;;;1788                        var32 = 0;
000be8  f8cd9000          STR      r9,[sp,#0]
000bec  e008              B        |L2.3072|
                  |L2.3054|
;;;1789                    }
;;;1790                    else var32 = var32 - REG_ReadRH_Offset;
000bee  6b21              LDR      r1,[r4,#0x30]  ; Correct_Strong
000bf0  9a00              LDR      r2,[sp,#0]
000bf2  1a51              SUBS     r1,r2,r1
000bf4  9100              STR      r1,[sp,#0]
000bf6  e003              B        |L2.3072|
                  |L2.3064|
;;;1791                }
;;;1792               else
;;;1793                   var32 = var32 + REG_ReadRH_Offset;
000bf8  6b21              LDR      r1,[r4,#0x30]  ; Correct_Strong
000bfa  9a00              LDR      r2,[sp,#0]
000bfc  4411              ADD      r1,r1,r2
000bfe  9100              STR      r1,[sp,#0]
                  |L2.3072|
;;;1794               var32 = var32 >> 12;
000c00  9900              LDR      r1,[sp,#0]
000c02  0b09              LSRS     r1,r1,#12
000c04  9100              STR      r1,[sp,#0]
;;;1795               if (var32 < 5) var32 = 0;				  //40mV”î–Ç»•¬£
000c06  9900              LDR      r1,[sp,#0]
000c08  2905              CMP      r1,#5
000c0a  d201              BCS      |L2.3088|
000c0c  f8cd9000          STR      r9,[sp,#0]
                  |L2.3088|
;;;1796               R_VLUE = var32;
000c10  9900              LDR      r1,[sp,#0]
000c12  6371              STR      r1,[r6,#0x34]  ; Run_Control
                  |L2.3092|
;;;1797           }
;;;1798           var32 = 0;
000c14  f8cd9000          STR      r9,[sp,#0]
                  |L2.3096|
;;;1799       }
;;;1800   	if(countr == 80)
000c18  88c1              LDRH     r1,[r0,#6]  ; countr
000c1a  2950              CMP      r1,#0x50
000c1c  d03f              BEQ      |L2.3230|
;;;1801   	{
;;;1802   		disrvalue = sumr/80;
;;;1803   		countr = 0;
;;;1804   		sumr = 0;
;;;1805   	}else{
;;;1806   		sumr += R_VLUE;
000c1e  6b72              LDR      r2,[r6,#0x34]  ; Run_Control
000c20  68c3              LDR      r3,[r0,#0xc]  ; sumr
000c22  441a              ADD      r2,r2,r3
000c24  60c2              STR      r2,[r0,#0xc]  ; sumr
;;;1807   		countr++;
000c26  1c49              ADDS     r1,r1,#1
000c28  80c1              STRH     r1,[r0,#6]
                  |L2.3114|
;;;1808   	}
;;;1809   	/*****************************Œ»—πµÁ‘¥≤‚¡øµÁ—π◊™ªª*******************************************/
;;;1810   	var32 = Vmon_value;
000c2a  4bc5              LDR      r3,|L2.3904|
000c2c  8818              LDRH     r0,[r3,#0]  ; Vmon_value
000c2e  9000              STR      r0,[sp,#0]
;;;1811   	var32 = var32 * REG_POWERV;  
000c30  6a38              LDR      r0,[r7,#0x20]  ; Correct_Parametet
000c32  9900              LDR      r1,[sp,#0]
000c34  4348              MULS     r0,r1,r0
000c36  9000              STR      r0,[sp,#0]
;;;1812   // 	if ((Polar5 & 0x01) == 0x01)		  
;;;1813   // 	{
;;;1814   // 		if (var32 < REG_POWERV_Offset) 
;;;1815   // 		{
;;;1816   // 			var32 = 0;
;;;1817   // 		}
;;;1818   // 		else var32 = var32 - REG_POWERV_Offset;
;;;1819   // 	}
;;;1820   // 	else 
;;;1821           var32 = var32 + REG_POWERV_Offset;
000c38  6a20              LDR      r0,[r4,#0x20]  ; Correct_Strong
000c3a  9900              LDR      r1,[sp,#0]
000c3c  4408              ADD      r0,r0,r1
000c3e  9000              STR      r0,[sp,#0]
;;;1822   	var32 = var32 >> 14;
000c40  9800              LDR      r0,[sp,#0]
000c42  0b80              LSRS     r0,r0,#14
000c44  9000              STR      r0,[sp,#0]
;;;1823   	if (var32 < 40) var32 = 0;				  //40mV“‘œ¬«Â¡„
000c46  9800              LDR      r0,[sp,#0]
000c48  2828              CMP      r0,#0x28
000c4a  d201              BCS      |L2.3152|
000c4c  f8cd9000          STR      r9,[sp,#0]
                  |L2.3152|
;;;1824   	POW_Voltage = var32;
000c50  9800              LDR      r0,[sp,#0]
000c52  6270              STR      r0,[r6,#0x24]  ; Run_Control
;;;1825   	DISS_POW_Voltage=POW_Voltage;
000c54  6a70              LDR      r0,[r6,#0x24]  ; Run_Control
000c56  ee000a10          VMOV     s0,r0
000c5a  48ba              LDR      r0,|L2.3908|
000c5c  eef80a40          VCVT.F32.U32 s1,s0
;;;1826   	DISS_POW_Voltage=DISS_POW_Voltage/100;//º∆À„œ‘ æµÁ—π
000c60  ed9f0ab9          VLDR     s0,|L2.3912|
000c64  ee801a80          VDIV.F32 s2,s1,s0
000c68  ed801a00          VSTR     s2,[r0,#0]
;;;1827       if(POW_Voltage >= 1000)
000c6c  6a72              LDR      r2,[r6,#0x24]  ; Run_Control
000c6e  f44f717a          MOV      r1,#0x3e8
000c72  428a              CMP      r2,r1
000c74  d33d              BCC      |L2.3314|
;;;1828       {
;;;1829           var32 = Vmon_value;
000c76  881a              LDRH     r2,[r3,#0]  ; Vmon_value
000c78  9200              STR      r2,[sp,#0]
;;;1830           var32 = var32 * REG_POWERV1;  
000c7a  6bfa              LDR      r2,[r7,#0x3c]  ; Correct_Parametet
000c7c  f8ddc000          LDR      r12,[sp,#0]
000c80  fb02f20c          MUL      r2,r2,r12
000c84  9200              STR      r2,[sp,#0]
;;;1831            if ((Polar12 & 0x01) == 0x01)		  
000c86  f8952084          LDRB     r2,[r5,#0x84]  ; InFlashSave
000c8a  07d2              LSLS     r2,r2,#31
000c8c  d019              BEQ      |L2.3266|
;;;1832            {
;;;1833                if (var32 < REG_POWERV_Offset1) 
000c8e  6be2              LDR      r2,[r4,#0x3c]  ; Correct_Strong
000c90  f8ddc000          LDR      r12,[sp,#0]
000c94  4562              CMP      r2,r12
000c96  d90d              BLS      |L2.3252|
;;;1834                {
;;;1835                    var32 = 0;
000c98  f8cd9000          STR      r9,[sp,#0]
000c9c  e016              B        |L2.3276|
                  |L2.3230|
000c9e  68c1              LDR      r1,[r0,#0xc]          ;1802  ; sumr
000ca0  2250              MOVS     r2,#0x50              ;1802
000ca2  fbb1f1f2          UDIV     r1,r1,r2              ;1802
000ca6  4aa9              LDR      r2,|L2.3916|
000ca8  8011              STRH     r1,[r2,#0]            ;1802
000caa  f8a09006          STRH     r9,[r0,#6]            ;1803
000cae  f8c0900c          STR      r9,[r0,#0xc]          ;1804  ; sumr
000cb2  e7ba              B        |L2.3114|
                  |L2.3252|
;;;1836                }
;;;1837                else var32 = var32 - REG_POWERV_Offset1;
000cb4  6be2              LDR      r2,[r4,#0x3c]  ; Correct_Strong
000cb6  f8ddc000          LDR      r12,[sp,#0]
000cba  ebac0202          SUB      r2,r12,r2
000cbe  9200              STR      r2,[sp,#0]
000cc0  e004              B        |L2.3276|
                  |L2.3266|
;;;1838            }
;;;1839            else 
;;;1840               var32 = var32 + REG_POWERV_Offset1;
000cc2  6be2              LDR      r2,[r4,#0x3c]  ; Correct_Strong
000cc4  f8ddc000          LDR      r12,[sp,#0]
000cc8  4462              ADD      r2,r2,r12
000cca  9200              STR      r2,[sp,#0]
                  |L2.3276|
;;;1841           var32 = var32 >> 14;
000ccc  9a00              LDR      r2,[sp,#0]
000cce  0b92              LSRS     r2,r2,#14
000cd0  9200              STR      r2,[sp,#0]
;;;1842           if (var32 < 40) var32 = 0;				  //40mV”î–Ç»•¬£
000cd2  9a00              LDR      r2,[sp,#0]
000cd4  2a28              CMP      r2,#0x28
000cd6  d201              BCS      |L2.3292|
000cd8  f8cd9000          STR      r9,[sp,#0]
                  |L2.3292|
;;;1843           POW_Voltage = var32;
000cdc  9a00              LDR      r2,[sp,#0]
000cde  6272              STR      r2,[r6,#0x24]  ; Run_Control
;;;1844           DISS_POW_Voltage=POW_Voltage;
000ce0  6a72              LDR      r2,[r6,#0x24]  ; Run_Control
000ce2  ee002a90          VMOV     s1,r2
000ce6  eef80a60          VCVT.F32.U32 s1,s1
;;;1845           DISS_POW_Voltage=DISS_POW_Voltage/100;//›ÜÃ£–î æ÷ß—π
000cea  ee801a80          VDIV.F32 s2,s1,s0
000cee  ed801a00          VSTR     s2,[r0,#0]
                  |L2.3314|
;;;1846       }
;;;1847       if(POW_Voltage >= 3000)
000cf2  f8d6c024          LDR      r12,[r6,#0x24]  ; Run_Control
000cf6  f64032b8          MOV      r2,#0xbb8
000cfa  4594              CMP      r12,r2
000cfc  d332              BCC      |L2.3428|
;;;1848       {
;;;1849           var32 = Vmon_value;
000cfe  881b              LDRH     r3,[r3,#0]  ; Vmon_value
000d00  9300              STR      r3,[sp,#0]
;;;1850           var32 = var32 * REG_POWERV2;  
000d02  6c3b              LDR      r3,[r7,#0x40]  ; Correct_Parametet
000d04  f8ddc000          LDR      r12,[sp,#0]
000d08  fb03f30c          MUL      r3,r3,r12
000d0c  9300              STR      r3,[sp,#0]
;;;1851            if ((Polar13 & 0x01) == 0x01)		  
000d0e  f8953088          LDRB     r3,[r5,#0x88]  ; InFlashSave
000d12  07db              LSLS     r3,r3,#31
000d14  d00e              BEQ      |L2.3380|
;;;1852            {
;;;1853                if (var32 < REG_POWERV_Offset2) 
000d16  6c23              LDR      r3,[r4,#0x40]  ; Correct_Strong
000d18  f8ddc000          LDR      r12,[sp,#0]
000d1c  4563              CMP      r3,r12
000d1e  d902              BLS      |L2.3366|
;;;1854                {
;;;1855                    var32 = 0;
000d20  f8cd9000          STR      r9,[sp,#0]
000d24  e00b              B        |L2.3390|
                  |L2.3366|
;;;1856                }
;;;1857                else var32 = var32 - REG_POWERV_Offset2;
000d26  6c23              LDR      r3,[r4,#0x40]  ; Correct_Strong
000d28  f8ddc000          LDR      r12,[sp,#0]
000d2c  ebac0303          SUB      r3,r12,r3
000d30  9300              STR      r3,[sp,#0]
000d32  e004              B        |L2.3390|
                  |L2.3380|
;;;1858            }
;;;1859            else 
;;;1860               var32 = var32 + REG_POWERV_Offset2;
000d34  6c23              LDR      r3,[r4,#0x40]  ; Correct_Strong
000d36  f8ddc000          LDR      r12,[sp,#0]
000d3a  4463              ADD      r3,r3,r12
000d3c  9300              STR      r3,[sp,#0]
                  |L2.3390|
;;;1861           var32 = var32 >> 14;
000d3e  9b00              LDR      r3,[sp,#0]
000d40  0b9b              LSRS     r3,r3,#14
000d42  9300              STR      r3,[sp,#0]
;;;1862           if (var32 < 40) var32 = 0;				  //40mV”î–Ç»•¬£
000d44  9b00              LDR      r3,[sp,#0]
000d46  2b28              CMP      r3,#0x28
000d48  d201              BCS      |L2.3406|
000d4a  f8cd9000          STR      r9,[sp,#0]
                  |L2.3406|
;;;1863           POW_Voltage = var32;
000d4e  9b00              LDR      r3,[sp,#0]
000d50  6273              STR      r3,[r6,#0x24]  ; Run_Control
;;;1864           DISS_POW_Voltage=POW_Voltage;
000d52  6a73              LDR      r3,[r6,#0x24]  ; Run_Control
000d54  ee003a90          VMOV     s1,r3
000d58  eef80a60          VCVT.F32.U32 s1,s1
;;;1865           DISS_POW_Voltage=DISS_POW_Voltage/100;//›ÜÃ£–î æ÷ß—π
000d5c  ee801a80          VDIV.F32 s2,s1,s0
000d60  ed801a00          VSTR     s2,[r0,#0]
                  |L2.3428|
;;;1866       }
;;;1867   	var32 = 0;
;;;1868   /*****************************Œ»—πµÁ‘¥≤‚¡øµÁ¡˜◊™ªª*******************************************/
;;;1869   	var32 = Imon_value;
000d64  487a              LDR      r0,|L2.3920|
000d66  8803              LDRH     r3,[r0,#0]  ; Imon_value
000d68  9300              STR      r3,[sp,#0]
;;;1870   //	if(flag_CC_MODE==1)
;;;1871   //	{
;;;1872   		var32 = var32 * REG_POWERA;	   
000d6a  69bb              LDR      r3,[r7,#0x18]  ; Correct_Parametet
000d6c  f8ddc000          LDR      r12,[sp,#0]
000d70  fb03f30c          MUL      r3,r3,r12
000d74  9300              STR      r3,[sp,#0]
;;;1873   		if ((Polar4 & 0x01) == 0x01)			   
000d76  f8983004          LDRB     r3,[r8,#4]  ; correct_por
000d7a  07db              LSLS     r3,r3,#31
000d7c  d00e              BEQ      |L2.3484|
;;;1874   		{
;;;1875   			if (var32 < REG_POWERA_Offset) var32 = 0;
000d7e  69a3              LDR      r3,[r4,#0x18]  ; Correct_Strong
000d80  f8ddc000          LDR      r12,[sp,#0]
000d84  4563              CMP      r3,r12
000d86  d902              BLS      |L2.3470|
000d88  f8cd9000          STR      r9,[sp,#0]
000d8c  e00b              B        |L2.3494|
                  |L2.3470|
;;;1876   			else var32 = var32 - REG_POWERA_Offset;
000d8e  69a3              LDR      r3,[r4,#0x18]  ; Correct_Strong
000d90  f8ddc000          LDR      r12,[sp,#0]
000d94  ebac0303          SUB      r3,r12,r3
000d98  9300              STR      r3,[sp,#0]
000d9a  e004              B        |L2.3494|
                  |L2.3484|
;;;1877   		}
;;;1878   		else
;;;1879   		{
;;;1880   			var32 = var32 + REG_POWERA_Offset;
000d9c  69a3              LDR      r3,[r4,#0x18]  ; Correct_Strong
000d9e  f8ddc000          LDR      r12,[sp,#0]
000da2  4463              ADD      r3,r3,r12
000da4  9300              STR      r3,[sp,#0]
                  |L2.3494|
;;;1881   		}	
;;;1882   		var32 = var32 >> 14;
000da6  9b00              LDR      r3,[sp,#0]
000da8  0b9b              LSRS     r3,r3,#14
000daa  9300              STR      r3,[sp,#0]
;;;1883   		Current = var32;;
000dac  9b00              LDR      r3,[sp,#0]
000dae  62f3              STR      r3,[r6,#0x2c]  ; Run_Control
;;;1884   		DISS_POW_Current=Current;
000db0  6af3              LDR      r3,[r6,#0x2c]  ; Run_Control
000db2  ee003a10          VMOV     s0,r3
000db6  4b67              LDR      r3,|L2.3924|
000db8  eef80a40          VCVT.F32.U32 s1,s0
;;;1885   		DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
000dbc  ee800a88          VDIV.F32 s0,s1,s16
000dc0  ed830a00          VSTR     s0,[r3,#0]
;;;1886   		if(DISS_POW_Current > 1)
000dc4  ee10ca10          VMOV     r12,s0
000dc8  45dc              CMP      r12,r11
000dca  dd2c              BLE      |L2.3622|
;;;1887   		{
;;;1888   			var32 = Imon_value;
000dcc  8800              LDRH     r0,[r0,#0]  ; Imon_value
000dce  9000              STR      r0,[sp,#0]
;;;1889   			var32 = var32 * REG_POWERA1;	   
000dd0  6da8              LDR      r0,[r5,#0x58]  ; InFlashSave
000dd2  f8ddc000          LDR      r12,[sp,#0]
000dd6  fb00f00c          MUL      r0,r0,r12
000dda  9000              STR      r0,[sp,#0]
;;;1890   			if ((Polar14 & 0x01) == 0x01)			   
000ddc  f895008c          LDRB     r0,[r5,#0x8c]  ; InFlashSave
000de0  07c0              LSLS     r0,r0,#31
000de2  d00d              BEQ      |L2.3584|
;;;1891   			{
;;;1892   				if (var32 < REG_POWERA_Offset1) var32 = 0;
000de4  6e28              LDR      r0,[r5,#0x60]  ; InFlashSave
000de6  f8ddc000          LDR      r12,[sp,#0]
000dea  4560              CMP      r0,r12
000dec  d902              BLS      |L2.3572|
000dee  f8cd9000          STR      r9,[sp,#0]
000df2  e00a              B        |L2.3594|
                  |L2.3572|
;;;1893   				else var32 = var32 - REG_POWERA_Offset1;
000df4  f8ddc000          LDR      r12,[sp,#0]
000df8  ebac0000          SUB      r0,r12,r0
000dfc  9000              STR      r0,[sp,#0]
000dfe  e004              B        |L2.3594|
                  |L2.3584|
;;;1894   			}
;;;1895   			else
;;;1896   			{
;;;1897   				var32 = var32 + REG_POWERA_Offset1;
000e00  6e28              LDR      r0,[r5,#0x60]  ; InFlashSave
000e02  f8ddc000          LDR      r12,[sp,#0]
000e06  4460              ADD      r0,r0,r12
000e08  9000              STR      r0,[sp,#0]
                  |L2.3594|
;;;1898   			}	
;;;1899   			var32 = var32 >> 14;
000e0a  9800              LDR      r0,[sp,#0]
000e0c  0b80              LSRS     r0,r0,#14
000e0e  9000              STR      r0,[sp,#0]
;;;1900   			Current = var32;;
000e10  9800              LDR      r0,[sp,#0]
000e12  62f0              STR      r0,[r6,#0x2c]  ; Run_Control
;;;1901   			DISS_POW_Current=Current;
000e14  6af0              LDR      r0,[r6,#0x2c]  ; Run_Control
000e16  ee000a10          VMOV     s0,r0
000e1a  eeb80a40          VCVT.F32.U32 s0,s0
;;;1902   			DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
000e1e  eec00a08          VDIV.F32 s1,s0,s16
000e22  edc30a00          VSTR     s1,[r3,#0]
                  |L2.3622|
;;;1903   		}
;;;1904   //	}
;;;1905   //	else
;;;1906   //	{
;;;1907   //		var32 = var32 * CON_POWERA;	   
;;;1908   //		if ((Polar3 & 0x04) == 0x04)			   
;;;1909   //		{
;;;1910   //			if (var32 < CON_POWERA_Offset) var32 = 0;
;;;1911   //			else var32 = var32 - CON_POWERA_Offset;
;;;1912   //		}
;;;1913   //		else
;;;1914   //		{
;;;1915   //			var32 = var32 + CON_POWERA_Offset;
;;;1916   //		}	
;;;1917   //		var32 = var32 >> 14;
;;;1918   //		Current = var32;;
;;;1919   //		DISS_POW_Current=Current;
;;;1920   //		DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
;;;1921   //	}
;;;1922   /**************************Œ»—πµÁ‘¥…Ë÷√µÁ—π◊™ªª******************************************/
;;;1923   //	if(pow_sw == pow_off)
;;;1924   	{
;;;1925   		var32 = SET_Voltage;
000e26  6870              LDR      r0,[r6,#4]  ; Run_Control
000e28  9000              STR      r0,[sp,#0]
;;;1926   		
;;;1927   		if(SET_Voltage < 1000)
000e2a  6873              LDR      r3,[r6,#4]  ; Run_Control
;;;1928   		{
;;;1929   			var32=var32<<14;   
;;;1930   			 if ((Polar5 & 0x04) == 0)			   
;;;1931   			 {
;;;1932   				 if (var32 < SET_POWERV_Offset) var32 = 0;
;;;1933   				 else var32 = var32 - SET_POWERV_Offset;
;;;1934   			 }
;;;1935   			 else 
;;;1936   				var32 = var32 + SET_POWERV_Offset;
;;;1937   			var32 = var32/SET_POWERV;
;;;1938   			var32=var32>>1;
;;;1939   			Contr_Voltage = var32;
000e2c  484a              LDR      r0,|L2.3928|
000e2e  428b              CMP      r3,r1                 ;1927
000e30  d225              BCS      |L2.3710|
000e32  9a00              LDR      r2,[sp,#0]            ;1929
000e34  0392              LSLS     r2,r2,#14             ;1929
000e36  9200              STR      r2,[sp,#0]            ;1929
000e38  f8982005          LDRB     r2,[r8,#5]            ;1930  ; correct_por
000e3c  0752              LSLS     r2,r2,#29             ;1930
000e3e  d40b              BMI      |L2.3672|
000e40  6a62              LDR      r2,[r4,#0x24]         ;1932  ; Correct_Strong
000e42  9b00              LDR      r3,[sp,#0]            ;1932
000e44  429a              CMP      r2,r3                 ;1932
000e46  d902              BLS      |L2.3662|
000e48  f8cd9000          STR      r9,[sp,#0]            ;1932
000e4c  e008              B        |L2.3680|
                  |L2.3662|
000e4e  6a62              LDR      r2,[r4,#0x24]         ;1933  ; Correct_Strong
000e50  9b00              LDR      r3,[sp,#0]            ;1933
000e52  1a9a              SUBS     r2,r3,r2              ;1933
000e54  9200              STR      r2,[sp,#0]            ;1933
000e56  e003              B        |L2.3680|
                  |L2.3672|
000e58  6a62              LDR      r2,[r4,#0x24]         ;1936  ; Correct_Strong
000e5a  9b00              LDR      r3,[sp,#0]            ;1936
000e5c  441a              ADD      r2,r2,r3              ;1936
000e5e  9200              STR      r2,[sp,#0]            ;1936
                  |L2.3680|
000e60  6a7a              LDR      r2,[r7,#0x24]         ;1937  ; Correct_Parametet
000e62  9b00              LDR      r3,[sp,#0]            ;1937
000e64  fbb3f2f2          UDIV     r2,r3,r2              ;1937
000e68  9200              STR      r2,[sp,#0]            ;1937
000e6a  9a00              LDR      r2,[sp,#0]            ;1938
000e6c  0852              LSRS     r2,r2,#1              ;1938
000e6e  9200              STR      r2,[sp,#0]            ;1938
000e70  9a00              LDR      r2,[sp,#0]
000e72  8002              STRH     r2,[r0,#0]
;;;1940   			if(SET_Voltage==0)
000e74  6872              LDR      r2,[r6,#4]  ; Run_Control
000e76  bb6a              CBNZ     r2,|L2.3796|
;;;1941   			{
;;;1942   				Contr_Voltage=0;
000e78  f8a09000          STRH     r9,[r0,#0]
000e7c  e053              B        |L2.3878|
                  |L2.3710|
;;;1943   			}
;;;1944   		}else if(SET_Voltage >= 1000 && SET_Voltage < 3000){
000e7e  6873              LDR      r3,[r6,#4]  ; Run_Control
000e80  428b              CMP      r3,r1
000e82  d328              BCC      |L2.3798|
000e84  6873              LDR      r3,[r6,#4]  ; Run_Control
000e86  4293              CMP      r3,r2
000e88  d225              BCS      |L2.3798|
;;;1945   			var32=var32<<14;   
000e8a  9a00              LDR      r2,[sp,#0]
000e8c  0392              LSLS     r2,r2,#14
000e8e  9200              STR      r2,[sp,#0]
;;;1946   	         if ((Polar12 & 0x04) == 0)			   
000e90  f8952084          LDRB     r2,[r5,#0x84]  ; InFlashSave
000e94  0752              LSLS     r2,r2,#29
000e96  d40b              BMI      |L2.3760|
;;;1947   	         {
;;;1948   	            if (var32 < SET_POWERV_Offset1) var32 = 0;
000e98  6ce2              LDR      r2,[r4,#0x4c]  ; Correct_Strong
000e9a  9b00              LDR      r3,[sp,#0]
000e9c  429a              CMP      r2,r3
000e9e  d902              BLS      |L2.3750|
000ea0  f8cd9000          STR      r9,[sp,#0]
000ea4  e008              B        |L2.3768|
                  |L2.3750|
;;;1949   	             else var32 = var32 - SET_POWERV_Offset1;
000ea6  6ce2              LDR      r2,[r4,#0x4c]  ; Correct_Strong
000ea8  9b00              LDR      r3,[sp,#0]
000eaa  1a9a              SUBS     r2,r3,r2
000eac  9200              STR      r2,[sp,#0]
000eae  e003              B        |L2.3768|
                  |L2.3760|
;;;1950   	         }
;;;1951   	         else 
;;;1952   				var32 = var32 + SET_POWERV_Offset1;
000eb0  6ce2              LDR      r2,[r4,#0x4c]  ; Correct_Strong
000eb2  9b00              LDR      r3,[sp,#0]
000eb4  441a              ADD      r2,r2,r3
000eb6  9200              STR      r2,[sp,#0]
                  |L2.3768|
;;;1953   			var32 = var32/SET_POWERV1;
000eb8  6cfa              LDR      r2,[r7,#0x4c]  ; Correct_Parametet
000eba  9b00              LDR      r3,[sp,#0]
000ebc  fbb3f2f2          UDIV     r2,r3,r2
000ec0  9200              STR      r2,[sp,#0]
;;;1954   			var32=var32>>1;
000ec2  9a00              LDR      r2,[sp,#0]
000ec4  0852              LSRS     r2,r2,#1
000ec6  9200              STR      r2,[sp,#0]
;;;1955   			Contr_Voltage = var32;
000ec8  9a00              LDR      r2,[sp,#0]
000eca  8002              STRH     r2,[r0,#0]
;;;1956   			if(SET_Voltage==0)
000ecc  6872              LDR      r2,[r6,#4]  ; Run_Control
000ece  b90a              CBNZ     r2,|L2.3796|
;;;1957   			{
;;;1958   				Contr_Voltage=0;
000ed0  f8a09000          STRH     r9,[r0,#0]
                  |L2.3796|
000ed4  e027              B        |L2.3878|
                  |L2.3798|
;;;1959   			}
;;;1960   		}else if(SET_Voltage >= 3000){
000ed6  6873              LDR      r3,[r6,#4]  ; Run_Control
000ed8  4293              CMP      r3,r2
000eda  d324              BCC      |L2.3878|
;;;1961   			var32=var32<<14;   
000edc  9a00              LDR      r2,[sp,#0]
000ede  0392              LSLS     r2,r2,#14
000ee0  9200              STR      r2,[sp,#0]
;;;1962   	         if ((Polar13 & 0x04) == 0)			   
000ee2  f8952088          LDRB     r2,[r5,#0x88]  ; InFlashSave
000ee6  0752              LSLS     r2,r2,#29
000ee8  d40b              BMI      |L2.3842|
;;;1963   	         {
;;;1964   	             if (var32 < SET_POWERV_Offset2) var32 = 0;
000eea  6d22              LDR      r2,[r4,#0x50]  ; Correct_Strong
000eec  9b00              LDR      r3,[sp,#0]
000eee  429a              CMP      r2,r3
000ef0  d902              BLS      |L2.3832|
000ef2  f8cd9000          STR      r9,[sp,#0]
000ef6  e008              B        |L2.3850|
                  |L2.3832|
;;;1965   	             else var32 = var32 - SET_POWERV_Offset2;
000ef8  6d22              LDR      r2,[r4,#0x50]  ; Correct_Strong
000efa  9b00              LDR      r3,[sp,#0]
000efc  1a9a              SUBS     r2,r3,r2
000efe  9200              STR      r2,[sp,#0]
000f00  e003              B        |L2.3850|
                  |L2.3842|
;;;1966   	         }
;;;1967   	         else 
;;;1968   				var32 = var32 + SET_POWERV_Offset2;
000f02  6d22              LDR      r2,[r4,#0x50]  ; Correct_Strong
000f04  9b00              LDR      r3,[sp,#0]
000f06  441a              ADD      r2,r2,r3
000f08  9200              STR      r2,[sp,#0]
                  |L2.3850|
;;;1969   			var32 = var32/SET_POWERV2;
000f0a  6d3a              LDR      r2,[r7,#0x50]  ; Correct_Parametet
000f0c  9b00              LDR      r3,[sp,#0]
000f0e  fbb3f2f2          UDIV     r2,r3,r2
000f12  9200              STR      r2,[sp,#0]
;;;1970   			var32=var32>>1;
000f14  9a00              LDR      r2,[sp,#0]
000f16  0852              LSRS     r2,r2,#1
000f18  9200              STR      r2,[sp,#0]
;;;1971   			Contr_Voltage = var32;
000f1a  9a00              LDR      r2,[sp,#0]
000f1c  8002              STRH     r2,[r0,#0]
;;;1972   			if(SET_Voltage==0)
000f1e  6872              LDR      r2,[r6,#4]  ; Run_Control
000f20  b90a              CBNZ     r2,|L2.3878|
;;;1973   			{
;;;1974   				Contr_Voltage=0;
000f22  f8a09000          STRH     r9,[r0,#0]
                  |L2.3878|
;;;1975   			}
;;;1976   		}
;;;1977   		
;;;1978   		var32 = 0;
;;;1979   	}
;;;1980   /**************************Œ»—πµÁ‘¥…Ë÷√µÁ¡˜◊™ªª**************************************/
;;;1981   	var32 = SET_Current;
000f26  68b0              LDR      r0,[r6,#8]  ; Run_Control
000f28  9000              STR      r0,[sp,#0]
;;;1982   	var32=var32<<14;
000f2a  9800              LDR      r0,[sp,#0]
000f2c  0380              LSLS     r0,r0,#14
000f2e  9000              STR      r0,[sp,#0]
;;;1983   	if(SET_Current <= 1000)
000f30  68b0              LDR      r0,[r6,#8]  ; Run_Control
;;;1984   	{
;;;1985   		if ((Polar4 & 0x04) == 0)			   
;;;1986   		{
;;;1987   			if (var32 < SET_POWERA_Offset) var32 = 0;
;;;1988   			else var32 = var32 - SET_POWERA_Offset;
;;;1989   		}
;;;1990   		else var32 = var32 + SET_POWERA_Offset;
;;;1991   		var32 = var32/SET_POWERA;
;;;1992   		var32=var32>>1;
;;;1993   		Contr_Current = var32;
000f32  4a0a              LDR      r2,|L2.3932|
000f34  4288              CMP      r0,r1                 ;1983
000f36  e013              B        |L2.3936|
                  |L2.3896|
                          DCD      Rmon_value
                  |L2.3900|
                          DCD      r_raly
                  |L2.3904|
                          DCD      Vmon_value
                  |L2.3908|
                          DCD      DISS_POW_Voltage
                  |L2.3912|
000f48  42c80000          DCFS     0x42c80000 ; 100
                  |L2.3916|
                          DCD      disrvalue
                  |L2.3920|
                          DCD      Imon_value
                  |L2.3924|
                          DCD      DISS_POW_Current
                  |L2.3928|
                          DCD      Contr_Voltage
                  |L2.3932|
                          DCD      Contr_Current
                  |L2.3936|
000f60  d822              BHI      |L2.4008|
000f62  f8980004          LDRB     r0,[r8,#4]            ;1985  ; correct_por
000f66  0740              LSLS     r0,r0,#29             ;1985
000f68  d40b              BMI      |L2.3970|
000f6a  69e0              LDR      r0,[r4,#0x1c]         ;1987  ; Correct_Strong
000f6c  9900              LDR      r1,[sp,#0]            ;1987
000f6e  4288              CMP      r0,r1                 ;1987
000f70  d902              BLS      |L2.3960|
000f72  f8cd9000          STR      r9,[sp,#0]            ;1987
000f76  e008              B        |L2.3978|
                  |L2.3960|
000f78  69e0              LDR      r0,[r4,#0x1c]         ;1988  ; Correct_Strong
000f7a  9900              LDR      r1,[sp,#0]            ;1988
000f7c  1a08              SUBS     r0,r1,r0              ;1988
000f7e  9000              STR      r0,[sp,#0]            ;1988
000f80  e003              B        |L2.3978|
                  |L2.3970|
000f82  69e0              LDR      r0,[r4,#0x1c]         ;1990  ; Correct_Strong
000f84  9900              LDR      r1,[sp,#0]            ;1990
000f86  4408              ADD      r0,r0,r1              ;1990
000f88  9000              STR      r0,[sp,#0]            ;1990
                  |L2.3978|
000f8a  69f8              LDR      r0,[r7,#0x1c]         ;1991  ; Correct_Parametet
000f8c  9900              LDR      r1,[sp,#0]            ;1991
000f8e  fbb1f0f0          UDIV     r0,r1,r0              ;1991
000f92  9000              STR      r0,[sp,#0]            ;1991
000f94  9800              LDR      r0,[sp,#0]            ;1992
000f96  0840              LSRS     r0,r0,#1              ;1992
000f98  9000              STR      r0,[sp,#0]            ;1992
000f9a  9800              LDR      r0,[sp,#0]
000f9c  8010              STRH     r0,[r2,#0]
;;;1994   		if(SET_Current==0)
000f9e  68b0              LDR      r0,[r6,#8]  ; Run_Control
000fa0  bb18              CBNZ     r0,|L2.4074|
;;;1995   		{
;;;1996   			Contr_Current=0;
000fa2  f8a29000          STRH     r9,[r2,#0]
000fa6  e020              B        |L2.4074|
                  |L2.4008|
;;;1997   		}
;;;1998   	}else{
;;;1999   		if ((Polar14 & 0x04) == 0)			   
000fa8  f895008c          LDRB     r0,[r5,#0x8c]  ; InFlashSave
000fac  0740              LSLS     r0,r0,#29
000fae  d40a              BMI      |L2.4038|
;;;2000   		{
;;;2001   			if (var32 < SET_POWERA_Offset1) var32 = 0;
000fb0  6e68              LDR      r0,[r5,#0x64]  ; InFlashSave
000fb2  9900              LDR      r1,[sp,#0]
000fb4  4288              CMP      r0,r1
000fb6  d902              BLS      |L2.4030|
000fb8  f8cd9000          STR      r9,[sp,#0]
000fbc  e007              B        |L2.4046|
                  |L2.4030|
;;;2002   			else var32 = var32 - SET_POWERA_Offset1;
000fbe  9900              LDR      r1,[sp,#0]
000fc0  1a08              SUBS     r0,r1,r0
000fc2  9000              STR      r0,[sp,#0]
000fc4  e003              B        |L2.4046|
                  |L2.4038|
;;;2003   		}
;;;2004   		else var32 = var32 + SET_POWERA_Offset1;
000fc6  6e68              LDR      r0,[r5,#0x64]  ; InFlashSave
000fc8  9900              LDR      r1,[sp,#0]
000fca  4408              ADD      r0,r0,r1
000fcc  9000              STR      r0,[sp,#0]
                  |L2.4046|
;;;2005   		var32 = var32/SET_POWERA1;
000fce  6de8              LDR      r0,[r5,#0x5c]  ; InFlashSave
000fd0  9900              LDR      r1,[sp,#0]
000fd2  fbb1f0f0          UDIV     r0,r1,r0
000fd6  9000              STR      r0,[sp,#0]
;;;2006   		var32=var32>>1;
000fd8  9800              LDR      r0,[sp,#0]
000fda  0840              LSRS     r0,r0,#1
000fdc  9000              STR      r0,[sp,#0]
;;;2007   		Contr_Current = var32;
000fde  9800              LDR      r0,[sp,#0]
000fe0  8010              STRH     r0,[r2,#0]
;;;2008   		if(SET_Current==0)
000fe2  68b0              LDR      r0,[r6,#8]  ; Run_Control
000fe4  b908              CBNZ     r0,|L2.4074|
;;;2009   		{
;;;2010   			Contr_Current=0;
000fe6  f8a29000          STRH     r9,[r2,#0]
                  |L2.4074|
;;;2011   		}
;;;2012   	}
;;;2013   	
;;;2014   	var32 = 0;
000fea  f8cd9000          STR      r9,[sp,#0]
;;;2015   }
000fee  b001              ADD      sp,sp,#4
000ff0  ecbd8b02          VPOP     {d8}
000ff4  e8bd8ff0          POP      {r4-r11,pc}
;;;2016   /********************************************************************************
                          ENDP


                          AREA ||i.UART_Action||, CODE, READONLY, ALIGN=2

                  UART_Action PROC
;;;47     //===========================MODBUS–≠“È=============================//
;;;48     void UART_Action(void)
000000  e92d4ff0          PUSH     {r4-r11,lr}
;;;49     {//RUT??®≤
000004  b087              SUB      sp,sp,#0x1c
;;;50     	//ADDR  ???  ??????????   ??????????  ?????????   ????????  CRC? CRC?
;;;51     	//????®≤ADDR ??? ???????  ???  ??? ..... CRC?  CRC?
;;;52     	if (g_tModS.RxBuf[0] == ADDR)
000006  f8df83f8          LDR      r8,|L3.1024|
00000a  4dfe              LDR      r5,|L3.1028|
00000c  f8981000          LDRB     r1,[r8,#0]  ; g_tModS
000010  7868              LDRB     r0,[r5,#1]  ; ADDR
;;;53     	{
;;;54     		if (g_tModS.RxBuf[1] == (0x03))	//??3 ???   
;;;55     		{																		 
;;;56     			vu8 i;
;;;57     			vu16 crc_result;
;;;58     			crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;59     			if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )
;;;60     			{
;;;61     				if (g_tModS.RxBuf[3] < 0x07)    								//?????????¶∂?
;;;62     				{
;;;63     					if ((g_tModS.RxBuf[3] + g_tModS.RxBuf[5]) < 0x0F)		//??????????????????¶∂?
;;;64     					{							
;;;65     						UART_Buffer_Send[0] = ADDR;
000012  4bfd              LDR      r3,|L3.1032|
;;;66     						UART_Buffer_Send[1] = 0x03;
;;;67     						UART_Buffer_Send[2] = g_tModS.RxBuf[5]*2;
;;;68     						for (i=0;i<UART_Buffer_Send[2];i++)
;;;69     						{
;;;70     							if ((i % 2) == 0) UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2] >> 8;
;;;71     							else UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2];														
;;;72     						}
;;;73     						crc_result = Hardware_CRC(UART_Buffer_Send,UART_Buffer_Send[2] + 3);
;;;74     						UART_Buffer_Send[3 + UART_Buffer_Send[2]] = crc_result >> 8;
;;;75     						UART_Buffer_Send[4 + UART_Buffer_Send[2]] = crc_result;
;;;76     						Transmit_BUFFERsize = UART_Buffer_Send[2] + 5;
000014  4efd              LDR      r6,|L3.1036|
;;;77     						UART_SEND_flag=1;
000016  4cfe              LDR      r4,|L3.1040|
000018  4ffe              LDR      r7,|L3.1044|
00001a  4281              CMP      r1,r0                 ;52
00001c  d15b              BNE      |L3.214|
00001e  f8980001          LDRB     r0,[r8,#1]            ;54  ; g_tModS
000022  2803              CMP      r0,#3                 ;54
000024  d157              BNE      |L3.214|
000026  f8980007          LDRB     r0,[r8,#7]            ;58  ; g_tModS
00002a  f8981006          LDRB     r1,[r8,#6]            ;58  ; g_tModS
00002e  eb002001          ADD      r0,r0,r1,LSL #8       ;58
000032  9005              STR      r0,[sp,#0x14]         ;58
000034  2106              MOVS     r1,#6                 ;59
000036  4640              MOV      r0,r8                 ;59
000038  f7fffffe          BL       Hardware_CRC
00003c  f8bd1014          LDRH     r1,[sp,#0x14]         ;59
000040  4288              CMP      r0,r1                 ;59
000042  d002              BEQ      |L3.74|
000044  f8bd0014          LDRH     r0,[sp,#0x14]         ;59
000048  bbf0              CBNZ     r0,|L3.200|
                  |L3.74|
00004a  f8980003          LDRB     r0,[r8,#3]            ;61  ; g_tModS
00004e  2807              CMP      r0,#7                 ;61
000050  d241              BCS      |L3.214|
000052  f8981005          LDRB     r1,[r8,#5]            ;63  ; g_tModS
000056  1842              ADDS     r2,r0,r1              ;63
000058  2a0f              CMP      r2,#0xf               ;63
00005a  d23c              BCS      |L3.214|
00005c  786a              LDRB     r2,[r5,#1]            ;65  ; ADDR
00005e  701a              STRB     r2,[r3,#0]            ;65
000060  2203              MOVS     r2,#3                 ;66
000062  705a              STRB     r2,[r3,#1]            ;66
000064  0049              LSLS     r1,r1,#1              ;67
000066  7099              STRB     r1,[r3,#2]            ;67
000068  2100              MOVS     r1,#0                 ;68
00006a  9106              STR      r1,[sp,#0x18]         ;68
00006c  e011              B        |L3.146|
                  |L3.110|
00006e  f89d1018          LDRB     r1,[sp,#0x18]         ;70
000072  07c9              LSLS     r1,r1,#31             ;70
000074  d04a              BEQ      |L3.268|
000076  f89d1018          LDRB     r1,[sp,#0x18]         ;71
00007a  eb000151          ADD      r1,r0,r1,LSR #1       ;71
00007e  f8571021          LDR      r1,[r7,r1,LSL #2]     ;71
000082  f89d2018          LDRB     r2,[sp,#0x18]         ;71
000086  441a              ADD      r2,r2,r3              ;71
000088  70d1              STRB     r1,[r2,#3]            ;71
                  |L3.138|
00008a  f89d1018          LDRB     r1,[sp,#0x18]         ;68
00008e  1c49              ADDS     r1,r1,#1              ;68
000090  9106              STR      r1,[sp,#0x18]         ;68
                  |L3.146|
000092  7899              LDRB     r1,[r3,#2]            ;68  ; UART_Buffer_Send
000094  f89d2018          LDRB     r2,[sp,#0x18]         ;68
000098  4291              CMP      r1,r2                 ;68
00009a  d8e8              BHI      |L3.110|
00009c  7898              LDRB     r0,[r3,#2]            ;73  ; UART_Buffer_Send
00009e  1cc0              ADDS     r0,r0,#3              ;73
0000a0  b2c1              UXTB     r1,r0                 ;73
0000a2  48d9              LDR      r0,|L3.1032|
0000a4  f7fffffe          BL       Hardware_CRC
0000a8  9005              STR      r0,[sp,#0x14]         ;73
0000aa  f8bd0014          LDRH     r0,[sp,#0x14]         ;74
0000ae  7899              LDRB     r1,[r3,#2]            ;74  ; UART_Buffer_Send
0000b0  0a02              LSRS     r2,r0,#8              ;74
0000b2  48d5              LDR      r0,|L3.1032|
0000b4  1cc0              ADDS     r0,r0,#3              ;74
0000b6  540a              STRB     r2,[r1,r0]            ;74
0000b8  f8bd0014          LDRH     r0,[sp,#0x14]         ;75
0000bc  789a              LDRB     r2,[r3,#2]            ;75  ; UART_Buffer_Send
0000be  49d2              LDR      r1,|L3.1032|
0000c0  1d09              ADDS     r1,r1,#4              ;75
0000c2  5450              STRB     r0,[r2,r1]            ;75
0000c4  7898              LDRB     r0,[r3,#2]            ;76  ; UART_Buffer_Send
0000c6  e000              B        |L3.202|
                  |L3.200|
0000c8  e005              B        |L3.214|
                  |L3.202|
0000ca  1d40              ADDS     r0,r0,#5              ;76
0000cc  7030              STRB     r0,[r6,#0]            ;76
0000ce  6820              LDR      r0,[r4,#0]  ; flagA
0000d0  f0400010          ORR      r0,r0,#0x10
0000d4  6020              STR      r0,[r4,#0]  ; flagA
                  |L3.214|
;;;78     					}
;;;79     				}
;;;80     			}	
;;;81     		}
;;;82     	} 
;;;83     //===============================ß’???=================================
;;;84     	if ((g_tModS.RxBuf[0] == 0) || (g_tModS.RxBuf[0] == ADDR) || (g_tModS.RxBuf[0] == ((ADDR-1)/4+100)))	 
0000d6  f8981000          LDRB     r1,[r8,#0]  ; g_tModS
0000da  b161              CBZ      r1,|L3.246|
0000dc  7868              LDRB     r0,[r5,#1]  ; ADDR
0000de  4281              CMP      r1,r0
0000e0  d009              BEQ      |L3.246|
0000e2  7868              LDRB     r0,[r5,#1]  ; ADDR
0000e4  1e40              SUBS     r0,r0,#1
0000e6  17c2              ASRS     r2,r0,#31
0000e8  eb007092          ADD      r0,r0,r2,LSR #30
0000ec  2264              MOVS     r2,#0x64
0000ee  eb0200a0          ADD      r0,r2,r0,ASR #2
0000f2  4288              CMP      r0,r1
0000f4  d179              BNE      |L3.490|
                  |L3.246|
;;;85     	{
;;;86     		vu8 var8;
;;;87     		vu8 a=0;
0000f6  f04f0a00          MOV      r10,#0
0000fa  f8cda014          STR      r10,[sp,#0x14]
;;;88     		vu16 var16;
;;;89     		vu16 crc_result;
;;;90     //=========================????6 ß’?????===========================
;;;91     		if (g_tModS.RxBuf[1] == 6)                                 //???????°¶????6
0000fe  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
;;;92     		{
;;;93     			if (g_tModS.RxBuf[3] < 0x05)							  //????ß’???°¶???ß’?¶∂?
;;;94     			{
;;;95     				crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;96     				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )		  //??CRC
;;;97     				{
;;;98     					var16 = (g_tModS.RxBuf[4] << 8) + g_tModS.RxBuf[5];	//?5 6?????ß’????
;;;99     					var8 = g_tModS.RxBuf[3];	        						//?3 4?????ß’????
;;;100    					Run_Control[var8] = var16;			    //???ß’??????
;;;101    
;;;102    					if (g_tModS.RxBuf[0] == ADDR)							//??????????
;;;103    					{
;;;104    						for (a=0;a<8;a++)
;;;105    						{UART_Buffer_Send[a] = g_tModS.RxBuf[a];}
;;;106    						Transmit_BUFFERsize = 8;						//??????®¨???CRC
000102  f04f0908          MOV      r9,#8
000106  2806              CMP      r0,#6                 ;91
000108  d00c              BEQ      |L3.292|
00010a  e04e              B        |L3.426|
                  |L3.268|
00010c  f89d1018          LDRB     r1,[sp,#0x18]         ;70
000110  eb000151          ADD      r1,r0,r1,LSR #1       ;70
000114  f8571021          LDR      r1,[r7,r1,LSL #2]     ;70
000118  f89d2018          LDRB     r2,[sp,#0x18]         ;70
00011c  0a09              LSRS     r1,r1,#8              ;70
00011e  441a              ADD      r2,r2,r3              ;70
000120  70d1              STRB     r1,[r2,#3]            ;70
000122  e7b2              B        |L3.138|
                  |L3.292|
000124  f8980003          LDRB     r0,[r8,#3]            ;93  ; g_tModS
000128  2805              CMP      r0,#5                 ;93
00012a  d23e              BCS      |L3.426|
00012c  f8980007          LDRB     r0,[r8,#7]            ;95  ; g_tModS
000130  f8981006          LDRB     r1,[r8,#6]            ;95  ; g_tModS
000134  eb002001          ADD      r0,r0,r1,LSL #8       ;95
000138  9003              STR      r0,[sp,#0xc]          ;95
00013a  2106              MOVS     r1,#6                 ;96
00013c  48b0              LDR      r0,|L3.1024|
00013e  f7fffffe          BL       Hardware_CRC
000142  f8bd100c          LDRH     r1,[sp,#0xc]          ;96
000146  4288              CMP      r0,r1                 ;96
000148  d002              BEQ      |L3.336|
00014a  f8bd000c          LDRH     r0,[sp,#0xc]          ;96
00014e  bb60              CBNZ     r0,|L3.426|
                  |L3.336|
000150  f8980005          LDRB     r0,[r8,#5]            ;98  ; g_tModS
000154  f8981004          LDRB     r1,[r8,#4]            ;98  ; g_tModS
000158  eb002001          ADD      r0,r0,r1,LSL #8       ;98
00015c  9004              STR      r0,[sp,#0x10]         ;98
00015e  f8980003          LDRB     r0,[r8,#3]            ;99  ; g_tModS
000162  9006              STR      r0,[sp,#0x18]         ;99
000164  f8bd0010          LDRH     r0,[sp,#0x10]         ;100
000168  f89d1018          LDRB     r1,[sp,#0x18]         ;100
00016c  f8470021          STR      r0,[r7,r1,LSL #2]     ;100
000170  f8980000          LDRB     r0,[r8,#0]            ;102  ; g_tModS
000174  7869              LDRB     r1,[r5,#1]            ;102  ; ADDR
000176  4288              CMP      r0,r1                 ;102
000178  d117              BNE      |L3.426|
00017a  f8cda014          STR      r10,[sp,#0x14]        ;104
00017e  e00a              B        |L3.406|
                  |L3.384|
000180  f89d0014          LDRB     r0,[sp,#0x14]         ;105
000184  f89d1014          LDRB     r1,[sp,#0x14]         ;105
000188  f8180000          LDRB     r0,[r8,r0]            ;105
00018c  5458              STRB     r0,[r3,r1]            ;105
00018e  f89d0014          LDRB     r0,[sp,#0x14]         ;104
000192  1c40              ADDS     r0,r0,#1              ;104
000194  9005              STR      r0,[sp,#0x14]         ;104
                  |L3.406|
000196  f89d0014          LDRB     r0,[sp,#0x14]         ;104
00019a  2808              CMP      r0,#8                 ;104
00019c  d3f0              BCC      |L3.384|
00019e  f8869000          STRB     r9,[r6,#0]
;;;107    						UART_SEND_flag=1;
0001a2  6820              LDR      r0,[r4,#0]  ; flagA
0001a4  f0400010          ORR      r0,r0,#0x10
0001a8  6020              STR      r0,[r4,#0]  ; flagA
                  |L3.426|
;;;108    					}
;;;109    				}
;;;110    			}
;;;111    		}
;;;112    //=======================================??°¶??16®¨lß’???===========================================
;;;113    //???16??:
;;;114    //     ?? ?? ß’??????  ß’?????? ß’????  ß’???? ß’????  ??? ??? ......CRC? CRC?
;;;115    //??????:
;;;116    //     ?? ?? ß’??????  ß’??????  ß’????? ß’?????  CRC?  CRC? 
;;;117    		if (g_tModS.RxBuf[1] == 16)										  
0001aa  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
0001ae  2810              CMP      r0,#0x10
0001b0  d15b              BNE      |L3.618|
;;;118    		{	
;;;119    			if ((g_tModS.RxBuf[6] == 6) && (g_tModS.RxBuf[3] == 0x00))	//??lß’??????
0001b2  f8980006          LDRB     r0,[r8,#6]  ; g_tModS
0001b6  2806              CMP      r0,#6
0001b8  d157              BNE      |L3.618|
0001ba  f8980003          LDRB     r0,[r8,#3]  ; g_tModS
0001be  b9a0              CBNZ     r0,|L3.490|
;;;120    			{
;;;121    				crc_result = (g_tModS.RxBuf[13] << 8) + g_tModS.RxBuf[14];
0001c0  f898100e          LDRB     r1,[r8,#0xe]  ; g_tModS
0001c4  f898000d          LDRB     r0,[r8,#0xd]  ; g_tModS
0001c8  eb012000          ADD      r0,r1,r0,LSL #8
0001cc  9003              STR      r0,[sp,#0xc]
;;;122    				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,13)) ||(crc_result == 0) )	   //??CRC
0001ce  210d              MOVS     r1,#0xd
0001d0  488b              LDR      r0,|L3.1024|
0001d2  f7fffffe          BL       Hardware_CRC
0001d6  f8bd100c          LDRH     r1,[sp,#0xc]
0001da  4288              CMP      r0,r1
0001dc  d002              BEQ      |L3.484|
0001de  f8bd000c          LDRH     r0,[sp,#0xc]
0001e2  b910              CBNZ     r0,|L3.490|
                  |L3.484|
;;;123    				{												
;;;124    					for (var8=0;var8<3;var8++) Run_Control[var8] = (g_tModS.RxBuf[var8*2+7] << 8) + g_tModS.RxBuf[var8*2+8];
0001e4  f8cda018          STR      r10,[sp,#0x18]
0001e8  e014              B        |L3.532|
                  |L3.490|
0001ea  e03e              B        |L3.618|
                  |L3.492|
0001ec  f89d0018          LDRB     r0,[sp,#0x18]
0001f0  f89d1018          LDRB     r1,[sp,#0x18]
0001f4  eb080040          ADD      r0,r8,r0,LSL #1
0001f8  7a00              LDRB     r0,[r0,#8]
0001fa  eb080141          ADD      r1,r8,r1,LSL #1
0001fe  79c9              LDRB     r1,[r1,#7]
000200  eb002001          ADD      r0,r0,r1,LSL #8
000204  f89d1018          LDRB     r1,[sp,#0x18]
000208  f8470021          STR      r0,[r7,r1,LSL #2]
00020c  f89d0018          LDRB     r0,[sp,#0x18]
000210  1c40              ADDS     r0,r0,#1
000212  9006              STR      r0,[sp,#0x18]
                  |L3.532|
000214  f89d0018          LDRB     r0,[sp,#0x18]
000218  2803              CMP      r0,#3
00021a  d3e7              BCC      |L3.492|
;;;125    
;;;126    					if (g_tModS.RxBuf[0] == ADDR)					  //?????????
00021c  f8980000          LDRB     r0,[r8,#0]  ; g_tModS
000220  7869              LDRB     r1,[r5,#1]  ; ADDR
000222  4288              CMP      r0,r1
000224  d121              BNE      |L3.618|
;;;127    					{
;;;128    						UART_Buffer_Send[0] = ADDR;
000226  7868              LDRB     r0,[r5,#1]  ; ADDR
000228  7018              STRB     r0,[r3,#0]
;;;129    						UART_Buffer_Send[1] = 16;
00022a  2010              MOVS     r0,#0x10
00022c  7058              STRB     r0,[r3,#1]
;;;130    						UART_Buffer_Send[2] = g_tModS.RxBuf[2];
00022e  f8980002          LDRB     r0,[r8,#2]  ; g_tModS
000232  7098              STRB     r0,[r3,#2]
;;;131    						UART_Buffer_Send[3] = g_tModS.RxBuf[3];
000234  f8980003          LDRB     r0,[r8,#3]  ; g_tModS
000238  70d8              STRB     r0,[r3,#3]
;;;132    						UART_Buffer_Send[4] = g_tModS.RxBuf[4];
00023a  f8980004          LDRB     r0,[r8,#4]  ; g_tModS
00023e  7118              STRB     r0,[r3,#4]
;;;133    						UART_Buffer_Send[5] = g_tModS.RxBuf[5];
000240  f8980005          LDRB     r0,[r8,#5]  ; g_tModS
000244  7158              STRB     r0,[r3,#5]
;;;134    						crc_result = Hardware_CRC(UART_Buffer_Send,6);	 //??CRC?
000246  2106              MOVS     r1,#6
000248  486f              LDR      r0,|L3.1032|
00024a  f7fffffe          BL       Hardware_CRC
00024e  9003              STR      r0,[sp,#0xc]
;;;135    						UART_Buffer_Send[6] = crc_result>>8;
000250  f8bd000c          LDRH     r0,[sp,#0xc]
000254  0a00              LSRS     r0,r0,#8
000256  7198              STRB     r0,[r3,#6]
;;;136    						UART_Buffer_Send[7] = crc_result;				 
000258  f8bd000c          LDRH     r0,[sp,#0xc]
00025c  71d8              STRB     r0,[r3,#7]
;;;137    						Transmit_BUFFERsize = 8;					     //?????????
00025e  f8869000          STRB     r9,[r6,#0]
;;;138    						UART_SEND_flag=1;
000262  6820              LDR      r0,[r4,#0]  ; flagA
000264  f0400010          ORR      r0,r0,#0x10
000268  6020              STR      r0,[r4,#0]  ; flagA
                  |L3.618|
;;;139    					}
;;;140    				}
;;;141    			}			 
;;;142    		}
;;;143    	}
;;;144    /*************************************???ßµ???**************************************************************************/
;;;145    	if (((g_tModS.RxBuf[0] == 0x01)&&(g_tModS.RxBuf[2] == 0xA5))||(flag_ADJ_ON==1))			   //??ßµ?
00026a  f8980000          LDRB     r0,[r8,#0]  ; g_tModS
00026e  f8dfb1a8          LDR      r11,|L3.1048|
000272  2801              CMP      r0,#1
000274  d103              BNE      |L3.638|
000276  f8980002          LDRB     r0,[r8,#2]  ; g_tModS
00027a  28a5              CMP      r0,#0xa5
00027c  d003              BEQ      |L3.646|
                  |L3.638|
00027e  f89b0000          LDRB     r0,[r11,#0]  ; flagF
000282  0780              LSLS     r0,r0,#30
000284  d57e              BPL      |L3.900|
                  |L3.646|
;;;146    	{ 
;;;147    		if(g_tModS.RxBuf[1] == 0x01)
000286  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
00028a  2801              CMP      r0,#1
00028c  d10f              BNE      |L3.686|
;;;148    		{
;;;149    			flag_ADJ_VL=0;
00028e  f8db1000          LDR      r1,[r11,#0]  ; flagF
000292  f0210104          BIC      r1,r1,#4
000296  f8cb1000          STR      r1,[r11,#0]  ; flagF
;;;150    			Modify_A_READ = Vmon1_value;//????
00029a  4960              LDR      r1,|L3.1052|
00029c  6809              LDR      r1,[r1,#0]  ; Vmon1_value
00029e  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;151    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0002a0  f8981004          LDRB     r1,[r8,#4]  ; g_tModS
0002a4  f8982003          LDRB     r2,[r8,#3]  ; g_tModS
0002a8  eb012102          ADD      r1,r1,r2,LSL #8
0002ac  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
                  |L3.686|
;;;152    		}
;;;153    		if (g_tModS.RxBuf[1] == 0x02)			   //???ßµ???
;;;154    		{
;;;155    			vu32 var16;
;;;156    			vu32 var32a;
;;;157    			vu32 var32b;
;;;158    			
;;;159    			vu32 var16a;
;;;160    			vu32 var32c;
;;;161    			vu32 var32d;
;;;162    			Modify_B_READ =Vmon1_value;//????
;;;163    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
;;;164    			var32a = Modify_B_ACT;
;;;165    			var32a = var32a - Modify_A_ACT;
;;;166    			var32a = var32a << 12;
;;;167    			var16 = Modify_B_READ - Modify_A_READ;
;;;168    			var32a = var32a / var16;
;;;169    			REG_CorrectionV = var32a;
0002ae  f8df9164          LDR      r9,|L3.1044|
;;;170    			var32a=0;
;;;171    			var32a = Modify_B_ACT;
;;;172    			var32a = var32a << 12;
;;;173    			var32b = Modify_B_READ;
;;;174    			var32b = var32b * REG_CorrectionV;
;;;175    			if (var32a < var32b)
;;;176    			{
;;;177    				var32b = var32b - var32a;
;;;178    				REG_ReadV_Offset = var32b;
;;;179    				Polar |= 0x01;
0002b2  4c54              LDR      r4,|L3.1028|
0002b4  f1a909a8          SUB      r9,r9,#0xa8           ;169
0002b8  3428              ADDS     r4,r4,#0x28
;;;180    			}
;;;181    			else 
;;;182    			{
;;;183    				var32a = var32a - var32b;
;;;184    				REG_ReadV_Offset = var32a;
;;;185    				Polar &= ~0x01;
;;;186    			}			
;;;187    			Flash_Write_all();	//??ß’?FLASH
;;;188    			Flag_DAC_OFF=0;
0002ba  4f59              LDR      r7,|L3.1056|
0002bc  f1090654          ADD      r6,r9,#0x54           ;178
0002c0  2802              CMP      r0,#2                 ;153
0002c2  d149              BNE      |L3.856|
0002c4  4855              LDR      r0,|L3.1052|
0002c6  6800              LDR      r0,[r0,#0]            ;162  ; Vmon1_value
0002c8  61e8              STR      r0,[r5,#0x1c]         ;162  ; Modify_B_READ
0002ca  f8980004          LDRB     r0,[r8,#4]            ;163  ; g_tModS
0002ce  f8981003          LDRB     r1,[r8,#3]            ;163  ; g_tModS
0002d2  eb002001          ADD      r0,r0,r1,LSL #8       ;163
0002d6  6268              STR      r0,[r5,#0x24]         ;163  ; Modify_B_ACT
0002d8  6a68              LDR      r0,[r5,#0x24]         ;164  ; Modify_B_ACT
0002da  9005              STR      r0,[sp,#0x14]         ;164
0002dc  9805              LDR      r0,[sp,#0x14]         ;165
0002de  69a9              LDR      r1,[r5,#0x18]         ;165  ; Modify_A_ACT
0002e0  1a40              SUBS     r0,r0,r1              ;165
0002e2  9005              STR      r0,[sp,#0x14]         ;165
0002e4  9805              LDR      r0,[sp,#0x14]         ;166
0002e6  0300              LSLS     r0,r0,#12             ;166
0002e8  9005              STR      r0,[sp,#0x14]         ;166
0002ea  69e8              LDR      r0,[r5,#0x1c]         ;167  ; Modify_B_READ
0002ec  6929              LDR      r1,[r5,#0x10]         ;167  ; Modify_A_READ
0002ee  1a40              SUBS     r0,r0,r1              ;167
0002f0  9006              STR      r0,[sp,#0x18]         ;167
0002f2  e9dd0105          LDRD     r0,r1,[sp,#0x14]      ;168
0002f6  fbb0f0f1          UDIV     r0,r0,r1              ;168
0002fa  9005              STR      r0,[sp,#0x14]         ;168
0002fc  9805              LDR      r0,[sp,#0x14]         ;169
0002fe  f8c90000          STR      r0,[r9,#0]            ;169  ; Correct_Parametet
000302  6a68              LDR      r0,[r5,#0x24]         ;171  ; Modify_B_ACT
000304  9005              STR      r0,[sp,#0x14]         ;171
000306  9805              LDR      r0,[sp,#0x14]         ;172
000308  0300              LSLS     r0,r0,#12             ;172
00030a  9005              STR      r0,[sp,#0x14]         ;172
00030c  69e8              LDR      r0,[r5,#0x1c]         ;173  ; Modify_B_READ
00030e  9004              STR      r0,[sp,#0x10]         ;173
000310  f8d90000          LDR      r0,[r9,#0]            ;174  ; Correct_Parametet
000314  9904              LDR      r1,[sp,#0x10]         ;174
000316  4348              MULS     r0,r1,r0              ;174
000318  9004              STR      r0,[sp,#0x10]         ;174
00031a  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;175
00031e  4288              CMP      r0,r1                 ;175
000320  d20a              BCS      |L3.824|
000322  e9dd0104          LDRD     r0,r1,[sp,#0x10]      ;177
000326  1a40              SUBS     r0,r0,r1              ;177
000328  9004              STR      r0,[sp,#0x10]         ;177
00032a  9804              LDR      r0,[sp,#0x10]         ;178
00032c  6030              STR      r0,[r6,#0]            ;178  ; Correct_Strong
00032e  7820              LDRB     r0,[r4,#0]            ;179  ; correct_por
000330  f0400001          ORR      r0,r0,#1              ;179
000334  7020              STRB     r0,[r4,#0]            ;179
000336  e009              B        |L3.844|
                  |L3.824|
000338  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;183
00033c  1a40              SUBS     r0,r0,r1              ;183
00033e  9005              STR      r0,[sp,#0x14]         ;183
000340  9805              LDR      r0,[sp,#0x14]         ;184
000342  6030              STR      r0,[r6,#0]            ;184  ; Correct_Strong
000344  7820              LDRB     r0,[r4,#0]            ;185  ; correct_por
000346  f0200001          BIC      r0,r0,#1              ;185
00034a  7020              STRB     r0,[r4,#0]            ;185
                  |L3.844|
00034c  f7fffffe          BL       Flash_Write_all
000350  6838              LDR      r0,[r7,#0]  ; flagB
000352  f0200008          BIC      r0,r0,#8
000356  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.856|
;;;189    		}
;;;190    		
;;;191    		
;;;192    /************************************???°§????ßµ?*****************************************************************/
;;;193    		if (g_tModS.RxBuf[1] == 0x03)			   //CC??ßµ?
000358  4641              MOV      r1,r8
00035a  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
;;;194    		{
;;;195    			Modify_A_READ = Imon1_value;//
00035e  f8dfa0c4          LDR      r10,|L3.1060|
;;;196    			Modify_C_READ = Contr_Laod;//
000362  f8df80c4          LDR      r8,|L3.1064|
000366  2803              CMP      r0,#3                 ;193
000368  d110              BNE      |L3.908|
00036a  f8da2000          LDR      r2,[r10,#0]           ;195  ; Imon1_value
00036e  612a              STR      r2,[r5,#0x10]         ;195  ; Modify_A_READ
000370  f8b82000          LDRH     r2,[r8,#0]  ; Contr_Laod
000374  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;197    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000376  790a              LDRB     r2,[r1,#4]  ; g_tModS
000378  78cb              LDRB     r3,[r1,#3]  ; g_tModS
00037a  eb022203          ADD      r2,r2,r3,LSL #8
00037e  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
;;;198    			Flag_DAC_OFF=1;//
000380  683a              LDR      r2,[r7,#0]  ; flagB
000382  e000              B        |L3.902|
                  |L3.900|
000384  e3f4              B        |L3.2928|
                  |L3.902|
000386  f0420208          ORR      r2,r2,#8
00038a  603a              STR      r2,[r7,#0]  ; flagB
                  |L3.908|
;;;199    		}
;;;200    
;;;201    		if (g_tModS.RxBuf[1] == 0x04)			   //
00038c  2804              CMP      r0,#4
00038e  d17d              BNE      |L3.1164|
;;;202    		{
;;;203    			vu32 var16;
;;;204    			vu32 var32a;
;;;205    			vu32 var32b;
;;;206    			
;;;207    			vu32 var16a;
;;;208    			vu32 var32c;
;;;209    			vu32 var32d;
;;;210    			
;;;211    			Modify_B_READ = Imon1_value;
000390  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
000394  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;212    			Modify_D_READ = Contr_Laod;
000396  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
00039a  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;213    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00039c  4818              LDR      r0,|L3.1024|
00039e  7901              LDRB     r1,[r0,#4]  ; g_tModS
0003a0  78c0              LDRB     r0,[r0,#3]  ; g_tModS
0003a2  eb012000          ADD      r0,r1,r0,LSL #8
0003a6  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;214    			
;;;215    			var32a = Modify_B_ACT;
0003a8  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0003aa  9005              STR      r0,[sp,#0x14]
;;;216    			var32a = var32a - Modify_A_ACT;
0003ac  9805              LDR      r0,[sp,#0x14]
0003ae  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0003b0  1a40              SUBS     r0,r0,r1
0003b2  9005              STR      r0,[sp,#0x14]
;;;217    			var32a = var32a << 12;
0003b4  9805              LDR      r0,[sp,#0x14]
0003b6  0300              LSLS     r0,r0,#12
0003b8  9005              STR      r0,[sp,#0x14]
;;;218    			var16 = Modify_B_READ - Modify_A_READ;
0003ba  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0003bc  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
0003be  1a40              SUBS     r0,r0,r1
0003c0  9006              STR      r0,[sp,#0x18]
;;;219    			var32a = var32a / var16;
0003c2  e9dd0105          LDRD     r0,r1,[sp,#0x14]
0003c6  fbb0f0f1          UDIV     r0,r0,r1
0003ca  9005              STR      r0,[sp,#0x14]
;;;220    			REG_Load_A = var32a;
0003cc  9805              LDR      r0,[sp,#0x14]
0003ce  f8c90004          STR      r0,[r9,#4]  ; Correct_Parametet
;;;221    			var32a = Modify_B_ACT;
0003d2  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0003d4  9005              STR      r0,[sp,#0x14]
;;;222    			var32a = var32a << 12;
0003d6  9805              LDR      r0,[sp,#0x14]
0003d8  0300              LSLS     r0,r0,#12
0003da  9005              STR      r0,[sp,#0x14]
;;;223    			var32b = Modify_B_READ;
0003dc  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0003de  9004              STR      r0,[sp,#0x10]
;;;224    			var32b = var32b * REG_Load_A;
0003e0  f8d90004          LDR      r0,[r9,#4]  ; Correct_Parametet
0003e4  9904              LDR      r1,[sp,#0x10]
0003e6  4348              MULS     r0,r1,r0
0003e8  9004              STR      r0,[sp,#0x10]
;;;225    			if (var32a < var32b)
0003ea  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0003ee  4288              CMP      r0,r1
0003f0  d221              BCS      |L3.1078|
;;;226    			{
;;;227    				var32b = var32b - var32a;
0003f2  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0003f6  1a40              SUBS     r0,r0,r1
0003f8  9004              STR      r0,[sp,#0x10]
;;;228    				REG_LoadA_Offset = var32b;
0003fa  9804              LDR      r0,[sp,#0x10]
0003fc  6070              STR      r0,[r6,#4]  ; Correct_Strong
;;;229    				Polar1 |= 0x01;
0003fe  e015              B        |L3.1068|
                  |L3.1024|
                          DCD      g_tModS
                  |L3.1028|
                          DCD      ||.data||
                  |L3.1032|
                          DCD      UART_Buffer_Send
                  |L3.1036|
                          DCD      Transmit_BUFFERsize
                  |L3.1040|
                          DCD      flagA
                  |L3.1044|
                          DCD      ||.bss||+0xa8
                  |L3.1048|
                          DCD      flagF
                  |L3.1052|
                          DCD      Vmon1_value
                  |L3.1056|
                          DCD      flagB
                  |L3.1060|
                          DCD      Imon1_value
                  |L3.1064|
                          DCD      Contr_Laod
                  |L3.1068|
00042c  7860              LDRB     r0,[r4,#1]  ; correct_por
00042e  f0400001          ORR      r0,r0,#1
000432  7060              STRB     r0,[r4,#1]
000434  e009              B        |L3.1098|
                  |L3.1078|
;;;230    			}
;;;231    			else 
;;;232    			{
;;;233    				var32a = var32a - var32b;
000436  e9dd1004          LDRD     r1,r0,[sp,#0x10]
00043a  1a40              SUBS     r0,r0,r1
00043c  9005              STR      r0,[sp,#0x14]
;;;234    				REG_LoadA_Offset = var32a;
00043e  9805              LDR      r0,[sp,#0x14]
000440  6070              STR      r0,[r6,#4]  ; Correct_Strong
;;;235    				Polar1 &= ~0x01;					
000442  7860              LDRB     r0,[r4,#1]  ; correct_por
000444  f0200001          BIC      r0,r0,#1
000448  7060              STRB     r0,[r4,#1]
                  |L3.1098|
;;;236    			}
;;;237    //---------------------------------------------------------------------------------//
;;;238    			var32c = Modify_B_ACT; 
00044a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00044c  9002              STR      r0,[sp,#8]
;;;239    			var32c = var32c - Modify_A_ACT;
00044e  9802              LDR      r0,[sp,#8]
000450  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000452  1a40              SUBS     r0,r0,r1
000454  9002              STR      r0,[sp,#8]
;;;240    			var32c = var32c << 12;
000456  9802              LDR      r0,[sp,#8]
000458  0300              LSLS     r0,r0,#12
00045a  9002              STR      r0,[sp,#8]
;;;241    			var16a=Modify_D_READ-Modify_C_READ;
00045c  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
00045e  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000460  1a40              SUBS     r0,r0,r1
000462  9003              STR      r0,[sp,#0xc]
;;;242    			var16a=var16a*2;
000464  9803              LDR      r0,[sp,#0xc]
000466  0040              LSLS     r0,r0,#1
000468  9003              STR      r0,[sp,#0xc]
;;;243    			var32c=var32c/var16a;
00046a  e9dd0102          LDRD     r0,r1,[sp,#8]
00046e  fbb0f0f1          UDIV     r0,r0,r1
000472  9002              STR      r0,[sp,#8]
;;;244    			SET_LoadA = var32c;
000474  9802              LDR      r0,[sp,#8]
000476  f8c90008          STR      r0,[r9,#8]  ; Correct_Parametet
;;;245    			var32c = Modify_B_ACT;
00047a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00047c  9002              STR      r0,[sp,#8]
;;;246    			var32c = var32c << 12;
00047e  9802              LDR      r0,[sp,#8]
000480  0300              LSLS     r0,r0,#12
000482  9002              STR      r0,[sp,#8]
;;;247    			var32d = SET_LoadA;
000484  f8d90008          LDR      r0,[r9,#8]  ; Correct_Parametet
000488  9001              STR      r0,[sp,#4]
;;;248    			var32d = var32d * (Modify_D_READ*2);
00048a  e000              B        |L3.1166|
                  |L3.1164|
00048c  e023              B        |L3.1238|
                  |L3.1166|
00048e  9801              LDR      r0,[sp,#4]
000490  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000492  4348              MULS     r0,r1,r0
000494  0040              LSLS     r0,r0,#1
000496  9001              STR      r0,[sp,#4]
;;;249    			if (var32c < var32d)
000498  e9dd1001          LDRD     r1,r0,[sp,#4]
00049c  4288              CMP      r0,r1
00049e  d20a              BCS      |L3.1206|
;;;250    			{
;;;251    				var32d = var32d - var32c;
0004a0  e9dd0101          LDRD     r0,r1,[sp,#4]
0004a4  1a40              SUBS     r0,r0,r1
0004a6  9001              STR      r0,[sp,#4]
;;;252    				SET_LoadA_Offset = var32d;
0004a8  9801              LDR      r0,[sp,#4]
0004aa  60b0              STR      r0,[r6,#8]  ; Correct_Strong
;;;253    				Polar1 |= 0x04;
0004ac  7860              LDRB     r0,[r4,#1]  ; correct_por
0004ae  f0400004          ORR      r0,r0,#4
0004b2  7060              STRB     r0,[r4,#1]
0004b4  e009              B        |L3.1226|
                  |L3.1206|
;;;254    			}
;;;255    			else 
;;;256    			{
;;;257    				var32c = var32c - var32d;
0004b6  e9dd1001          LDRD     r1,r0,[sp,#4]
0004ba  1a40              SUBS     r0,r0,r1
0004bc  9002              STR      r0,[sp,#8]
;;;258    				SET_LoadA_Offset = var32c;
0004be  9802              LDR      r0,[sp,#8]
0004c0  60b0              STR      r0,[r6,#8]  ; Correct_Strong
;;;259    				Polar1 &= ~0x04;
0004c2  7860              LDRB     r0,[r4,#1]  ; correct_por
0004c4  f0200004          BIC      r0,r0,#4
0004c8  7060              STRB     r0,[r4,#1]
                  |L3.1226|
;;;260    			}
;;;261    			Flash_Write_all ();	
0004ca  f7fffffe          BL       Flash_Write_all
;;;262    			Flag_DAC_OFF =0;
0004ce  6838              LDR      r0,[r7,#0]  ; flagB
0004d0  f0200008          BIC      r0,r0,#8
0004d4  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1238|
;;;263    		}
;;;264    /*************************************??CV??????ßµ?**************************************************************/
;;;265    		if(g_tModS.RxBuf[1] == 0x05)
0004d6  49fa              LDR      r1,|L3.2240|
0004d8  7848              LDRB     r0,[r1,#1]  ; g_tModS
0004da  2805              CMP      r0,#5
0004dc  d10a              BNE      |L3.1268|
;;;266    		{
;;;267    			Modify_A_READ = Vmon1_value;//????
0004de  4af9              LDR      r2,|L3.2244|
0004e0  6812              LDR      r2,[r2,#0]  ; Vmon1_value
0004e2  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;268    			Modify_C_READ = Contr_Laod;//?????
0004e4  f8b82000          LDRH     r2,[r8,#0]  ; Contr_Laod
0004e8  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;269    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0004ea  790a              LDRB     r2,[r1,#4]  ; g_tModS
0004ec  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0004ee  eb022203          ADD      r2,r2,r3,LSL #8
0004f2  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.1268|
;;;270    		}
;;;271    		if (g_tModS.RxBuf[1] == 0x06)			   //???ßµ???
0004f4  2806              CMP      r0,#6
0004f6  d16a              BNE      |L3.1486|
;;;272    		{
;;;273    			vu32 var16;
;;;274    			vu32 var32a;
;;;275    			vu32 var32b;
;;;276    			
;;;277    			vu32 var16a;
;;;278    			vu32 var32c;
;;;279    			vu32 var32d;
;;;280    			
;;;281    			Modify_B_READ =Vmon1_value;//????
0004f8  48f2              LDR      r0,|L3.2244|
0004fa  6800              LDR      r0,[r0,#0]  ; Vmon1_value
0004fc  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;282    			Modify_D_READ =Contr_Laod;//?????
0004fe  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
000502  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;283    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000504  48ee              LDR      r0,|L3.2240|
000506  7901              LDRB     r1,[r0,#4]  ; g_tModS
000508  78c0              LDRB     r0,[r0,#3]  ; g_tModS
00050a  eb012000          ADD      r0,r1,r0,LSL #8
00050e  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;284    			var32a = Modify_B_ACT;
000510  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000512  9005              STR      r0,[sp,#0x14]
;;;285    			var32a = var32a - Modify_A_ACT;
000514  9805              LDR      r0,[sp,#0x14]
000516  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000518  1a40              SUBS     r0,r0,r1
00051a  9005              STR      r0,[sp,#0x14]
;;;286    			var32a = var32a << 12;
00051c  9805              LDR      r0,[sp,#0x14]
00051e  0300              LSLS     r0,r0,#12
000520  9005              STR      r0,[sp,#0x14]
;;;287    			var16 = Modify_B_READ - Modify_A_READ;
000522  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000524  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000526  1a40              SUBS     r0,r0,r1
000528  9006              STR      r0,[sp,#0x18]
;;;288    			var32a = var32a / var16;
00052a  e9dd0105          LDRD     r0,r1,[sp,#0x14]
00052e  fbb0f0f1          UDIV     r0,r0,r1
;;;289    //			REG_LoadV = var32a;
;;;290    			var32a=0;
;;;291    			var32a = Modify_B_ACT;
000532  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000534  9005              STR      r0,[sp,#0x14]
;;;292    			var32a = var32a << 12;
000536  9805              LDR      r0,[sp,#0x14]
000538  0300              LSLS     r0,r0,#12
00053a  9005              STR      r0,[sp,#0x14]
;;;293    			var32b = Modify_B_READ;
00053c  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00053e  9004              STR      r0,[sp,#0x10]
;;;294    			var32b = var32b * REG_LoadV;
000540  f8d9000c          LDR      r0,[r9,#0xc]  ; Correct_Parametet
000544  9904              LDR      r1,[sp,#0x10]
000546  4348              MULS     r0,r1,r0
000548  9004              STR      r0,[sp,#0x10]
;;;295    //			if (var32a < var32b)
;;;296    //			{
;;;297    //				var32b = var32b - var32a;
;;;298    //				REG_LoadV_Offset = var32b;
;;;299    //				Polar2 |= 0x01;
;;;300    //			}
;;;301    //			else 
;;;302    //			{
;;;303    //				var32a = var32a - var32b;
;;;304    //				REG_LoadV_Offset = var32a;
;;;305    //				Polar2 &= ~0x01;
;;;306    //			}
;;;307    //---------------------------------------------------------------------------------------//			
;;;308    			var32c = Modify_B_ACT; //CV??????ßµ?
00054a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00054c  9002              STR      r0,[sp,#8]
;;;309    			var32c = var32c - Modify_A_ACT;
00054e  9802              LDR      r0,[sp,#8]
000550  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000552  1a40              SUBS     r0,r0,r1
000554  9002              STR      r0,[sp,#8]
;;;310    			var32c = var32c << 12;
000556  9802              LDR      r0,[sp,#8]
000558  0300              LSLS     r0,r0,#12
00055a  9002              STR      r0,[sp,#8]
;;;311    			var16a=Modify_D_READ-Modify_C_READ;
00055c  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
00055e  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000560  1a40              SUBS     r0,r0,r1
000562  9003              STR      r0,[sp,#0xc]
;;;312    			var16a=(var16a*2);
000564  9803              LDR      r0,[sp,#0xc]
000566  0040              LSLS     r0,r0,#1
000568  9003              STR      r0,[sp,#0xc]
;;;313    			var32c=var32c/var16a;
00056a  e9dd0102          LDRD     r0,r1,[sp,#8]
00056e  fbb0f0f1          UDIV     r0,r0,r1
000572  9002              STR      r0,[sp,#8]
;;;314    			SET_LoadV = var32c;
000574  9802              LDR      r0,[sp,#8]
000576  f8c90010          STR      r0,[r9,#0x10]  ; Correct_Parametet
;;;315    			var32c = Modify_B_ACT;
00057a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00057c  9002              STR      r0,[sp,#8]
;;;316    			var32c = var32c << 12;
00057e  9802              LDR      r0,[sp,#8]
000580  0300              LSLS     r0,r0,#12
000582  9002              STR      r0,[sp,#8]
;;;317    			var32d = SET_LoadV;
000584  f8d90010          LDR      r0,[r9,#0x10]  ; Correct_Parametet
000588  9001              STR      r0,[sp,#4]
;;;318    			var32d = var32d * (Modify_D_READ*2);
00058a  9801              LDR      r0,[sp,#4]
00058c  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
00058e  4348              MULS     r0,r1,r0
000590  0040              LSLS     r0,r0,#1
000592  9001              STR      r0,[sp,#4]
;;;319    			if (var32c < var32d)
000594  e9dd1001          LDRD     r1,r0,[sp,#4]
000598  4288              CMP      r0,r1
00059a  d20a              BCS      |L3.1458|
;;;320    			{
;;;321    				var32d = var32d - var32c;
00059c  e9dd0101          LDRD     r0,r1,[sp,#4]
0005a0  1a40              SUBS     r0,r0,r1
0005a2  9001              STR      r0,[sp,#4]
;;;322    				SET_LoadV_Offset = var32d;
0005a4  9801              LDR      r0,[sp,#4]
0005a6  6130              STR      r0,[r6,#0x10]  ; Correct_Strong
;;;323    				Polar2 |= 0x04;
0005a8  78a0              LDRB     r0,[r4,#2]  ; correct_por
0005aa  f0400004          ORR      r0,r0,#4
0005ae  70a0              STRB     r0,[r4,#2]
0005b0  e009              B        |L3.1478|
                  |L3.1458|
;;;324    			}
;;;325    			else 
;;;326    			{
;;;327    				var32c = var32c - var32d;
0005b2  e9dd1001          LDRD     r1,r0,[sp,#4]
0005b6  1a40              SUBS     r0,r0,r1
0005b8  9002              STR      r0,[sp,#8]
;;;328    				SET_LoadV_Offset = var32c;
0005ba  9802              LDR      r0,[sp,#8]
0005bc  6130              STR      r0,[r6,#0x10]  ; Correct_Strong
;;;329    				Polar2 &= ~0x04;
0005be  78a0              LDRB     r0,[r4,#2]  ; correct_por
0005c0  f0200004          BIC      r0,r0,#4
0005c4  70a0              STRB     r0,[r4,#2]
                  |L3.1478|
;;;330    			}
;;;331    //---------------------------------------------------------------------------------------//
;;;332    		  Flash_Write_all();	//??ß’?FLASH
0005c6  f7fffffe          BL       Flash_Write_all
;;;333    			DAC_Flag=0;
0005ca  2000              MOVS     r0,#0
0005cc  7028              STRB     r0,[r5,#0]
                  |L3.1486|
;;;334    		}
;;;335    		
;;;336    		if(g_tModS.RxBuf[1] == 0x30)
0005ce  49bc              LDR      r1,|L3.2240|
0005d0  7848              LDRB     r0,[r1,#1]  ; g_tModS
0005d2  2830              CMP      r0,#0x30
0005d4  d10a              BNE      |L3.1516|
;;;337    		{
;;;338    			Modify_A_READ = Vmon1_value;//????
0005d6  4abb              LDR      r2,|L3.2244|
0005d8  6812              LDR      r2,[r2,#0]  ; Vmon1_value
0005da  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;339    			Modify_C_READ = Contr_Laod;//?????
0005dc  f8b82000          LDRH     r2,[r8,#0]  ; Contr_Laod
0005e0  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;340    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0005e2  790a              LDRB     r2,[r1,#4]  ; g_tModS
0005e4  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0005e6  eb022203          ADD      r2,r2,r3,LSL #8
0005ea  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.1516|
;;;341    		}
;;;342    		if (g_tModS.RxBuf[1] == 0x31)			   //???ßµ???
0005ec  2831              CMP      r0,#0x31
0005ee  d16e              BNE      |L3.1742|
;;;343    		{
;;;344    			vu32 var16;
;;;345    			vu32 var32a;
;;;346    			vu32 var32b;
;;;347    			
;;;348    			vu32 var16a;
;;;349    			vu32 var32c;
;;;350    			vu32 var32d;
;;;351    			
;;;352    			Modify_B_READ =Vmon1_value;//????
0005f0  48b4              LDR      r0,|L3.2244|
0005f2  6800              LDR      r0,[r0,#0]  ; Vmon1_value
0005f4  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;353    			Modify_D_READ =Contr_Laod;//?????
0005f6  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
0005fa  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;354    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0005fc  48b0              LDR      r0,|L3.2240|
0005fe  7901              LDRB     r1,[r0,#4]  ; g_tModS
000600  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000602  eb012000          ADD      r0,r1,r0,LSL #8
000606  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;355    			var32a = Modify_B_ACT;
000608  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00060a  9005              STR      r0,[sp,#0x14]
;;;356    			var32a = var32a - Modify_A_ACT;
00060c  9805              LDR      r0,[sp,#0x14]
00060e  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000610  1a40              SUBS     r0,r0,r1
000612  9005              STR      r0,[sp,#0x14]
;;;357    			var32a = var32a << 12;
000614  9805              LDR      r0,[sp,#0x14]
000616  0300              LSLS     r0,r0,#12
000618  9005              STR      r0,[sp,#0x14]
;;;358    			var16 = Modify_B_READ - Modify_A_READ;
00061a  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00061c  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
00061e  1a40              SUBS     r0,r0,r1
000620  9006              STR      r0,[sp,#0x18]
;;;359    			var32a = var32a / var16;
000622  e9dd0105          LDRD     r0,r1,[sp,#0x14]
000626  fbb0f0f1          UDIV     r0,r0,r1
;;;360    //			REG_LoadV = var32a;
;;;361    			var32a=0;
;;;362    			var32a = Modify_B_ACT;
00062a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00062c  9005              STR      r0,[sp,#0x14]
;;;363    			var32a = var32a << 12;
00062e  9805              LDR      r0,[sp,#0x14]
000630  0300              LSLS     r0,r0,#12
000632  9005              STR      r0,[sp,#0x14]
;;;364    			var32b = Modify_B_READ;
000634  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000636  9004              STR      r0,[sp,#0x10]
;;;365    			var32b = var32b * REG_LoadV;
000638  f8d9000c          LDR      r0,[r9,#0xc]  ; Correct_Parametet
00063c  9904              LDR      r1,[sp,#0x10]
00063e  4348              MULS     r0,r1,r0
000640  9004              STR      r0,[sp,#0x10]
;;;366    //			if (var32a < var32b)
;;;367    //			{
;;;368    //				var32b = var32b - var32a;
;;;369    //				REG_LoadV_Offset = var32b;
;;;370    //				Polar2 |= 0x01;
;;;371    //			}
;;;372    //			else 
;;;373    //			{
;;;374    //				var32a = var32a - var32b;
;;;375    //				REG_LoadV_Offset = var32a;
;;;376    //				Polar2 &= ~0x01;
;;;377    //			}
;;;378    //---------------------------------------------------------------------------------------//			
;;;379    			var32c = Modify_B_ACT; //CV??????ßµ?
000642  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000644  9002              STR      r0,[sp,#8]
;;;380    			var32c = var32c - Modify_A_ACT;
000646  9902              LDR      r1,[sp,#8]
000648  69a8              LDR      r0,[r5,#0x18]  ; Modify_A_ACT
00064a  1a08              SUBS     r0,r1,r0
00064c  9002              STR      r0,[sp,#8]
;;;381    			var32c = var32c << 12;
00064e  9802              LDR      r0,[sp,#8]
000650  0300              LSLS     r0,r0,#12
000652  9002              STR      r0,[sp,#8]
;;;382    			var16a=Modify_D_READ-Modify_C_READ;
000654  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000656  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000658  1a40              SUBS     r0,r0,r1
00065a  9003              STR      r0,[sp,#0xc]
;;;383    			var16a=(var16a*2);
00065c  9803              LDR      r0,[sp,#0xc]
00065e  0040              LSLS     r0,r0,#1
000660  9003              STR      r0,[sp,#0xc]
;;;384    			var32c=var32c/var16a;
000662  e9dd0102          LDRD     r0,r1,[sp,#8]
000666  fbb0f0f1          UDIV     r0,r0,r1
00066a  9002              STR      r0,[sp,#8]
;;;385    			SET_LoadV1 = var32c;
00066c  4996              LDR      r1,|L3.2248|
00066e  9802              LDR      r0,[sp,#8]
000670  f8c10098          STR      r0,[r1,#0x98]  ; InFlashSave
;;;386    			var32c = Modify_B_ACT;
000674  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
000676  9202              STR      r2,[sp,#8]
;;;387    			var32c = var32c << 12;
000678  9a02              LDR      r2,[sp,#8]
00067a  0312              LSLS     r2,r2,#12
00067c  9202              STR      r2,[sp,#8]
;;;388    			var32d = SET_LoadV1;
00067e  9001              STR      r0,[sp,#4]
;;;389    			var32d = var32d * (Modify_D_READ*2);
000680  9801              LDR      r0,[sp,#4]
000682  6a2a              LDR      r2,[r5,#0x20]  ; Modify_D_READ
000684  4350              MULS     r0,r2,r0
000686  0040              LSLS     r0,r0,#1
000688  9001              STR      r0,[sp,#4]
;;;390    			if (var32c < var32d)
00068a  e9dd2001          LDRD     r2,r0,[sp,#4]
00068e  4290              CMP      r0,r2
000690  d20b              BCS      |L3.1706|
;;;391    			{
;;;392    				var32d = var32d - var32c;
000692  e9dd0201          LDRD     r0,r2,[sp,#4]
000696  1a80              SUBS     r0,r0,r2
000698  9001              STR      r0,[sp,#4]
;;;393    				SET_LoadV_Offset1 = var32d;
00069a  9801              LDR      r0,[sp,#4]
00069c  f8c1009c          STR      r0,[r1,#0x9c]  ; InFlashSave
;;;394    				Polar6 |= 0x04;
0006a0  6ec8              LDR      r0,[r1,#0x6c]  ; InFlashSave
0006a2  f0400004          ORR      r0,r0,#4
0006a6  66c8              STR      r0,[r1,#0x6c]  ; InFlashSave
0006a8  e00a              B        |L3.1728|
                  |L3.1706|
;;;395    			}
;;;396    			else 
;;;397    			{
;;;398    				var32c = var32c - var32d;
0006aa  e9dd2001          LDRD     r2,r0,[sp,#4]
0006ae  1a80              SUBS     r0,r0,r2
0006b0  9002              STR      r0,[sp,#8]
;;;399    				SET_LoadV_Offset1 = var32c;
0006b2  9802              LDR      r0,[sp,#8]
0006b4  f8c1009c          STR      r0,[r1,#0x9c]  ; InFlashSave
;;;400    				Polar6 &= ~0x04;
0006b8  6ec8              LDR      r0,[r1,#0x6c]  ; InFlashSave
0006ba  f0200004          BIC      r0,r0,#4
0006be  66c8              STR      r0,[r1,#0x6c]  ; InFlashSave
                  |L3.1728|
;;;401    			}
;;;402    //---------------------------------------------------------------------------------------//
;;;403    		  Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
0006c0  4a81              LDR      r2,|L3.2248|
0006c2  2128              MOVS     r1,#0x28
0006c4  4881              LDR      r0,|L3.2252|
0006c6  f7fffffe          BL       Flash_Write32BitDatas
;;;404    			DAC_Flag=0;
0006ca  2000              MOVS     r0,#0
0006cc  7028              STRB     r0,[r5,#0]
                  |L3.1742|
;;;405    		}
;;;406    /*************************************??ßµ?**************************************************************************/
;;;407    		if(g_tModS.RxBuf[1] == 0x07||flag_ADJ_VL==1)
0006ce  497c              LDR      r1,|L3.2240|
;;;408    		{
;;;409    			Modify_A_READ = Rmon_value;//????
0006d0  4a7f              LDR      r2,|L3.2256|
0006d2  7848              LDRB     r0,[r1,#1]            ;407  ; g_tModS
0006d4  2807              CMP      r0,#7                 ;407
0006d6  d003              BEQ      |L3.1760|
0006d8  f89b3000          LDRB     r3,[r11,#0]           ;407  ; flagF
0006dc  075b              LSLS     r3,r3,#29             ;407
0006de  d507              BPL      |L3.1776|
                  |L3.1760|
0006e0  8813              LDRH     r3,[r2,#0]  ; Rmon_value
0006e2  612b              STR      r3,[r5,#0x10]  ; Modify_A_READ
;;;410    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0006e4  790b              LDRB     r3,[r1,#4]  ; g_tModS
0006e6  f891c003          LDRB     r12,[r1,#3]  ; g_tModS
0006ea  eb03230c          ADD      r3,r3,r12,LSL #8
0006ee  61ab              STR      r3,[r5,#0x18]  ; Modify_A_ACT
                  |L3.1776|
;;;411    		}
;;;412    		if (g_tModS.RxBuf[1] == 0x08||flag_ADJ_VH==1)			   //???ßµ???
0006f0  2808              CMP      r0,#8
0006f2  d003              BEQ      |L3.1788|
0006f4  f89b0000          LDRB     r0,[r11,#0]  ; flagF
0006f8  0700              LSLS     r0,r0,#28
0006fa  d57d              BPL      |L3.2040|
                  |L3.1788|
;;;413    		{
;;;414    			vu16 var16;
;;;415    			vu32 var32a;
;;;416    			vu32 var32b;
;;;417    			
;;;418    			vu16 var16a;
;;;419    			vu32 var32c;
;;;420    			vu32 var32d;
;;;421    			Modify_B_READ =Rmon_value;//????
0006fc  8810              LDRH     r0,[r2,#0]  ; Rmon_value
0006fe  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;422    			flag_OverV=1;
000700  4974              LDR      r1,|L3.2260|
000702  6808              LDR      r0,[r1,#0]  ; flagG
000704  f0400002          ORR      r0,r0,#2
000708  6008              STR      r0,[r1,#0]  ; flagG
;;;423    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
00070a  496d              LDR      r1,|L3.2240|
00070c  790a              LDRB     r2,[r1,#4]  ; g_tModS
00070e  78c9              LDRB     r1,[r1,#3]  ; g_tModS
000710  eb022101          ADD      r1,r2,r1,LSL #8
000714  6269              STR      r1,[r5,#0x24]  ; Modify_B_ACT
;;;424    			if(flag_OverV==1)//??????ß’?????ßµ???ß’?FLASH
000716  0780              LSLS     r0,r0,#30
000718  d575              BPL      |L3.2054|
;;;425    			{
;;;426    				var32a = Modify_B_ACT;
00071a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00071c  9005              STR      r0,[sp,#0x14]
;;;427    				var32a = var32a - Modify_A_ACT;
00071e  9805              LDR      r0,[sp,#0x14]
000720  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000722  1a40              SUBS     r0,r0,r1
000724  9005              STR      r0,[sp,#0x14]
;;;428    				var32a = var32a << 12;
000726  9805              LDR      r0,[sp,#0x14]
000728  0300              LSLS     r0,r0,#12
00072a  9005              STR      r0,[sp,#0x14]
;;;429    				var16 = Modify_B_READ - Modify_A_READ;
00072c  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00072e  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000730  1a40              SUBS     r0,r0,r1
000732  9006              STR      r0,[sp,#0x18]
;;;430    				var32a = var32a / var16;
000734  f8bd0018          LDRH     r0,[sp,#0x18]
000738  9905              LDR      r1,[sp,#0x14]
00073a  fbb1f0f0          UDIV     r0,r1,r0
00073e  9005              STR      r0,[sp,#0x14]
;;;431                    if(r_raly == 1)
000740  4865              LDR      r0,|L3.2264|
000742  7800              LDRB     r0,[r0,#0]  ; r_raly
000744  2801              CMP      r0,#1
000746  d01d              BEQ      |L3.1924|
;;;432                    {
;;;433                        REG_CorrectionR = var32a;
;;;434                        var32a=0;
;;;435                        var32a = Modify_B_ACT;
;;;436                        var32a = var32a << 12;
;;;437                        var32b = Modify_B_READ;
;;;438                        var32b = var32b * REG_CorrectionR;
;;;439                        if (var32a < var32b)
;;;440                        {
;;;441                            var32b = var32b - var32a;
;;;442                            REG_ReadR_Offset = var32b;
;;;443                            Polar3 |= 0x01;
;;;444                        }
;;;445                        else 
;;;446                        {
;;;447                            var32a = var32a - var32b;
;;;448                            REG_ReadR_Offset = var32a;
;;;449                            Polar3 &= ~0x01;
;;;450                        }
;;;451                    }else{
;;;452                        REG_CorrectionRL = var32a;
000748  9805              LDR      r0,[sp,#0x14]
00074a  f8c9002c          STR      r0,[r9,#0x2c]  ; Correct_Parametet
;;;453                        var32a=0;
;;;454                        var32a = Modify_B_ACT;
00074e  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000750  9005              STR      r0,[sp,#0x14]
;;;455                        var32a = var32a << 12;
000752  9805              LDR      r0,[sp,#0x14]
000754  0300              LSLS     r0,r0,#12
000756  9005              STR      r0,[sp,#0x14]
;;;456                        var32b = Modify_B_READ;
000758  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00075a  9004              STR      r0,[sp,#0x10]
;;;457                        var32b = var32b * REG_CorrectionRL;
00075c  f8d9002c          LDR      r0,[r9,#0x2c]  ; Correct_Parametet
000760  9904              LDR      r1,[sp,#0x10]
000762  4348              MULS     r0,r1,r0
000764  9004              STR      r0,[sp,#0x10]
;;;458                        if (var32a < var32b)
000766  e9dd1004          LDRD     r1,r0,[sp,#0x10]
00076a  4288              CMP      r0,r1
00076c  d233              BCS      |L3.2006|
;;;459                        {
;;;460                            var32b = var32b - var32a;
00076e  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000772  1a40              SUBS     r0,r0,r1
000774  9004              STR      r0,[sp,#0x10]
;;;461                            REG_ReadRL_Offset = var32b;
000776  9804              LDR      r0,[sp,#0x10]
000778  62f0              STR      r0,[r6,#0x2c]  ; Correct_Strong
;;;462                            Polar3 |= 0x01;
00077a  78e0              LDRB     r0,[r4,#3]  ; correct_por
00077c  f0400001          ORR      r0,r0,#1
000780  70e0              STRB     r0,[r4,#3]
000782  e032              B        |L3.2026|
                  |L3.1924|
000784  9805              LDR      r0,[sp,#0x14]         ;433
000786  f8c90014          STR      r0,[r9,#0x14]         ;433  ; Correct_Parametet
00078a  6a68              LDR      r0,[r5,#0x24]         ;435  ; Modify_B_ACT
00078c  9005              STR      r0,[sp,#0x14]         ;435
00078e  9805              LDR      r0,[sp,#0x14]         ;436
000790  0300              LSLS     r0,r0,#12             ;436
000792  9005              STR      r0,[sp,#0x14]         ;436
000794  69e8              LDR      r0,[r5,#0x1c]         ;437  ; Modify_B_READ
000796  9004              STR      r0,[sp,#0x10]         ;437
000798  f8d90014          LDR      r0,[r9,#0x14]         ;438  ; Correct_Parametet
00079c  9904              LDR      r1,[sp,#0x10]         ;438
00079e  4348              MULS     r0,r1,r0              ;438
0007a0  9004              STR      r0,[sp,#0x10]         ;438
0007a2  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;439
0007a6  4288              CMP      r0,r1                 ;439
0007a8  d20a              BCS      |L3.1984|
0007aa  e9dd0104          LDRD     r0,r1,[sp,#0x10]      ;441
0007ae  1a40              SUBS     r0,r0,r1              ;441
0007b0  9004              STR      r0,[sp,#0x10]         ;441
0007b2  9804              LDR      r0,[sp,#0x10]         ;442
0007b4  6170              STR      r0,[r6,#0x14]         ;442  ; Correct_Strong
0007b6  78e0              LDRB     r0,[r4,#3]            ;443  ; correct_por
0007b8  f0400001          ORR      r0,r0,#1              ;443
0007bc  70e0              STRB     r0,[r4,#3]            ;443
0007be  e014              B        |L3.2026|
                  |L3.1984|
0007c0  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;447
0007c4  1a40              SUBS     r0,r0,r1              ;447
0007c6  9005              STR      r0,[sp,#0x14]         ;447
0007c8  9805              LDR      r0,[sp,#0x14]         ;448
0007ca  6170              STR      r0,[r6,#0x14]         ;448  ; Correct_Strong
0007cc  78e0              LDRB     r0,[r4,#3]            ;449  ; correct_por
0007ce  f0200001          BIC      r0,r0,#1              ;449
0007d2  70e0              STRB     r0,[r4,#3]            ;449
0007d4  e009              B        |L3.2026|
                  |L3.2006|
;;;463                        }
;;;464                        else 
;;;465                        {
;;;466                            var32a = var32a - var32b;
0007d6  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0007da  1a40              SUBS     r0,r0,r1
0007dc  9005              STR      r0,[sp,#0x14]
;;;467                            REG_ReadR_Offset = var32a;
0007de  9805              LDR      r0,[sp,#0x14]
0007e0  6170              STR      r0,[r6,#0x14]  ; Correct_Strong
;;;468                            Polar3 &= ~0x01;
0007e2  78e0              LDRB     r0,[r4,#3]  ; correct_por
0007e4  f0200001          BIC      r0,r0,#1
0007e8  70e0              STRB     r0,[r4,#3]
                  |L3.2026|
;;;469                        }
;;;470                    }
;;;471    	//---------------------------------------------------------------------------------------//
;;;472    				Flash_Write_all();	//??ß’?FLASH
0007ea  f7fffffe          BL       Flash_Write_all
;;;473    				flag_OverV=0;
0007ee  4839              LDR      r0,|L3.2260|
0007f0  6801              LDR      r1,[r0,#0]  ; flagG
0007f2  f0210102          BIC      r1,r1,#2
0007f6  e001              B        |L3.2044|
                  |L3.2040|
0007f8  e00b              B        |L3.2066|
0007fa  e004              B        |L3.2054|
                  |L3.2044|
0007fc  6001              STR      r1,[r0,#0]  ; flagG
;;;474    				Flag_DAC_OFF=0;
0007fe  6838              LDR      r0,[r7,#0]  ; flagB
000800  f0200008          BIC      r0,r0,#8
000804  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2054|
;;;475    			}
;;;476    			flag_ADJ_VH=0;//????¶À??????
000806  f8db0000          LDR      r0,[r11,#0]  ; flagF
00080a  f0200008          BIC      r0,r0,#8
00080e  f8cb0000          STR      r0,[r11,#0]  ; flagF
                  |L3.2066|
;;;477    		}		
;;;478    /*******************************??CC???°§????ßµ?******************************************/	
;;;479    		if (g_tModS.RxBuf[1] == 0x09||flag_ADJ_ALCC==1)			   //?°§?ßµ?
000812  492b              LDR      r1,|L3.2240|
000814  7848              LDRB     r0,[r1,#1]  ; g_tModS
000816  2809              CMP      r0,#9
000818  d003              BEQ      |L3.2082|
00081a  f89b2000          LDRB     r2,[r11,#0]  ; flagF
00081e  06d2              LSLS     r2,r2,#27
000820  d50a              BPL      |L3.2104|
                  |L3.2082|
;;;480    		{
;;;481    			Modify_A_READ = Imon_value;//??°§
000822  4a2e              LDR      r2,|L3.2268|
000824  8812              LDRH     r2,[r2,#0]  ; Imon_value
000826  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;482    			Modify_C_READ = Contr_Current;//???°§
000828  4a2d              LDR      r2,|L3.2272|
00082a  8812              LDRH     r2,[r2,#0]  ; Contr_Current
00082c  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;483    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00082e  790a              LDRB     r2,[r1,#4]  ; g_tModS
000830  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000832  eb022203          ADD      r2,r2,r3,LSL #8
000836  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.2104|
;;;484    		}
;;;485    
;;;486    		if (g_tModS.RxBuf[1] == 0x0A||flag_ADJ_AHCC==1)			   //?°§?ßµ???
000838  280a              CMP      r0,#0xa
00083a  d003              BEQ      |L3.2116|
00083c  f89b0000          LDRB     r0,[r11,#0]  ; flagF
000840  0680              LSLS     r0,r0,#26
000842  d57c              BPL      |L3.2366|
                  |L3.2116|
;;;487    		{
;;;488    			vu16 var16;
;;;489    			vu32 var32a;
;;;490    			vu32 var32b;
;;;491    			
;;;492    			vu16 var16a;
;;;493    			vu32 var32c;
;;;494    			vu32 var32d;
;;;495    			
;;;496    			Modify_D_READ = Contr_Current;
000844  4826              LDR      r0,|L3.2272|
000846  8800              LDRH     r0,[r0,#0]  ; Contr_Current
000848  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;497    			Modify_B_READ = Imon_value;
00084a  4824              LDR      r0,|L3.2268|
00084c  8800              LDRH     r0,[r0,#0]  ; Imon_value
00084e  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;498    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000850  481b              LDR      r0,|L3.2240|
000852  7901              LDRB     r1,[r0,#4]  ; g_tModS
000854  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000856  eb012000          ADD      r0,r1,r0,LSL #8
00085a  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;499    			var32a = Modify_B_ACT;
00085c  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00085e  9005              STR      r0,[sp,#0x14]
;;;500    			var32a = var32a - Modify_A_ACT;
000860  9805              LDR      r0,[sp,#0x14]
000862  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000864  1a40              SUBS     r0,r0,r1
000866  9005              STR      r0,[sp,#0x14]
;;;501    			var32a = var32a << 14;
000868  9805              LDR      r0,[sp,#0x14]
00086a  0380              LSLS     r0,r0,#14
00086c  9005              STR      r0,[sp,#0x14]
;;;502    			var16 = Modify_B_READ - Modify_A_READ;
00086e  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000870  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000872  1a40              SUBS     r0,r0,r1
000874  9006              STR      r0,[sp,#0x18]
;;;503    			var32a = var32a / var16;
000876  f8bd1018          LDRH     r1,[sp,#0x18]
00087a  9805              LDR      r0,[sp,#0x14]
00087c  fbb0f0f1          UDIV     r0,r0,r1
000880  9005              STR      r0,[sp,#0x14]
;;;504    			REG_POWERA = var32a;
000882  9805              LDR      r0,[sp,#0x14]
000884  f8c90018          STR      r0,[r9,#0x18]  ; Correct_Parametet
;;;505    			var32a = Modify_B_ACT;
000888  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00088a  9005              STR      r0,[sp,#0x14]
;;;506    			var32a = var32a << 14;
00088c  9805              LDR      r0,[sp,#0x14]
00088e  0380              LSLS     r0,r0,#14
000890  9005              STR      r0,[sp,#0x14]
;;;507    			var32b = Modify_B_READ;
000892  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000894  9004              STR      r0,[sp,#0x10]
;;;508    			var32b = var32b * REG_POWERA;
000896  f8d90018          LDR      r0,[r9,#0x18]  ; Correct_Parametet
00089a  9904              LDR      r1,[sp,#0x10]
00089c  4348              MULS     r0,r1,r0
00089e  9004              STR      r0,[sp,#0x10]
;;;509    			if (var32a < var32b)
0008a0  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0008a4  4288              CMP      r0,r1
0008a6  d21d              BCS      |L3.2276|
;;;510    			{
;;;511    				var32b = var32b - var32a;
0008a8  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0008ac  1a40              SUBS     r0,r0,r1
0008ae  9004              STR      r0,[sp,#0x10]
;;;512    				REG_POWERA_Offset = var32b;
0008b0  9804              LDR      r0,[sp,#0x10]
0008b2  61b0              STR      r0,[r6,#0x18]  ; Correct_Strong
;;;513    				Polar4 |= 0x01;
0008b4  7920              LDRB     r0,[r4,#4]  ; correct_por
0008b6  f0400001          ORR      r0,r0,#1
0008ba  7120              STRB     r0,[r4,#4]
0008bc  e01c              B        |L3.2296|
0008be  0000              DCW      0x0000
                  |L3.2240|
                          DCD      g_tModS
                  |L3.2244|
                          DCD      Vmon1_value
                  |L3.2248|
                          DCD      InFlashSave
                  |L3.2252|
                          DCD      0x080e0000
                  |L3.2256|
                          DCD      Rmon_value
                  |L3.2260|
                          DCD      flagG
                  |L3.2264|
                          DCD      r_raly
                  |L3.2268|
                          DCD      Imon_value
                  |L3.2272|
                          DCD      Contr_Current
                  |L3.2276|
;;;514    			}
;;;515    			else 
;;;516    			{
;;;517    				var32a = var32a - var32b;
0008e4  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0008e8  1a40              SUBS     r0,r0,r1
0008ea  9005              STR      r0,[sp,#0x14]
;;;518    				REG_POWERA_Offset = var32a;
0008ec  9805              LDR      r0,[sp,#0x14]
0008ee  61b0              STR      r0,[r6,#0x18]  ; Correct_Strong
;;;519    				Polar4 &= ~0x01;					//?°§????°Í?ßµ???
0008f0  7920              LDRB     r0,[r4,#4]  ; correct_por
0008f2  f0200001          BIC      r0,r0,#1
0008f6  7120              STRB     r0,[r4,#4]
                  |L3.2296|
;;;520    			}
;;;521    	//---------------------------------------------------------------------------------//
;;;522    			var32c = Modify_B_ACT; //???°§ßµ?
0008f8  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0008fa  9002              STR      r0,[sp,#8]
;;;523    			var32c = var32c - Modify_A_ACT;
0008fc  9802              LDR      r0,[sp,#8]
0008fe  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000900  1a40              SUBS     r0,r0,r1
000902  9002              STR      r0,[sp,#8]
;;;524    			var32c = var32c << 14;
000904  9802              LDR      r0,[sp,#8]
000906  0380              LSLS     r0,r0,#14
000908  9002              STR      r0,[sp,#8]
;;;525    			var16a=Modify_D_READ-Modify_C_READ;
00090a  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
00090c  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
00090e  1a40              SUBS     r0,r0,r1
000910  9003              STR      r0,[sp,#0xc]
;;;526    			var16a=var16a*2;
000912  f8bd100c          LDRH     r1,[sp,#0xc]
000916  f64f70ff          MOV      r0,#0xffff
00091a  ea000041          AND      r0,r0,r1,LSL #1
00091e  9003              STR      r0,[sp,#0xc]
;;;527    			var32c=var32c/var16a;
000920  f8bd100c          LDRH     r1,[sp,#0xc]
000924  9802              LDR      r0,[sp,#8]
000926  fbb0f0f1          UDIV     r0,r0,r1
00092a  9002              STR      r0,[sp,#8]
;;;528    			SET_POWERA = var32c;
00092c  9802              LDR      r0,[sp,#8]
00092e  f8c9001c          STR      r0,[r9,#0x1c]  ; Correct_Parametet
;;;529    			var32c = Modify_B_ACT;
000932  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000934  9002              STR      r0,[sp,#8]
;;;530    			var32c = var32c << 14;
000936  9802              LDR      r0,[sp,#8]
000938  0380              LSLS     r0,r0,#14
00093a  9002              STR      r0,[sp,#8]
;;;531    			var32d = SET_POWERA;
00093c  e000              B        |L3.2368|
                  |L3.2366|
00093e  e026              B        |L3.2446|
                  |L3.2368|
000940  f8d9001c          LDR      r0,[r9,#0x1c]  ; Correct_Parametet
000944  9001              STR      r0,[sp,#4]
;;;532    			var32d = var32d * (Modify_D_READ*2);
000946  9801              LDR      r0,[sp,#4]
000948  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
00094a  4348              MULS     r0,r1,r0
00094c  0040              LSLS     r0,r0,#1
00094e  9001              STR      r0,[sp,#4]
;;;533    			if (var32c < var32d)
000950  e9dd1001          LDRD     r1,r0,[sp,#4]
000954  4288              CMP      r0,r1
000956  d20a              BCS      |L3.2414|
;;;534    			{
;;;535    				var32d = var32d - var32c;
000958  e9dd0101          LDRD     r0,r1,[sp,#4]
00095c  1a40              SUBS     r0,r0,r1
00095e  9001              STR      r0,[sp,#4]
;;;536    				SET_POWERA_Offset = var32d;
000960  9801              LDR      r0,[sp,#4]
000962  61f0              STR      r0,[r6,#0x1c]  ; Correct_Strong
;;;537    				Polar4 |= 0x04;
000964  7920              LDRB     r0,[r4,#4]  ; correct_por
000966  f0400004          ORR      r0,r0,#4
00096a  7120              STRB     r0,[r4,#4]
00096c  e009              B        |L3.2434|
                  |L3.2414|
;;;538    			}
;;;539    			else 
;;;540    			{
;;;541    				var32c = var32c - var32d;
00096e  e9dd1001          LDRD     r1,r0,[sp,#4]
000972  1a40              SUBS     r0,r0,r1
000974  9002              STR      r0,[sp,#8]
;;;542    				SET_POWERA_Offset = var32c;
000976  9802              LDR      r0,[sp,#8]
000978  61f0              STR      r0,[r6,#0x1c]  ; Correct_Strong
;;;543    				Polar4 &= ~0x04;
00097a  7920              LDRB     r0,[r4,#4]  ; correct_por
00097c  f0200004          BIC      r0,r0,#4
000980  7120              STRB     r0,[r4,#4]
                  |L3.2434|
;;;544    			}
;;;545    			Flash_Write_all ();	
000982  f7fffffe          BL       Flash_Write_all
;;;546    			Flag_DAC_OFF=0;
000986  6838              LDR      r0,[r7,#0]  ; flagB
000988  f0200008          BIC      r0,r0,#8
00098c  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2446|
;;;547    		}
;;;548    /*******************************????????ßµ?******************************************/	
;;;549    		if (g_tModS.RxBuf[1] == 0x0B)			   //?°§?ßµ?
00098e  49fe              LDR      r1,|L3.3464|
000990  7848              LDRB     r0,[r1,#1]  ; g_tModS
000992  280b              CMP      r0,#0xb
000994  d10a              BNE      |L3.2476|
;;;550    		{
;;;551    			Modify_A_READ = Vmon_value;//??d
000996  4afd              LDR      r2,|L3.3468|
000998  8812              LDRH     r2,[r2,#0]  ; Vmon_value
00099a  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;552    			Modify_C_READ = Contr_Voltage;//???d
00099c  4afc              LDR      r2,|L3.3472|
00099e  8812              LDRH     r2,[r2,#0]  ; Contr_Voltage
0009a0  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;553    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0009a2  790a              LDRB     r2,[r1,#4]  ; g_tModS
0009a4  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0009a6  eb022203          ADD      r2,r2,r3,LSL #8
0009aa  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.2476|
;;;554    		}
;;;555    
;;;556    		if (g_tModS.RxBuf[1] == 0x0C)			   //?°§?ßµ???
0009ac  280c              CMP      r0,#0xc
0009ae  d17c              BNE      |L3.2730|
;;;557    		{
;;;558    			vu16 var16;
;;;559    			vu32 var32a;
;;;560    			vu32 var32b;
;;;561    			
;;;562    			vu16 var16a;
;;;563    			vu32 var32c;
;;;564    			vu32 var32d;
;;;565    			
;;;566    			Modify_D_READ = Contr_Voltage;
0009b0  48f7              LDR      r0,|L3.3472|
0009b2  8800              LDRH     r0,[r0,#0]  ; Contr_Voltage
0009b4  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;567    			Modify_B_READ = Vmon_value;
0009b6  48f5              LDR      r0,|L3.3468|
0009b8  8800              LDRH     r0,[r0,#0]  ; Vmon_value
0009ba  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;568    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0009bc  48f2              LDR      r0,|L3.3464|
0009be  7901              LDRB     r1,[r0,#4]  ; g_tModS
0009c0  78c0              LDRB     r0,[r0,#3]  ; g_tModS
0009c2  eb012000          ADD      r0,r1,r0,LSL #8
0009c6  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;569    			var32a = Modify_B_ACT;
0009c8  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0009ca  9005              STR      r0,[sp,#0x14]
;;;570    			var32a = var32a - Modify_A_ACT;
0009cc  9805              LDR      r0,[sp,#0x14]
0009ce  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0009d0  1a40              SUBS     r0,r0,r1
0009d2  9005              STR      r0,[sp,#0x14]
;;;571    			var32a = var32a << 14;
0009d4  9805              LDR      r0,[sp,#0x14]
0009d6  0380              LSLS     r0,r0,#14
0009d8  9005              STR      r0,[sp,#0x14]
;;;572    			var16 = Modify_B_READ - Modify_A_READ;
0009da  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0009dc  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
0009de  1a40              SUBS     r0,r0,r1
0009e0  9006              STR      r0,[sp,#0x18]
;;;573    			var32a = var32a / var16;
0009e2  f8bd1018          LDRH     r1,[sp,#0x18]
0009e6  9805              LDR      r0,[sp,#0x14]
0009e8  fbb0f0f1          UDIV     r0,r0,r1
0009ec  9005              STR      r0,[sp,#0x14]
;;;574    			REG_POWERV = var32a;
0009ee  9805              LDR      r0,[sp,#0x14]
0009f0  f8c90020          STR      r0,[r9,#0x20]  ; Correct_Parametet
;;;575    			var32a = Modify_B_ACT;
0009f4  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0009f6  9005              STR      r0,[sp,#0x14]
;;;576    			var32a = var32a << 14;
0009f8  9805              LDR      r0,[sp,#0x14]
0009fa  0380              LSLS     r0,r0,#14
0009fc  9005              STR      r0,[sp,#0x14]
;;;577    			var32b = Modify_B_READ;
0009fe  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000a00  9004              STR      r0,[sp,#0x10]
;;;578    			var32b = var32b * REG_POWERV;
000a02  f8d90020          LDR      r0,[r9,#0x20]  ; Correct_Parametet
000a06  9904              LDR      r1,[sp,#0x10]
000a08  4348              MULS     r0,r1,r0
000a0a  9004              STR      r0,[sp,#0x10]
;;;579    			if (var32a < var32b)
000a0c  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000a10  4288              CMP      r0,r1
000a12  d20a              BCS      |L3.2602|
;;;580    			{
;;;581    				var32b = var32b - var32a;
000a14  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000a18  1a40              SUBS     r0,r0,r1
000a1a  9004              STR      r0,[sp,#0x10]
;;;582    				REG_POWERV_Offset = var32b;
000a1c  9804              LDR      r0,[sp,#0x10]
000a1e  6230              STR      r0,[r6,#0x20]  ; Correct_Strong
;;;583    				Polar5 |= 0x01;
000a20  7960              LDRB     r0,[r4,#5]  ; correct_por
000a22  f0400001          ORR      r0,r0,#1
000a26  7160              STRB     r0,[r4,#5]
000a28  e009              B        |L3.2622|
                  |L3.2602|
;;;584    			}
;;;585    			else 
;;;586    			{
;;;587    				var32a = var32a - var32b;
000a2a  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000a2e  1a40              SUBS     r0,r0,r1
000a30  9005              STR      r0,[sp,#0x14]
;;;588    				REG_POWERV_Offset = var32a;
000a32  9805              LDR      r0,[sp,#0x14]
000a34  6230              STR      r0,[r6,#0x20]  ; Correct_Strong
;;;589    				Polar5 &= ~0x01;					
000a36  7960              LDRB     r0,[r4,#5]  ; correct_por
000a38  f0200001          BIC      r0,r0,#1
000a3c  7160              STRB     r0,[r4,#5]
                  |L3.2622|
;;;590    			}
;;;591    	//---------------------------------------------------------------------------------//
;;;592    			var32c = Modify_B_ACT; //????ßµ?
000a3e  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000a40  9002              STR      r0,[sp,#8]
;;;593    			var32c = var32c - Modify_A_ACT;
000a42  9802              LDR      r0,[sp,#8]
000a44  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000a46  1a40              SUBS     r0,r0,r1
000a48  9002              STR      r0,[sp,#8]
;;;594    			var32c = var32c << 14;
000a4a  9802              LDR      r0,[sp,#8]
000a4c  0380              LSLS     r0,r0,#14
000a4e  9002              STR      r0,[sp,#8]
;;;595    			var16a=Modify_D_READ-Modify_C_READ;
000a50  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000a52  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000a54  1a40              SUBS     r0,r0,r1
000a56  9003              STR      r0,[sp,#0xc]
;;;596    			var16a=var16a*2;
000a58  f8bd100c          LDRH     r1,[sp,#0xc]
000a5c  f64f70ff          MOV      r0,#0xffff
000a60  ea000041          AND      r0,r0,r1,LSL #1
000a64  9003              STR      r0,[sp,#0xc]
;;;597    			var32c=var32c/var16a;
000a66  f8bd100c          LDRH     r1,[sp,#0xc]
000a6a  9802              LDR      r0,[sp,#8]
000a6c  fbb0f0f1          UDIV     r0,r0,r1
000a70  9002              STR      r0,[sp,#8]
;;;598    			SET_POWERV = var32c;
000a72  9802              LDR      r0,[sp,#8]
000a74  f8c90024          STR      r0,[r9,#0x24]  ; Correct_Parametet
;;;599    			var32c = Modify_B_ACT;
000a78  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000a7a  9002              STR      r0,[sp,#8]
;;;600    			var32c = var32c << 14;
000a7c  9802              LDR      r0,[sp,#8]
000a7e  0380              LSLS     r0,r0,#14
000a80  9002              STR      r0,[sp,#8]
;;;601    			var32d = SET_POWERV;
000a82  f8d90024          LDR      r0,[r9,#0x24]  ; Correct_Parametet
000a86  9001              STR      r0,[sp,#4]
;;;602    			var32d = var32d * (Modify_D_READ*2);
000a88  9801              LDR      r0,[sp,#4]
000a8a  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000a8c  4348              MULS     r0,r1,r0
000a8e  0040              LSLS     r0,r0,#1
000a90  9001              STR      r0,[sp,#4]
;;;603    			if (var32c < var32d)
000a92  e9dd1001          LDRD     r1,r0,[sp,#4]
000a96  4288              CMP      r0,r1
000a98  d20c              BCS      |L3.2740|
;;;604    			{
;;;605    				var32d = var32d - var32c;
000a9a  e9dd0101          LDRD     r0,r1,[sp,#4]
000a9e  1a40              SUBS     r0,r0,r1
000aa0  9001              STR      r0,[sp,#4]
;;;606    				SET_POWERV_Offset = var32d;
000aa2  9801              LDR      r0,[sp,#4]
000aa4  6270              STR      r0,[r6,#0x24]  ; Correct_Strong
;;;607    				Polar5 |= 0x04;
000aa6  7960              LDRB     r0,[r4,#5]  ; correct_por
000aa8  e000              B        |L3.2732|
                  |L3.2730|
000aaa  e013              B        |L3.2772|
                  |L3.2732|
000aac  f0400004          ORR      r0,r0,#4
000ab0  7160              STRB     r0,[r4,#5]
000ab2  e009              B        |L3.2760|
                  |L3.2740|
;;;608    			}
;;;609    			else 
;;;610    			{
;;;611    				var32c = var32c - var32d;
000ab4  e9dd1001          LDRD     r1,r0,[sp,#4]
000ab8  1a40              SUBS     r0,r0,r1
000aba  9002              STR      r0,[sp,#8]
;;;612    				SET_POWERV_Offset = var32c;
000abc  9802              LDR      r0,[sp,#8]
000abe  6270              STR      r0,[r6,#0x24]  ; Correct_Strong
;;;613    				Polar5 &= ~0x04;
000ac0  7960              LDRB     r0,[r4,#5]  ; correct_por
000ac2  f0200004          BIC      r0,r0,#4
000ac6  7160              STRB     r0,[r4,#5]
                  |L3.2760|
;;;614    			}
;;;615    			Flash_Write_all ();	
000ac8  f7fffffe          BL       Flash_Write_all
;;;616    			Flag_DAC_OFF=0;
000acc  6838              LDR      r0,[r7,#0]  ; flagB
000ace  f0200008          BIC      r0,r0,#8
000ad2  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2772|
;;;617    		}
;;;618    /*******************************????????ßµ?******************************************/	
;;;619    		if (g_tModS.RxBuf[1] == 0x22)			   //?°§?ßµ?
000ad4  49ac              LDR      r1,|L3.3464|
000ad6  7848              LDRB     r0,[r1,#1]  ; g_tModS
000ad8  2822              CMP      r0,#0x22
000ada  d10a              BNE      |L3.2802|
;;;620    		{
;;;621    			Modify_A_READ = Vmon_value;//??d
000adc  4aab              LDR      r2,|L3.3468|
000ade  8812              LDRH     r2,[r2,#0]  ; Vmon_value
000ae0  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;622    			Modify_C_READ = Contr_Voltage;//???d
000ae2  4aab              LDR      r2,|L3.3472|
000ae4  8812              LDRH     r2,[r2,#0]  ; Contr_Voltage
000ae6  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;623    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000ae8  790a              LDRB     r2,[r1,#4]  ; g_tModS
000aea  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000aec  eb022203          ADD      r2,r2,r3,LSL #8
000af0  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.2802|
;;;624    		}
;;;625    
;;;626    		if (g_tModS.RxBuf[1] == 0x23)			   //?°§?ßµ???
000af2  2823              CMP      r0,#0x23
000af4  d17d              BNE      |L3.3058|
;;;627    		{
;;;628    			vu16 var16;
;;;629    			vu32 var32a;
;;;630    			vu32 var32b;
;;;631    			
;;;632    			vu16 var16a;
;;;633    			vu32 var32c;
;;;634    			vu32 var32d;
;;;635    			
;;;636    			Modify_D_READ = Contr_Voltage;
000af6  48a6              LDR      r0,|L3.3472|
000af8  8800              LDRH     r0,[r0,#0]  ; Contr_Voltage
000afa  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;637    			Modify_B_READ = Vmon_value;
000afc  48a3              LDR      r0,|L3.3468|
000afe  8800              LDRH     r0,[r0,#0]  ; Vmon_value
000b00  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;638    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000b02  48a1              LDR      r0,|L3.3464|
000b04  7901              LDRB     r1,[r0,#4]  ; g_tModS
000b06  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000b08  eb012000          ADD      r0,r1,r0,LSL #8
000b0c  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;639    			var32a = Modify_B_ACT;
000b0e  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000b10  9005              STR      r0,[sp,#0x14]
;;;640    			var32a = var32a - Modify_A_ACT;
000b12  9905              LDR      r1,[sp,#0x14]
000b14  69a8              LDR      r0,[r5,#0x18]  ; Modify_A_ACT
000b16  1a08              SUBS     r0,r1,r0
000b18  9005              STR      r0,[sp,#0x14]
;;;641    			var32a = var32a << 14;
000b1a  9805              LDR      r0,[sp,#0x14]
000b1c  0380              LSLS     r0,r0,#14
000b1e  9005              STR      r0,[sp,#0x14]
;;;642    			var16 = Modify_B_READ - Modify_A_READ;
000b20  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000b22  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000b24  1a40              SUBS     r0,r0,r1
000b26  9006              STR      r0,[sp,#0x18]
;;;643    			var32a = var32a / var16;
000b28  f8bd1018          LDRH     r1,[sp,#0x18]
000b2c  9805              LDR      r0,[sp,#0x14]
000b2e  fbb0f0f1          UDIV     r0,r0,r1
000b32  9005              STR      r0,[sp,#0x14]
;;;644    			REG_POWERV1 = var32a;
000b34  9805              LDR      r0,[sp,#0x14]
000b36  f8c9003c          STR      r0,[r9,#0x3c]  ; Correct_Parametet
;;;645    			var32a = Modify_B_ACT;
000b3a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000b3c  9005              STR      r0,[sp,#0x14]
;;;646    			var32a = var32a << 14;
000b3e  9805              LDR      r0,[sp,#0x14]
000b40  0380              LSLS     r0,r0,#14
000b42  9005              STR      r0,[sp,#0x14]
;;;647    			var32b = Modify_B_READ;
000b44  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000b46  9004              STR      r0,[sp,#0x10]
;;;648    			var32b = var32b * REG_POWERV1;
000b48  f8d9003c          LDR      r0,[r9,#0x3c]  ; Correct_Parametet
000b4c  9904              LDR      r1,[sp,#0x10]
000b4e  4348              MULS     r0,r1,r0
000b50  9004              STR      r0,[sp,#0x10]
;;;649    			if (var32a < var32b)
000b52  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000b56  4288              CMP      r0,r1
000b58  d20b              BCS      |L3.2930|
;;;650    			{
;;;651    				var32b = var32b - var32a;
000b5a  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000b5e  1a08              SUBS     r0,r1,r0
000b60  9004              STR      r0,[sp,#0x10]
;;;652    				REG_POWERV_Offset1 = var32b;
000b62  9804              LDR      r0,[sp,#0x10]
000b64  63f0              STR      r0,[r6,#0x3c]  ; Correct_Strong
;;;653    				Polar5 |= 0x01;
000b66  7960              LDRB     r0,[r4,#5]  ; correct_por
000b68  f0400001          ORR      r0,r0,#1
000b6c  7160              STRB     r0,[r4,#5]
000b6e  e00a              B        |L3.2950|
                  |L3.2928|
000b70  e3fe              B        |L3.4976|
                  |L3.2930|
;;;654    			}
;;;655    			else 
;;;656    			{
;;;657    				var32a = var32a - var32b;
000b72  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000b76  1a08              SUBS     r0,r1,r0
000b78  9005              STR      r0,[sp,#0x14]
;;;658    				REG_POWERV_Offset1 = var32a;
000b7a  9805              LDR      r0,[sp,#0x14]
000b7c  63f0              STR      r0,[r6,#0x3c]  ; Correct_Strong
;;;659    				Polar5 &= ~0x01;					
000b7e  7960              LDRB     r0,[r4,#5]  ; correct_por
000b80  f0200001          BIC      r0,r0,#1
000b84  7160              STRB     r0,[r4,#5]
                  |L3.2950|
;;;660    			}
;;;661    	//---------------------------------------------------------------------------------//
;;;662    			var32c = Modify_B_ACT; //????ßµ?
000b86  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000b88  9002              STR      r0,[sp,#8]
;;;663    			var32c = var32c - Modify_A_ACT;
000b8a  9802              LDR      r0,[sp,#8]
000b8c  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000b8e  1a40              SUBS     r0,r0,r1
000b90  9002              STR      r0,[sp,#8]
;;;664    			var32c = var32c << 14;
000b92  9802              LDR      r0,[sp,#8]
000b94  0380              LSLS     r0,r0,#14
000b96  9002              STR      r0,[sp,#8]
;;;665    			var16a=Modify_D_READ-Modify_C_READ;
000b98  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000b9a  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000b9c  1a40              SUBS     r0,r0,r1
000b9e  9003              STR      r0,[sp,#0xc]
;;;666    			var16a=var16a*2;
000ba0  f8bd100c          LDRH     r1,[sp,#0xc]
000ba4  f64f70ff          MOV      r0,#0xffff
000ba8  ea000041          AND      r0,r0,r1,LSL #1
000bac  9003              STR      r0,[sp,#0xc]
;;;667    			var32c=var32c/var16a;
000bae  f8bd100c          LDRH     r1,[sp,#0xc]
000bb2  9802              LDR      r0,[sp,#8]
000bb4  fbb0f0f1          UDIV     r0,r0,r1
000bb8  9002              STR      r0,[sp,#8]
;;;668    			SET_POWERV1 = var32c;
000bba  9802              LDR      r0,[sp,#8]
000bbc  f8c9004c          STR      r0,[r9,#0x4c]  ; Correct_Parametet
;;;669    			var32c = Modify_B_ACT;
000bc0  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000bc2  9002              STR      r0,[sp,#8]
;;;670    			var32c = var32c << 14;
000bc4  9802              LDR      r0,[sp,#8]
000bc6  0380              LSLS     r0,r0,#14
000bc8  9002              STR      r0,[sp,#8]
;;;671    			var32d = SET_POWERV1;
000bca  f8d9004c          LDR      r0,[r9,#0x4c]  ; Correct_Parametet
000bce  9001              STR      r0,[sp,#4]
;;;672    			var32d = var32d * (Modify_D_READ*2);
000bd0  9801              LDR      r0,[sp,#4]
000bd2  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000bd4  4348              MULS     r0,r1,r0
000bd6  0040              LSLS     r0,r0,#1
000bd8  9001              STR      r0,[sp,#4]
;;;673    			if (var32c < var32d)
000bda  e9dd1001          LDRD     r1,r0,[sp,#4]
000bde  4288              CMP      r0,r1
000be0  d20c              BCS      |L3.3068|
;;;674    			{
;;;675    				var32d = var32d - var32c;
000be2  e9dd0101          LDRD     r0,r1,[sp,#4]
000be6  1a40              SUBS     r0,r0,r1
000be8  9001              STR      r0,[sp,#4]
;;;676    				SET_POWERV_Offset1 = var32d;
000bea  9801              LDR      r0,[sp,#4]
000bec  64f0              STR      r0,[r6,#0x4c]  ; Correct_Strong
;;;677    				Polar5 |= 0x04;
000bee  7960              LDRB     r0,[r4,#5]  ; correct_por
000bf0  e000              B        |L3.3060|
                  |L3.3058|
000bf2  e013              B        |L3.3100|
                  |L3.3060|
000bf4  f0400004          ORR      r0,r0,#4
000bf8  7160              STRB     r0,[r4,#5]
000bfa  e009              B        |L3.3088|
                  |L3.3068|
;;;678    			}
;;;679    			else 
;;;680    			{
;;;681    				var32c = var32c - var32d;
000bfc  e9dd0101          LDRD     r0,r1,[sp,#4]
000c00  1a08              SUBS     r0,r1,r0
000c02  9002              STR      r0,[sp,#8]
;;;682    				SET_POWERV_Offset1 = var32c;
000c04  9802              LDR      r0,[sp,#8]
000c06  64f0              STR      r0,[r6,#0x4c]  ; Correct_Strong
;;;683    				Polar5 &= ~0x04;
000c08  7960              LDRB     r0,[r4,#5]  ; correct_por
000c0a  f0200004          BIC      r0,r0,#4
000c0e  7160              STRB     r0,[r4,#5]
                  |L3.3088|
;;;684    			}
;;;685    			Flash_Write_all ();	
000c10  f7fffffe          BL       Flash_Write_all
;;;686    			Flag_DAC_OFF=0;
000c14  6838              LDR      r0,[r7,#0]  ; flagB
000c16  f0200008          BIC      r0,r0,#8
000c1a  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3100|
;;;687    		}
;;;688    /*******************************????????ßµ?******************************************/	
;;;689    		if (g_tModS.RxBuf[1] == 0x24)			   //?°§?ßµ?
000c1c  495a              LDR      r1,|L3.3464|
000c1e  7848              LDRB     r0,[r1,#1]  ; g_tModS
000c20  2824              CMP      r0,#0x24
000c22  d10a              BNE      |L3.3130|
;;;690    		{
;;;691    			Modify_A_READ = Vmon_value;//??d
000c24  4a59              LDR      r2,|L3.3468|
000c26  8812              LDRH     r2,[r2,#0]  ; Vmon_value
000c28  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;692    			Modify_C_READ = Contr_Voltage;//???d
000c2a  4a59              LDR      r2,|L3.3472|
000c2c  8812              LDRH     r2,[r2,#0]  ; Contr_Voltage
000c2e  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;693    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000c30  790a              LDRB     r2,[r1,#4]  ; g_tModS
000c32  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000c34  eb022203          ADD      r2,r2,r3,LSL #8
000c38  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.3130|
;;;694    		}
;;;695    
;;;696    		if (g_tModS.RxBuf[1] == 0x25)			   //?°§?ßµ???
000c3a  2825              CMP      r0,#0x25
000c3c  d17e              BNE      |L3.3388|
;;;697    		{
;;;698    			vu16 var16;
;;;699    			vu32 var32a;
;;;700    			vu32 var32b;
;;;701    			
;;;702    			vu16 var16a;
;;;703    			vu32 var32c;
;;;704    			vu32 var32d;
;;;705    			
;;;706    			Modify_D_READ = Contr_Voltage;
000c3e  4854              LDR      r0,|L3.3472|
000c40  8800              LDRH     r0,[r0,#0]  ; Contr_Voltage
000c42  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;707    			Modify_B_READ = Vmon_value;
000c44  4851              LDR      r0,|L3.3468|
000c46  8800              LDRH     r0,[r0,#0]  ; Vmon_value
000c48  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;708    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000c4a  484f              LDR      r0,|L3.3464|
000c4c  7901              LDRB     r1,[r0,#4]  ; g_tModS
000c4e  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000c50  eb012000          ADD      r0,r1,r0,LSL #8
000c54  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;709    			var32a = Modify_B_ACT;
000c56  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000c58  9005              STR      r0,[sp,#0x14]
;;;710    			var32a = var32a - Modify_A_ACT;
000c5a  9805              LDR      r0,[sp,#0x14]
000c5c  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000c5e  1a40              SUBS     r0,r0,r1
000c60  9005              STR      r0,[sp,#0x14]
;;;711    			var32a = var32a << 14;
000c62  9805              LDR      r0,[sp,#0x14]
000c64  0380              LSLS     r0,r0,#14
000c66  9005              STR      r0,[sp,#0x14]
;;;712    			var16 = Modify_B_READ - Modify_A_READ;
000c68  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000c6a  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000c6c  1a40              SUBS     r0,r0,r1
000c6e  9006              STR      r0,[sp,#0x18]
;;;713    			var32a = var32a / var16;
000c70  f8bd1018          LDRH     r1,[sp,#0x18]
000c74  9805              LDR      r0,[sp,#0x14]
000c76  fbb0f0f1          UDIV     r0,r0,r1
000c7a  9005              STR      r0,[sp,#0x14]
;;;714    			REG_POWERV2 = var32a;
000c7c  9805              LDR      r0,[sp,#0x14]
000c7e  f8c90040          STR      r0,[r9,#0x40]  ; Correct_Parametet
;;;715    			var32a = Modify_B_ACT;
000c82  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000c84  9005              STR      r0,[sp,#0x14]
;;;716    			var32a = var32a << 14;
000c86  9805              LDR      r0,[sp,#0x14]
000c88  0380              LSLS     r0,r0,#14
000c8a  9005              STR      r0,[sp,#0x14]
;;;717    			var32b = Modify_B_READ;
000c8c  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000c8e  9004              STR      r0,[sp,#0x10]
;;;718    			var32b = var32b * REG_POWERV2;
000c90  f8d90040          LDR      r0,[r9,#0x40]  ; Correct_Parametet
000c94  9904              LDR      r1,[sp,#0x10]
000c96  4348              MULS     r0,r1,r0
000c98  9004              STR      r0,[sp,#0x10]
;;;719    			if (var32a < var32b)
000c9a  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000c9e  4288              CMP      r0,r1
000ca0  d20a              BCS      |L3.3256|
;;;720    			{
;;;721    				var32b = var32b - var32a;
000ca2  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000ca6  1a40              SUBS     r0,r0,r1
000ca8  9004              STR      r0,[sp,#0x10]
;;;722    				REG_POWERV_Offset2 = var32b;
000caa  9804              LDR      r0,[sp,#0x10]
000cac  6430              STR      r0,[r6,#0x40]  ; Correct_Strong
;;;723    				Polar5 |= 0x01;
000cae  7960              LDRB     r0,[r4,#5]  ; correct_por
000cb0  f0400001          ORR      r0,r0,#1
000cb4  7160              STRB     r0,[r4,#5]
000cb6  e009              B        |L3.3276|
                  |L3.3256|
;;;724    			}
;;;725    			else 
;;;726    			{
;;;727    				var32a = var32a - var32b;
000cb8  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000cbc  1a40              SUBS     r0,r0,r1
000cbe  9005              STR      r0,[sp,#0x14]
;;;728    				REG_POWERV_Offset2 = var32a;
000cc0  9805              LDR      r0,[sp,#0x14]
000cc2  6430              STR      r0,[r6,#0x40]  ; Correct_Strong
;;;729    				Polar5 &= ~0x01;					
000cc4  7960              LDRB     r0,[r4,#5]  ; correct_por
000cc6  f0200001          BIC      r0,r0,#1
000cca  7160              STRB     r0,[r4,#5]
                  |L3.3276|
;;;730    			}
;;;731    	//---------------------------------------------------------------------------------//
;;;732    			var32c = Modify_B_ACT; //????ßµ?
000ccc  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000cce  9002              STR      r0,[sp,#8]
;;;733    			var32c = var32c - Modify_A_ACT;
000cd0  9802              LDR      r0,[sp,#8]
000cd2  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000cd4  1a40              SUBS     r0,r0,r1
000cd6  9002              STR      r0,[sp,#8]
;;;734    			var32c = var32c << 14;
000cd8  9802              LDR      r0,[sp,#8]
000cda  0380              LSLS     r0,r0,#14
000cdc  9002              STR      r0,[sp,#8]
;;;735    			var16a=Modify_D_READ-Modify_C_READ;
000cde  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000ce0  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000ce2  1a40              SUBS     r0,r0,r1
000ce4  9003              STR      r0,[sp,#0xc]
;;;736    			var16a=var16a*2;
000ce6  f8bd100c          LDRH     r1,[sp,#0xc]
000cea  f64f70ff          MOV      r0,#0xffff
000cee  ea000041          AND      r0,r0,r1,LSL #1
000cf2  9003              STR      r0,[sp,#0xc]
;;;737    			var32c=var32c/var16a;
000cf4  f8bd100c          LDRH     r1,[sp,#0xc]
000cf8  9802              LDR      r0,[sp,#8]
000cfa  fbb0f0f1          UDIV     r0,r0,r1
000cfe  9002              STR      r0,[sp,#8]
;;;738    			SET_POWERV2 = var32c;
000d00  9802              LDR      r0,[sp,#8]
000d02  f8c90050          STR      r0,[r9,#0x50]  ; Correct_Parametet
;;;739    			var32c = Modify_B_ACT;
000d06  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000d08  9002              STR      r0,[sp,#8]
;;;740    			var32c = var32c << 14;
000d0a  9802              LDR      r0,[sp,#8]
000d0c  0380              LSLS     r0,r0,#14
000d0e  9002              STR      r0,[sp,#8]
;;;741    			var32d = SET_POWERV2;
000d10  f8d90050          LDR      r0,[r9,#0x50]  ; Correct_Parametet
000d14  9001              STR      r0,[sp,#4]
;;;742    			var32d = var32d * (Modify_D_READ*2);
000d16  9801              LDR      r0,[sp,#4]
000d18  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000d1a  4348              MULS     r0,r1,r0
000d1c  0040              LSLS     r0,r0,#1
000d1e  9001              STR      r0,[sp,#4]
;;;743    			if (var32c < var32d)
000d20  e9dd0101          LDRD     r0,r1,[sp,#4]
000d24  4281              CMP      r1,r0
000d26  d20c              BCS      |L3.3394|
;;;744    			{
;;;745    				var32d = var32d - var32c;
000d28  e9dd1001          LDRD     r1,r0,[sp,#4]
000d2c  1a08              SUBS     r0,r1,r0
000d2e  9001              STR      r0,[sp,#4]
;;;746    				SET_POWERV_Offset2 = var32d;
000d30  9801              LDR      r0,[sp,#4]
000d32  6530              STR      r0,[r6,#0x50]  ; Correct_Strong
;;;747    				Polar5 |= 0x04;
000d34  7960              LDRB     r0,[r4,#5]  ; correct_por
000d36  f0400004          ORR      r0,r0,#4
000d3a  e000              B        |L3.3390|
                  |L3.3388|
000d3c  e011              B        |L3.3426|
                  |L3.3390|
000d3e  7160              STRB     r0,[r4,#5]
000d40  e009              B        |L3.3414|
                  |L3.3394|
;;;748    			}
;;;749    			else 
;;;750    			{
;;;751    				var32c = var32c - var32d;
000d42  e9dd1001          LDRD     r1,r0,[sp,#4]
000d46  1a40              SUBS     r0,r0,r1
000d48  9002              STR      r0,[sp,#8]
;;;752    				SET_POWERV_Offset2 = var32c;
000d4a  9802              LDR      r0,[sp,#8]
000d4c  6530              STR      r0,[r6,#0x50]  ; Correct_Strong
;;;753    				Polar5 &= ~0x04;
000d4e  7960              LDRB     r0,[r4,#5]  ; correct_por
000d50  f0200004          BIC      r0,r0,#4
000d54  7160              STRB     r0,[r4,#5]
                  |L3.3414|
;;;754    			}
;;;755    			Flash_Write_all ();	
000d56  f7fffffe          BL       Flash_Write_all
;;;756    			Flag_DAC_OFF=0;
000d5a  6838              LDR      r0,[r7,#0]  ; flagB
000d5c  f0200008          BIC      r0,r0,#8
000d60  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3426|
;;;757    		}
;;;758    /****************???°§?ßµ?**********************************/
;;;759    
;;;760    		if (g_tModS.RxBuf[1] == 0x0D)			  
000d62  4909              LDR      r1,|L3.3464|
000d64  7848              LDRB     r0,[r1,#1]  ; g_tModS
000d66  280d              CMP      r0,#0xd
000d68  d107              BNE      |L3.3450|
;;;761    		{ 
;;;762    			Modify_A_READ = Imon_value;
000d6a  4a0a              LDR      r2,|L3.3476|
000d6c  8812              LDRH     r2,[r2,#0]  ; Imon_value
000d6e  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;763    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000d70  790a              LDRB     r2,[r1,#4]  ; g_tModS
000d72  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000d74  eb022203          ADD      r2,r2,r3,LSL #8
000d78  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.3450|
;;;764    		}
;;;765    
;;;766    		if (g_tModS.RxBuf[1] == 0x0E)			   
000d7a  280e              CMP      r0,#0xe
000d7c  d152              BNE      |L3.3620|
;;;767    		{
;;;768    			vu16 var16;
;;;769    			vu32 var32a;
;;;770    			vu32 var32b;
;;;771    			
;;;772    			vu16 var16a;
;;;773    			vu32 var32c;
;;;774    			vu32 var32d;
;;;775    			
;;;776    			Modify_B_READ = Imon_value;
000d7e  4805              LDR      r0,|L3.3476|
000d80  8800              LDRH     r0,[r0,#0]  ; Imon_value
000d82  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;777    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000d84  4800              LDR      r0,|L3.3464|
000d86  e007              B        |L3.3480|
                  |L3.3464|
                          DCD      g_tModS
                  |L3.3468|
                          DCD      Vmon_value
                  |L3.3472|
                          DCD      Contr_Voltage
                  |L3.3476|
                          DCD      Imon_value
                  |L3.3480|
000d98  7901              LDRB     r1,[r0,#4]  ; g_tModS
000d9a  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000d9c  eb012000          ADD      r0,r1,r0,LSL #8
000da0  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;778    			var32a = Modify_B_ACT;
000da2  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000da4  9005              STR      r0,[sp,#0x14]
;;;779    			var32a = var32a - Modify_A_ACT;
000da6  9805              LDR      r0,[sp,#0x14]
000da8  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000daa  1a40              SUBS     r0,r0,r1
000dac  9005              STR      r0,[sp,#0x14]
;;;780    			var32a = var32a << 14;
000dae  9805              LDR      r0,[sp,#0x14]
000db0  0380              LSLS     r0,r0,#14
000db2  9005              STR      r0,[sp,#0x14]
;;;781    			var16 = Modify_B_READ - Modify_A_READ;
000db4  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000db6  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000db8  1a40              SUBS     r0,r0,r1
000dba  9006              STR      r0,[sp,#0x18]
;;;782    			var32a = var32a / var16;
000dbc  f8bd1018          LDRH     r1,[sp,#0x18]
000dc0  9805              LDR      r0,[sp,#0x14]
000dc2  fbb0f0f1          UDIV     r0,r0,r1
000dc6  9005              STR      r0,[sp,#0x14]
;;;783    			CON_POWERA = var32a;
000dc8  9805              LDR      r0,[sp,#0x14]
000dca  f8c90028          STR      r0,[r9,#0x28]  ; Correct_Parametet
;;;784    			var32a = Modify_B_ACT;
000dce  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000dd0  9005              STR      r0,[sp,#0x14]
;;;785    			var32a = var32a << 14;
000dd2  9805              LDR      r0,[sp,#0x14]
000dd4  0380              LSLS     r0,r0,#14
000dd6  9005              STR      r0,[sp,#0x14]
;;;786    			var32b = Modify_B_READ;
000dd8  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000dda  9004              STR      r0,[sp,#0x10]
;;;787    			var32b = var32b * CON_POWERA;
000ddc  f8d90028          LDR      r0,[r9,#0x28]  ; Correct_Parametet
000de0  9904              LDR      r1,[sp,#0x10]
000de2  4348              MULS     r0,r1,r0
000de4  9004              STR      r0,[sp,#0x10]
;;;788    			if (var32a < var32b)
000de6  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000dea  4288              CMP      r0,r1
000dec  d20a              BCS      |L3.3588|
;;;789    			{
;;;790    				var32b = var32b - var32a;
000dee  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000df2  1a40              SUBS     r0,r0,r1
000df4  9004              STR      r0,[sp,#0x10]
;;;791    				CON_POWERA_Offset = var32b;
000df6  9804              LDR      r0,[sp,#0x10]
000df8  62b0              STR      r0,[r6,#0x28]  ; Correct_Strong
;;;792    				Polar3 |= 0x04;
000dfa  78e0              LDRB     r0,[r4,#3]  ; correct_por
000dfc  f0400004          ORR      r0,r0,#4
000e00  70e0              STRB     r0,[r4,#3]
000e02  e009              B        |L3.3608|
                  |L3.3588|
;;;793    			}
;;;794    			else 
;;;795    			{
;;;796    				var32a = var32a - var32b;
000e04  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000e08  1a40              SUBS     r0,r0,r1
000e0a  9005              STR      r0,[sp,#0x14]
;;;797    				CON_POWERA_Offset = var32a;
000e0c  9805              LDR      r0,[sp,#0x14]
000e0e  62b0              STR      r0,[r6,#0x28]  ; Correct_Strong
;;;798    				Polar3 &= ~0x04;					
000e10  78e0              LDRB     r0,[r4,#3]  ; correct_por
000e12  f0200004          BIC      r0,r0,#4
000e16  70e0              STRB     r0,[r4,#3]
                  |L3.3608|
;;;799    			}
;;;800    			Flash_Write_all ();	
000e18  f7fffffe          BL       Flash_Write_all
;;;801    			Flag_DAC_OFF=0;
000e1c  6838              LDR      r0,[r7,#0]  ; flagB
000e1e  f0200008          BIC      r0,r0,#8
000e22  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3620|
;;;802    		}
;;;803    /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;804    		if (g_tModS.RxBuf[1] == 0x26)			   //CC??«µ?
000e24  4efe              LDR      r6,|L3.4640|
000e26  7870              LDRB     r0,[r6,#1]  ; g_tModS
000e28  2826              CMP      r0,#0x26
000e2a  d10e              BNE      |L3.3658|
;;;805    		{
;;;806    			Modify_A_READ = Imon1_value;//
000e2c  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
000e30  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;807    			Modify_C_READ = Contr_Laod;//
000e32  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
000e36  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;808    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000e38  7931              LDRB     r1,[r6,#4]  ; g_tModS
000e3a  78f2              LDRB     r2,[r6,#3]  ; g_tModS
000e3c  eb012102          ADD      r1,r1,r2,LSL #8
000e40  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;809    			Flag_DAC_OFF=1;//
000e42  6839              LDR      r1,[r7,#0]  ; flagB
000e44  f0410108          ORR      r1,r1,#8
000e48  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.3658|
;;;810    		}
;;;811    
;;;812    		if (g_tModS.RxBuf[1] == 0x27)			   //
000e4a  2827              CMP      r0,#0x27
000e4c  d173              BNE      |L3.3894|
;;;813    		{
;;;814    			vu32 var16;
;;;815    			vu32 var32a;
;;;816    			vu32 var32b;
;;;817    			
;;;818    			vu32 var16a;
;;;819    			vu32 var32c;
;;;820    			vu32 var32d;
;;;821    			
;;;822    			Modify_B_READ = Imon1_value;
000e4e  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
000e52  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;823    			Modify_D_READ = Contr_Laod;
000e54  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
000e58  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;824    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000e5a  7930              LDRB     r0,[r6,#4]  ; g_tModS
000e5c  78f1              LDRB     r1,[r6,#3]  ; g_tModS
000e5e  eb002001          ADD      r0,r0,r1,LSL #8
000e62  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;825    			
;;;826    			var32a = Modify_B_ACT;
000e64  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000e66  9005              STR      r0,[sp,#0x14]
;;;827    			var32a = var32a - Modify_A_ACT;
000e68  9805              LDR      r0,[sp,#0x14]
000e6a  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000e6c  1a40              SUBS     r0,r0,r1
000e6e  9005              STR      r0,[sp,#0x14]
;;;828    			var32a = var32a << 12;
000e70  9805              LDR      r0,[sp,#0x14]
000e72  0300              LSLS     r0,r0,#12
000e74  9005              STR      r0,[sp,#0x14]
;;;829    			var16 = Modify_B_READ - Modify_A_READ;
000e76  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000e78  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000e7a  1a40              SUBS     r0,r0,r1
000e7c  9006              STR      r0,[sp,#0x18]
;;;830    			var32a = var32a / var16;
000e7e  e9dd0105          LDRD     r0,r1,[sp,#0x14]
000e82  fbb0f0f1          UDIV     r0,r0,r1
000e86  9005              STR      r0,[sp,#0x14]
;;;831    			REG_Load_A1 = var32a;
000e88  49e6              LDR      r1,|L3.4644|
000e8a  9805              LDR      r0,[sp,#0x14]
000e8c  6188              STR      r0,[r1,#0x18]  ; InFlashSave
;;;832    			var32a = Modify_B_ACT;
000e8e  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
000e90  9205              STR      r2,[sp,#0x14]
;;;833    			var32a = var32a << 12;
000e92  9a05              LDR      r2,[sp,#0x14]
000e94  0312              LSLS     r2,r2,#12
000e96  9205              STR      r2,[sp,#0x14]
;;;834    			var32b = Modify_B_READ;
000e98  69ea              LDR      r2,[r5,#0x1c]  ; Modify_B_READ
000e9a  9204              STR      r2,[sp,#0x10]
;;;835    			var32b = var32b * REG_Load_A1;
000e9c  9a04              LDR      r2,[sp,#0x10]
000e9e  4350              MULS     r0,r2,r0
000ea0  9004              STR      r0,[sp,#0x10]
;;;836    			if (var32a < var32b)
000ea2  e9dd2004          LDRD     r2,r0,[sp,#0x10]
000ea6  4290              CMP      r0,r2
000ea8  d20a              BCS      |L3.3776|
;;;837    			{
;;;838    				var32b = var32b - var32a;
000eaa  e9dd0204          LDRD     r0,r2,[sp,#0x10]
000eae  1a80              SUBS     r0,r0,r2
000eb0  9004              STR      r0,[sp,#0x10]
;;;839    				REG_LoadA_Offset1 = var32b;
000eb2  9804              LDR      r0,[sp,#0x10]
000eb4  6208              STR      r0,[r1,#0x20]  ; InFlashSave
;;;840    				Polar1 |= 0x01;
000eb6  7860              LDRB     r0,[r4,#1]  ; correct_por
000eb8  f0400001          ORR      r0,r0,#1
000ebc  7060              STRB     r0,[r4,#1]
000ebe  e009              B        |L3.3796|
                  |L3.3776|
;;;841    			}
;;;842    			else 
;;;843    			{
;;;844    				var32a = var32a - var32b;
000ec0  e9dd2004          LDRD     r2,r0,[sp,#0x10]
000ec4  1a80              SUBS     r0,r0,r2
000ec6  9005              STR      r0,[sp,#0x14]
;;;845    				REG_LoadA_Offset1 = var32a;
000ec8  9805              LDR      r0,[sp,#0x14]
000eca  6208              STR      r0,[r1,#0x20]  ; InFlashSave
;;;846    				Polar1 &= ~0x01;					
000ecc  7860              LDRB     r0,[r4,#1]  ; correct_por
000ece  f0200001          BIC      r0,r0,#1
000ed2  7060              STRB     r0,[r4,#1]
                  |L3.3796|
;;;847    			}
;;;848    //---------------------------------------------------------------------------------//
;;;849    			var32c = Modify_B_ACT; 
000ed4  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000ed6  9002              STR      r0,[sp,#8]
;;;850    			var32c = var32c - Modify_A_ACT;
000ed8  9802              LDR      r0,[sp,#8]
000eda  69aa              LDR      r2,[r5,#0x18]  ; Modify_A_ACT
000edc  1a80              SUBS     r0,r0,r2
000ede  9002              STR      r0,[sp,#8]
;;;851    			var32c = var32c << 12;
000ee0  9802              LDR      r0,[sp,#8]
000ee2  0300              LSLS     r0,r0,#12
000ee4  9002              STR      r0,[sp,#8]
;;;852    			var16a=Modify_D_READ-Modify_C_READ;
000ee6  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000ee8  696a              LDR      r2,[r5,#0x14]  ; Modify_C_READ
000eea  1a80              SUBS     r0,r0,r2
000eec  9003              STR      r0,[sp,#0xc]
;;;853    			var16a=var16a*2;
000eee  9803              LDR      r0,[sp,#0xc]
000ef0  0040              LSLS     r0,r0,#1
000ef2  9003              STR      r0,[sp,#0xc]
;;;854    			var32c=var32c/var16a;
000ef4  e9dd0202          LDRD     r0,r2,[sp,#8]
000ef8  fbb0f0f2          UDIV     r0,r0,r2
000efc  9002              STR      r0,[sp,#8]
;;;855    			SET_LoadA1 = var32c;
000efe  9802              LDR      r0,[sp,#8]
000f00  61c8              STR      r0,[r1,#0x1c]  ; InFlashSave
;;;856    			var32c = Modify_B_ACT;
000f02  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
000f04  9202              STR      r2,[sp,#8]
;;;857    			var32c = var32c << 12;
000f06  9a02              LDR      r2,[sp,#8]
000f08  0312              LSLS     r2,r2,#12
000f0a  9202              STR      r2,[sp,#8]
;;;858    			var32d = SET_LoadA1;
000f0c  9001              STR      r0,[sp,#4]
;;;859    			var32d = var32d * (Modify_D_READ*2);
000f0e  9801              LDR      r0,[sp,#4]
000f10  6a2a              LDR      r2,[r5,#0x20]  ; Modify_D_READ
000f12  4350              MULS     r0,r2,r0
000f14  0040              LSLS     r0,r0,#1
000f16  9001              STR      r0,[sp,#4]
;;;860    			if (var32c < var32d)
000f18  e9dd2001          LDRD     r2,r0,[sp,#4]
000f1c  4290              CMP      r0,r2
000f1e  d20b              BCS      |L3.3896|
;;;861    			{
;;;862    				var32d = var32d - var32c;
000f20  e9dd0201          LDRD     r0,r2,[sp,#4]
000f24  1a80              SUBS     r0,r0,r2
000f26  9001              STR      r0,[sp,#4]
;;;863    				SET_LoadA_Offset1 = var32d;
000f28  9801              LDR      r0,[sp,#4]
000f2a  6248              STR      r0,[r1,#0x24]  ; InFlashSave
;;;864    				Polar1 |= 0x04;
000f2c  7860              LDRB     r0,[r4,#1]  ; correct_por
000f2e  f0400004          ORR      r0,r0,#4
000f32  7060              STRB     r0,[r4,#1]
000f34  e00a              B        |L3.3916|
                  |L3.3894|
000f36  e012              B        |L3.3934|
                  |L3.3896|
;;;865    			}
;;;866    			else 
;;;867    			{
;;;868    				var32c = var32c - var32d;
000f38  e9dd2001          LDRD     r2,r0,[sp,#4]
000f3c  1a80              SUBS     r0,r0,r2
000f3e  9002              STR      r0,[sp,#8]
;;;869    				SET_LoadA_Offset1 = var32c;
000f40  9802              LDR      r0,[sp,#8]
000f42  6248              STR      r0,[r1,#0x24]  ; InFlashSave
;;;870    				Polar1 &= ~0x04;
000f44  7860              LDRB     r0,[r4,#1]  ; correct_por
000f46  f0200004          BIC      r0,r0,#4
000f4a  7060              STRB     r0,[r4,#1]
                  |L3.3916|
;;;871    			}
;;;872    			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
000f4c  4ab5              LDR      r2,|L3.4644|
000f4e  2128              MOVS     r1,#0x28
000f50  48b5              LDR      r0,|L3.4648|
000f52  f7fffffe          BL       Flash_Write32BitDatas
;;;873    //			Flash_Write_all ();	
;;;874    			Flag_DAC_OFF =0;
000f56  6838              LDR      r0,[r7,#0]  ; flagB
000f58  f0200008          BIC      r0,r0,#8
000f5c  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3934|
;;;875    		}
;;;876    /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;877    		if (g_tModS.RxBuf[1] == 0x28)			   //CC??«µ?
000f5e  7870              LDRB     r0,[r6,#1]  ; g_tModS
000f60  2828              CMP      r0,#0x28
000f62  d10e              BNE      |L3.3970|
;;;878    		{
;;;879    			Modify_A_READ = Imon1_value;//
000f64  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
000f68  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;880    			Modify_C_READ = Contr_Laod;//
000f6a  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
000f6e  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;881    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000f70  7931              LDRB     r1,[r6,#4]  ; g_tModS
000f72  78f2              LDRB     r2,[r6,#3]  ; g_tModS
000f74  eb012102          ADD      r1,r1,r2,LSL #8
000f78  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;882    			Flag_DAC_OFF=1;//
000f7a  6839              LDR      r1,[r7,#0]  ; flagB
000f7c  f0410108          ORR      r1,r1,#8
000f80  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.3970|
;;;883    		}
;;;884    
;;;885    		if (g_tModS.RxBuf[1] == 0x29)			   //
000f82  2829              CMP      r0,#0x29
000f84  d173              BNE      |L3.4206|
;;;886    		{
;;;887    			vu32 var16;
;;;888    			vu32 var32a;
;;;889    			vu32 var32b;
;;;890    			
;;;891    			vu32 var16a;
;;;892    			vu32 var32c;
;;;893    			vu32 var32d;
;;;894    			
;;;895    			Modify_B_READ = Imon1_value;
000f86  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
000f8a  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;896    			Modify_D_READ = Contr_Laod;
000f8c  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
000f90  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;897    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000f92  7930              LDRB     r0,[r6,#4]  ; g_tModS
000f94  78f1              LDRB     r1,[r6,#3]  ; g_tModS
000f96  eb002001          ADD      r0,r0,r1,LSL #8
000f9a  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;898    			
;;;899    			var32a = Modify_B_ACT;
000f9c  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000f9e  9005              STR      r0,[sp,#0x14]
;;;900    			var32a = var32a - Modify_A_ACT;
000fa0  9805              LDR      r0,[sp,#0x14]
000fa2  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000fa4  1a40              SUBS     r0,r0,r1
000fa6  9005              STR      r0,[sp,#0x14]
;;;901    			var32a = var32a << 12;
000fa8  9805              LDR      r0,[sp,#0x14]
000faa  0300              LSLS     r0,r0,#12
000fac  9005              STR      r0,[sp,#0x14]
;;;902    			var16 = Modify_B_READ - Modify_A_READ;
000fae  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000fb0  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000fb2  1a40              SUBS     r0,r0,r1
000fb4  9006              STR      r0,[sp,#0x18]
;;;903    			var32a = var32a / var16;
000fb6  e9dd0105          LDRD     r0,r1,[sp,#0x14]
000fba  fbb0f0f1          UDIV     r0,r0,r1
000fbe  9005              STR      r0,[sp,#0x14]
;;;904    			REG_Load_A2 = var32a;
000fc0  4998              LDR      r1,|L3.4644|
000fc2  9805              LDR      r0,[sp,#0x14]
000fc4  6288              STR      r0,[r1,#0x28]  ; InFlashSave
;;;905    			var32a = Modify_B_ACT;
000fc6  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
000fc8  9205              STR      r2,[sp,#0x14]
;;;906    			var32a = var32a << 12;
000fca  9a05              LDR      r2,[sp,#0x14]
000fcc  0312              LSLS     r2,r2,#12
000fce  9205              STR      r2,[sp,#0x14]
;;;907    			var32b = Modify_B_READ;
000fd0  69ea              LDR      r2,[r5,#0x1c]  ; Modify_B_READ
000fd2  9204              STR      r2,[sp,#0x10]
;;;908    			var32b = var32b * REG_Load_A2;
000fd4  9a04              LDR      r2,[sp,#0x10]
000fd6  4350              MULS     r0,r2,r0
000fd8  9004              STR      r0,[sp,#0x10]
;;;909    			if (var32a < var32b)
000fda  e9dd0204          LDRD     r0,r2,[sp,#0x10]
000fde  4282              CMP      r2,r0
000fe0  d20a              BCS      |L3.4088|
;;;910    			{
;;;911    				var32b = var32b - var32a;
000fe2  e9dd0204          LDRD     r0,r2,[sp,#0x10]
000fe6  1a80              SUBS     r0,r0,r2
000fe8  9004              STR      r0,[sp,#0x10]
;;;912    				REG_LoadA_Offset2 = var32b;
000fea  9804              LDR      r0,[sp,#0x10]
000fec  6308              STR      r0,[r1,#0x30]  ; InFlashSave
;;;913    				Polar1 |= 0x01;
000fee  7860              LDRB     r0,[r4,#1]  ; correct_por
000ff0  f0400001          ORR      r0,r0,#1
000ff4  7060              STRB     r0,[r4,#1]
000ff6  e009              B        |L3.4108|
                  |L3.4088|
;;;914    			}
;;;915    			else 
;;;916    			{
;;;917    				var32a = var32a - var32b;
000ff8  e9dd2004          LDRD     r2,r0,[sp,#0x10]
000ffc  1a80              SUBS     r0,r0,r2
000ffe  9005              STR      r0,[sp,#0x14]
;;;918    				REG_LoadA_Offset2 = var32a;
001000  9805              LDR      r0,[sp,#0x14]
001002  6308              STR      r0,[r1,#0x30]  ; InFlashSave
;;;919    				Polar1 &= ~0x01;					
001004  7860              LDRB     r0,[r4,#1]  ; correct_por
001006  f0200001          BIC      r0,r0,#1
00100a  7060              STRB     r0,[r4,#1]
                  |L3.4108|
;;;920    			}
;;;921    //---------------------------------------------------------------------------------//
;;;922    			var32c = Modify_B_ACT; 
00100c  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00100e  9002              STR      r0,[sp,#8]
;;;923    			var32c = var32c - Modify_A_ACT;
001010  9802              LDR      r0,[sp,#8]
001012  69aa              LDR      r2,[r5,#0x18]  ; Modify_A_ACT
001014  1a80              SUBS     r0,r0,r2
001016  9002              STR      r0,[sp,#8]
;;;924    			var32c = var32c << 12;
001018  9802              LDR      r0,[sp,#8]
00101a  0300              LSLS     r0,r0,#12
00101c  9002              STR      r0,[sp,#8]
;;;925    			var16a=Modify_D_READ-Modify_C_READ;
00101e  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
001020  696a              LDR      r2,[r5,#0x14]  ; Modify_C_READ
001022  1a80              SUBS     r0,r0,r2
001024  9003              STR      r0,[sp,#0xc]
;;;926    			var16a=var16a*2;
001026  9803              LDR      r0,[sp,#0xc]
001028  0040              LSLS     r0,r0,#1
00102a  9003              STR      r0,[sp,#0xc]
;;;927    			var32c=var32c/var16a;
00102c  e9dd0202          LDRD     r0,r2,[sp,#8]
001030  fbb0f0f2          UDIV     r0,r0,r2
001034  9002              STR      r0,[sp,#8]
;;;928    			SET_LoadA2 = var32c;
001036  9802              LDR      r0,[sp,#8]
001038  62c8              STR      r0,[r1,#0x2c]  ; InFlashSave
;;;929    			var32c = Modify_B_ACT;
00103a  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
00103c  9202              STR      r2,[sp,#8]
;;;930    			var32c = var32c << 12;
00103e  9a02              LDR      r2,[sp,#8]
001040  0312              LSLS     r2,r2,#12
001042  9202              STR      r2,[sp,#8]
;;;931    			var32d = SET_LoadA2;
001044  9001              STR      r0,[sp,#4]
;;;932    			var32d = var32d * (Modify_D_READ*2);
001046  9801              LDR      r0,[sp,#4]
001048  6a2a              LDR      r2,[r5,#0x20]  ; Modify_D_READ
00104a  4350              MULS     r0,r2,r0
00104c  0040              LSLS     r0,r0,#1
00104e  9001              STR      r0,[sp,#4]
;;;933    			if (var32c < var32d)
001050  e9dd2001          LDRD     r2,r0,[sp,#4]
001054  4290              CMP      r0,r2
001056  d20b              BCS      |L3.4208|
;;;934    			{
;;;935    				var32d = var32d - var32c;
001058  e9dd0201          LDRD     r0,r2,[sp,#4]
00105c  1a80              SUBS     r0,r0,r2
00105e  9001              STR      r0,[sp,#4]
;;;936    				SET_LoadA_Offset2 = var32d;
001060  9801              LDR      r0,[sp,#4]
001062  6348              STR      r0,[r1,#0x34]  ; InFlashSave
;;;937    				Polar1 |= 0x04;
001064  7860              LDRB     r0,[r4,#1]  ; correct_por
001066  f0400004          ORR      r0,r0,#4
00106a  7060              STRB     r0,[r4,#1]
00106c  e00a              B        |L3.4228|
                  |L3.4206|
00106e  e012              B        |L3.4246|
                  |L3.4208|
;;;938    			}
;;;939    			else 
;;;940    			{
;;;941    				var32c = var32c - var32d;
001070  e9dd2001          LDRD     r2,r0,[sp,#4]
001074  1a80              SUBS     r0,r0,r2
001076  9002              STR      r0,[sp,#8]
;;;942    				SET_LoadA_Offset2 = var32c;
001078  9802              LDR      r0,[sp,#8]
00107a  6348              STR      r0,[r1,#0x34]  ; InFlashSave
;;;943    				Polar1 &= ~0x04;
00107c  7860              LDRB     r0,[r4,#1]  ; correct_por
00107e  f0200004          BIC      r0,r0,#4
001082  7060              STRB     r0,[r4,#1]
                  |L3.4228|
;;;944    			}
;;;945    			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
001084  4a67              LDR      r2,|L3.4644|
001086  2128              MOVS     r1,#0x28
001088  4867              LDR      r0,|L3.4648|
00108a  f7fffffe          BL       Flash_Write32BitDatas
;;;946    //			Flash_Write_all ();	
;;;947    			Flag_DAC_OFF =0;
00108e  6838              LDR      r0,[r7,#0]  ; flagB
001090  f0200008          BIC      r0,r0,#8
001094  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.4246|
;;;948    		}
;;;949    /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;950    		if (g_tModS.RxBuf[1] == 0x2A)			   //CC??«µ?
001096  7870              LDRB     r0,[r6,#1]  ; g_tModS
001098  282a              CMP      r0,#0x2a
00109a  d10e              BNE      |L3.4282|
;;;951    		{
;;;952    			Modify_A_READ = Imon1_value;//
00109c  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
0010a0  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;953    			Modify_C_READ = Contr_Laod;//
0010a2  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
0010a6  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;954    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0010a8  7931              LDRB     r1,[r6,#4]  ; g_tModS
0010aa  78f2              LDRB     r2,[r6,#3]  ; g_tModS
0010ac  eb012102          ADD      r1,r1,r2,LSL #8
0010b0  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;955    			Flag_DAC_OFF=1;//
0010b2  6839              LDR      r1,[r7,#0]  ; flagB
0010b4  f0410108          ORR      r1,r1,#8
0010b8  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.4282|
;;;956    		}
;;;957    
;;;958    		if (g_tModS.RxBuf[1] == 0x2B)			   //
0010ba  282b              CMP      r0,#0x2b
0010bc  d173              BNE      |L3.4518|
;;;959    		{
;;;960    			vu32 var16;
;;;961    			vu32 var32a;
;;;962    			vu32 var32b;
;;;963    			
;;;964    			vu32 var16a;
;;;965    			vu32 var32c;
;;;966    			vu32 var32d;
;;;967    			
;;;968    			Modify_B_READ = Imon1_value;
0010be  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
0010c2  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;969    			Modify_D_READ = Contr_Laod;
0010c4  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
0010c8  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;970    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0010ca  7930              LDRB     r0,[r6,#4]  ; g_tModS
0010cc  78f1              LDRB     r1,[r6,#3]  ; g_tModS
0010ce  eb002001          ADD      r0,r0,r1,LSL #8
0010d2  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;971    			
;;;972    			var32a = Modify_B_ACT;
0010d4  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0010d6  9005              STR      r0,[sp,#0x14]
;;;973    			var32a = var32a - Modify_A_ACT;
0010d8  9805              LDR      r0,[sp,#0x14]
0010da  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0010dc  1a40              SUBS     r0,r0,r1
0010de  9005              STR      r0,[sp,#0x14]
;;;974    			var32a = var32a << 12;
0010e0  9805              LDR      r0,[sp,#0x14]
0010e2  0300              LSLS     r0,r0,#12
0010e4  9005              STR      r0,[sp,#0x14]
;;;975    			var16 = Modify_B_READ - Modify_A_READ;
0010e6  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0010e8  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
0010ea  1a40              SUBS     r0,r0,r1
0010ec  9006              STR      r0,[sp,#0x18]
;;;976    			var32a = var32a / var16;
0010ee  e9dd0105          LDRD     r0,r1,[sp,#0x14]
0010f2  fbb0f0f1          UDIV     r0,r0,r1
0010f6  9005              STR      r0,[sp,#0x14]
;;;977    			REG_Load_AH = var32a;
0010f8  494a              LDR      r1,|L3.4644|
0010fa  9805              LDR      r0,[sp,#0x14]
0010fc  6388              STR      r0,[r1,#0x38]  ; InFlashSave
;;;978    			var32a = Modify_B_ACT;
0010fe  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
001100  9205              STR      r2,[sp,#0x14]
;;;979    			var32a = var32a << 12;
001102  9a05              LDR      r2,[sp,#0x14]
001104  0312              LSLS     r2,r2,#12
001106  9205              STR      r2,[sp,#0x14]
;;;980    			var32b = Modify_B_READ;
001108  69ea              LDR      r2,[r5,#0x1c]  ; Modify_B_READ
00110a  9204              STR      r2,[sp,#0x10]
;;;981    			var32b = var32b * REG_Load_AH;
00110c  9a04              LDR      r2,[sp,#0x10]
00110e  4350              MULS     r0,r2,r0
001110  9004              STR      r0,[sp,#0x10]
;;;982    			if (var32a < var32b)
001112  e9dd2004          LDRD     r2,r0,[sp,#0x10]
001116  4290              CMP      r0,r2
001118  d20a              BCS      |L3.4400|
;;;983    			{
;;;984    				var32b = var32b - var32a;
00111a  e9dd0204          LDRD     r0,r2,[sp,#0x10]
00111e  1a80              SUBS     r0,r0,r2
001120  9004              STR      r0,[sp,#0x10]
;;;985    				REG_LoadA_OffsetH = var32b;
001122  9804              LDR      r0,[sp,#0x10]
001124  6408              STR      r0,[r1,#0x40]  ; InFlashSave
;;;986    				Polar1 |= 0x01;
001126  7860              LDRB     r0,[r4,#1]  ; correct_por
001128  f0400001          ORR      r0,r0,#1
00112c  7060              STRB     r0,[r4,#1]
00112e  e009              B        |L3.4420|
                  |L3.4400|
;;;987    			}
;;;988    			else 
;;;989    			{
;;;990    				var32a = var32a - var32b;
001130  e9dd2004          LDRD     r2,r0,[sp,#0x10]
001134  1a80              SUBS     r0,r0,r2
001136  9005              STR      r0,[sp,#0x14]
;;;991    				REG_LoadA_OffsetH = var32a;
001138  9805              LDR      r0,[sp,#0x14]
00113a  6408              STR      r0,[r1,#0x40]  ; InFlashSave
;;;992    				Polar1 &= ~0x01;					
00113c  7860              LDRB     r0,[r4,#1]  ; correct_por
00113e  f0200001          BIC      r0,r0,#1
001142  7060              STRB     r0,[r4,#1]
                  |L3.4420|
;;;993    			}
;;;994    //---------------------------------------------------------------------------------//
;;;995    			var32c = Modify_B_ACT; 
001144  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
001146  9002              STR      r0,[sp,#8]
;;;996    			var32c = var32c - Modify_A_ACT;
001148  9802              LDR      r0,[sp,#8]
00114a  69aa              LDR      r2,[r5,#0x18]  ; Modify_A_ACT
00114c  1a80              SUBS     r0,r0,r2
00114e  9002              STR      r0,[sp,#8]
;;;997    			var32c = var32c << 12;
001150  9802              LDR      r0,[sp,#8]
001152  0300              LSLS     r0,r0,#12
001154  9002              STR      r0,[sp,#8]
;;;998    			var16a=Modify_D_READ-Modify_C_READ;
001156  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
001158  696a              LDR      r2,[r5,#0x14]  ; Modify_C_READ
00115a  1a80              SUBS     r0,r0,r2
00115c  9003              STR      r0,[sp,#0xc]
;;;999    			var16a=var16a*2;
00115e  9803              LDR      r0,[sp,#0xc]
001160  0040              LSLS     r0,r0,#1
001162  9003              STR      r0,[sp,#0xc]
;;;1000   			var32c=var32c/var16a;
001164  e9dd0202          LDRD     r0,r2,[sp,#8]
001168  fbb0f0f2          UDIV     r0,r0,r2
00116c  9002              STR      r0,[sp,#8]
;;;1001   			SET_LoadAH = var32c;
00116e  9802              LDR      r0,[sp,#8]
001170  63c8              STR      r0,[r1,#0x3c]  ; InFlashSave
;;;1002   			var32c = Modify_B_ACT;
001172  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
001174  9202              STR      r2,[sp,#8]
;;;1003   			var32c = var32c << 12;
001176  9a02              LDR      r2,[sp,#8]
001178  0312              LSLS     r2,r2,#12
00117a  9202              STR      r2,[sp,#8]
;;;1004   			var32d = SET_LoadAH;
00117c  9001              STR      r0,[sp,#4]
;;;1005   			var32d = var32d * (Modify_D_READ*2);
00117e  9801              LDR      r0,[sp,#4]
001180  6a2a              LDR      r2,[r5,#0x20]  ; Modify_D_READ
001182  4350              MULS     r0,r2,r0
001184  0040              LSLS     r0,r0,#1
001186  9001              STR      r0,[sp,#4]
;;;1006   			if (var32c < var32d)
001188  e9dd2001          LDRD     r2,r0,[sp,#4]
00118c  4290              CMP      r0,r2
00118e  d20b              BCS      |L3.4520|
;;;1007   			{
;;;1008   				var32d = var32d - var32c;
001190  e9dd0201          LDRD     r0,r2,[sp,#4]
001194  1a80              SUBS     r0,r0,r2
001196  9001              STR      r0,[sp,#4]
;;;1009   				SET_LoadA_OffsetH = var32d;
001198  9801              LDR      r0,[sp,#4]
00119a  6448              STR      r0,[r1,#0x44]  ; InFlashSave
;;;1010   				Polar1 |= 0x04;
00119c  7860              LDRB     r0,[r4,#1]  ; correct_por
00119e  f0400004          ORR      r0,r0,#4
0011a2  7060              STRB     r0,[r4,#1]
0011a4  e00a              B        |L3.4540|
                  |L3.4518|
0011a6  e012              B        |L3.4558|
                  |L3.4520|
;;;1011   			}
;;;1012   			else 
;;;1013   			{
;;;1014   				var32c = var32c - var32d;
0011a8  e9dd2001          LDRD     r2,r0,[sp,#4]
0011ac  1a80              SUBS     r0,r0,r2
0011ae  9002              STR      r0,[sp,#8]
;;;1015   				SET_LoadA_OffsetH = var32c;
0011b0  9802              LDR      r0,[sp,#8]
0011b2  6448              STR      r0,[r1,#0x44]  ; InFlashSave
;;;1016   				Polar1 &= ~0x04;
0011b4  7860              LDRB     r0,[r4,#1]  ; correct_por
0011b6  f0200004          BIC      r0,r0,#4
0011ba  7060              STRB     r0,[r4,#1]
                  |L3.4540|
;;;1017   			}
;;;1018   			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
0011bc  4a19              LDR      r2,|L3.4644|
0011be  2128              MOVS     r1,#0x28
0011c0  4819              LDR      r0,|L3.4648|
0011c2  f7fffffe          BL       Flash_Write32BitDatas
;;;1019   //			Flash_Write_all ();	
;;;1020   			Flag_DAC_OFF =0;
0011c6  6838              LDR      r0,[r7,#0]  ; flagB
0011c8  f0200008          BIC      r0,r0,#8
0011cc  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.4558|
;;;1021   		}
;;;1022   /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;1023   		if (g_tModS.RxBuf[1] == 0x2C)			   //CC??«µ?
0011ce  7870              LDRB     r0,[r6,#1]  ; g_tModS
0011d0  282c              CMP      r0,#0x2c
0011d2  d10e              BNE      |L3.4594|
;;;1024   		{
;;;1025   			Modify_A_READ = Imon1_value;//
0011d4  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
0011d8  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;1026   			Modify_C_READ = Contr_Laod;//
0011da  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
0011de  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;1027   			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0011e0  7931              LDRB     r1,[r6,#4]  ; g_tModS
0011e2  78f2              LDRB     r2,[r6,#3]  ; g_tModS
0011e4  eb012102          ADD      r1,r1,r2,LSL #8
0011e8  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;1028   			Flag_DAC_OFF=1;//
0011ea  6839              LDR      r1,[r7,#0]  ; flagB
0011ec  f0410108          ORR      r1,r1,#8
0011f0  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.4594|
;;;1029   		}
;;;1030   
;;;1031   		if (g_tModS.RxBuf[1] == 0x2D)			   //
0011f2  282d              CMP      r0,#0x2d
0011f4  d17a              BNE      |L3.4844|
;;;1032   		{
;;;1033   			vu32 var16;
;;;1034   			vu32 var32a;
;;;1035   			vu32 var32b;
;;;1036   			
;;;1037   			vu32 var16a;
;;;1038   			vu32 var32c;
;;;1039   			vu32 var32d;
;;;1040   			
;;;1041   			Modify_B_READ = Imon1_value;
0011f6  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
0011fa  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;1042   			Modify_D_READ = Contr_Laod;
0011fc  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
001200  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;1043   			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
001202  7930              LDRB     r0,[r6,#4]  ; g_tModS
001204  78f1              LDRB     r1,[r6,#3]  ; g_tModS
001206  eb002001          ADD      r0,r0,r1,LSL #8
00120a  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;1044   			
;;;1045   			var32a = Modify_B_ACT;
00120c  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00120e  9005              STR      r0,[sp,#0x14]
;;;1046   			var32a = var32a - Modify_A_ACT;
001210  9805              LDR      r0,[sp,#0x14]
001212  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
001214  1a40              SUBS     r0,r0,r1
001216  9005              STR      r0,[sp,#0x14]
;;;1047   			var32a = var32a << 12;
001218  9805              LDR      r0,[sp,#0x14]
00121a  0300              LSLS     r0,r0,#12
00121c  9005              STR      r0,[sp,#0x14]
;;;1048   			var16 = Modify_B_READ - Modify_A_READ;
00121e  e005              B        |L3.4652|
                  |L3.4640|
                          DCD      g_tModS
                  |L3.4644|
                          DCD      InFlashSave
                  |L3.4648|
                          DCD      0x080e0000
                  |L3.4652|
00122c  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00122e  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
001230  1a40              SUBS     r0,r0,r1
001232  9006              STR      r0,[sp,#0x18]
;;;1049   			var32a = var32a / var16;
001234  e9dd0105          LDRD     r0,r1,[sp,#0x14]
001238  fbb0f0f1          UDIV     r0,r0,r1
00123c  9005              STR      r0,[sp,#0x14]
;;;1050   			REG_Load_AH1 = var32a;
00123e  499d              LDR      r1,|L3.5300|
001240  9805              LDR      r0,[sp,#0x14]
001242  6488              STR      r0,[r1,#0x48]  ; InFlashSave
;;;1051   			var32a = Modify_B_ACT;
001244  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
001246  9205              STR      r2,[sp,#0x14]
;;;1052   			var32a = var32a << 12;
001248  9a05              LDR      r2,[sp,#0x14]
00124a  0312              LSLS     r2,r2,#12
00124c  9205              STR      r2,[sp,#0x14]
;;;1053   			var32b = Modify_B_READ;
00124e  69ea              LDR      r2,[r5,#0x1c]  ; Modify_B_READ
001250  9204              STR      r2,[sp,#0x10]
;;;1054   			var32b = var32b * REG_Load_AH1;
001252  9a04              LDR      r2,[sp,#0x10]
001254  4350              MULS     r0,r2,r0
001256  9004              STR      r0,[sp,#0x10]
;;;1055   			if (var32a < var32b)
001258  e9dd2004          LDRD     r2,r0,[sp,#0x10]
00125c  4290              CMP      r0,r2
00125e  d20a              BCS      |L3.4726|
;;;1056   			{
;;;1057   				var32b = var32b - var32a;
001260  e9dd0204          LDRD     r0,r2,[sp,#0x10]
001264  1a80              SUBS     r0,r0,r2
001266  9004              STR      r0,[sp,#0x10]
;;;1058   				REG_LoadA_OffsetH1 = var32b;
001268  9804              LDR      r0,[sp,#0x10]
00126a  6508              STR      r0,[r1,#0x50]  ; InFlashSave
;;;1059   				Polar1 |= 0x01;
00126c  7860              LDRB     r0,[r4,#1]  ; correct_por
00126e  f0400001          ORR      r0,r0,#1
001272  7060              STRB     r0,[r4,#1]
001274  e009              B        |L3.4746|
                  |L3.4726|
;;;1060   			}
;;;1061   			else 
;;;1062   			{
;;;1063   				var32a = var32a - var32b;
001276  e9dd2004          LDRD     r2,r0,[sp,#0x10]
00127a  1a80              SUBS     r0,r0,r2
00127c  9005              STR      r0,[sp,#0x14]
;;;1064   				REG_LoadA_OffsetH1 = var32a;
00127e  9805              LDR      r0,[sp,#0x14]
001280  6508              STR      r0,[r1,#0x50]  ; InFlashSave
;;;1065   				Polar1 &= ~0x01;					
001282  7860              LDRB     r0,[r4,#1]  ; correct_por
001284  f0200001          BIC      r0,r0,#1
001288  7060              STRB     r0,[r4,#1]
                  |L3.4746|
;;;1066   			}
;;;1067   //---------------------------------------------------------------------------------//
;;;1068   			var32c = Modify_B_ACT; 
00128a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00128c  9002              STR      r0,[sp,#8]
;;;1069   			var32c = var32c - Modify_A_ACT;
00128e  9802              LDR      r0,[sp,#8]
001290  69aa              LDR      r2,[r5,#0x18]  ; Modify_A_ACT
001292  1a80              SUBS     r0,r0,r2
001294  9002              STR      r0,[sp,#8]
;;;1070   			var32c = var32c << 12;
001296  9802              LDR      r0,[sp,#8]
001298  0300              LSLS     r0,r0,#12
00129a  9002              STR      r0,[sp,#8]
;;;1071   			var16a=Modify_D_READ-Modify_C_READ;
00129c  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
00129e  696a              LDR      r2,[r5,#0x14]  ; Modify_C_READ
0012a0  1a80              SUBS     r0,r0,r2
0012a2  9003              STR      r0,[sp,#0xc]
;;;1072   			var16a=var16a*2;
0012a4  9803              LDR      r0,[sp,#0xc]
0012a6  0040              LSLS     r0,r0,#1
0012a8  9003              STR      r0,[sp,#0xc]
;;;1073   			var32c=var32c/var16a;
0012aa  e9dd0202          LDRD     r0,r2,[sp,#8]
0012ae  fbb0f0f2          UDIV     r0,r0,r2
0012b2  9002              STR      r0,[sp,#8]
;;;1074   			SET_LoadAH1 = var32c;
0012b4  9802              LDR      r0,[sp,#8]
0012b6  64c8              STR      r0,[r1,#0x4c]  ; InFlashSave
;;;1075   			var32c = Modify_B_ACT;
0012b8  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
0012ba  9202              STR      r2,[sp,#8]
;;;1076   			var32c = var32c << 12;
0012bc  9a02              LDR      r2,[sp,#8]
0012be  0312              LSLS     r2,r2,#12
0012c0  9202              STR      r2,[sp,#8]
;;;1077   			var32d = SET_LoadAH1;
0012c2  9001              STR      r0,[sp,#4]
;;;1078   			var32d = var32d * (Modify_D_READ*2);
0012c4  9801              LDR      r0,[sp,#4]
0012c6  6a2a              LDR      r2,[r5,#0x20]  ; Modify_D_READ
0012c8  4350              MULS     r0,r2,r0
0012ca  0040              LSLS     r0,r0,#1
0012cc  9001              STR      r0,[sp,#4]
;;;1079   			if (var32c < var32d)
0012ce  e9dd2001          LDRD     r2,r0,[sp,#4]
0012d2  4290              CMP      r0,r2
0012d4  d20b              BCS      |L3.4846|
;;;1080   			{
;;;1081   				var32d = var32d - var32c;
0012d6  e9dd0201          LDRD     r0,r2,[sp,#4]
0012da  1a80              SUBS     r0,r0,r2
0012dc  9001              STR      r0,[sp,#4]
;;;1082   				SET_LoadA_OffsetH1 = var32d;
0012de  9801              LDR      r0,[sp,#4]
0012e0  6548              STR      r0,[r1,#0x54]  ; InFlashSave
;;;1083   				Polar1 |= 0x04;
0012e2  7860              LDRB     r0,[r4,#1]  ; correct_por
0012e4  f0400004          ORR      r0,r0,#4
0012e8  7060              STRB     r0,[r4,#1]
0012ea  e00a              B        |L3.4866|
                  |L3.4844|
0012ec  e012              B        |L3.4884|
                  |L3.4846|
;;;1084   			}
;;;1085   			else 
;;;1086   			{
;;;1087   				var32c = var32c - var32d;
0012ee  e9dd2001          LDRD     r2,r0,[sp,#4]
0012f2  1a80              SUBS     r0,r0,r2
0012f4  9002              STR      r0,[sp,#8]
;;;1088   				SET_LoadA_OffsetH1 = var32c;
0012f6  9802              LDR      r0,[sp,#8]
0012f8  6548              STR      r0,[r1,#0x54]  ; InFlashSave
;;;1089   				Polar1 &= ~0x04;
0012fa  7860              LDRB     r0,[r4,#1]  ; correct_por
0012fc  f0200004          BIC      r0,r0,#4
001300  7060              STRB     r0,[r4,#1]
                  |L3.4866|
;;;1090   			}
;;;1091   			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
001302  4a6c              LDR      r2,|L3.5300|
001304  2128              MOVS     r1,#0x28
001306  486c              LDR      r0,|L3.5304|
001308  f7fffffe          BL       Flash_Write32BitDatas
;;;1092   //			Flash_Write_all ();	
;;;1093   			Flag_DAC_OFF =0;
00130c  6838              LDR      r0,[r7,#0]  ; flagB
00130e  f0200008          BIC      r0,r0,#8
001312  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.4884|
;;;1094   		}
;;;1095   /*******************************??CC???°§????ßµ?******************************************/	
;;;1096   		if (g_tModS.RxBuf[1] == 0x2E||flag_ADJ_ALCC==1)			   //?°§?ßµ?
001314  7870              LDRB     r0,[r6,#1]  ; g_tModS
001316  282e              CMP      r0,#0x2e
001318  d003              BEQ      |L3.4898|
00131a  f89b1000          LDRB     r1,[r11,#0]  ; flagF
00131e  06c9              LSLS     r1,r1,#27
001320  d50a              BPL      |L3.4920|
                  |L3.4898|
;;;1097   		{
;;;1098   			Modify_A_READ = Imon_value;//??°§
001322  4966              LDR      r1,|L3.5308|
001324  8809              LDRH     r1,[r1,#0]  ; Imon_value
001326  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;1099   			Modify_C_READ = Contr_Current;//???°§
001328  4965              LDR      r1,|L3.5312|
00132a  8809              LDRH     r1,[r1,#0]  ; Contr_Current
00132c  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;1100   			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00132e  7931              LDRB     r1,[r6,#4]  ; g_tModS
001330  78f2              LDRB     r2,[r6,#3]  ; g_tModS
001332  eb012102          ADD      r1,r1,r2,LSL #8
001336  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
                  |L3.4920|
;;;1101   		}
;;;1102   
;;;1103   		if (g_tModS.RxBuf[1] == 0x2F||flag_ADJ_AHCC==1)			   //?°§?ßµ???
001338  282f              CMP      r0,#0x2f
00133a  d003              BEQ      |L3.4932|
00133c  f89b0000          LDRB     r0,[r11,#0]  ; flagF
001340  0680              LSLS     r0,r0,#26
001342  d57b              BPL      |L3.5180|
                  |L3.4932|
;;;1104   		{
;;;1105   			vu16 var16;
;;;1106   			vu32 var32a;
;;;1107   			vu32 var32b;
;;;1108   			
;;;1109   			vu16 var16a;
;;;1110   			vu32 var32c;
;;;1111   			vu32 var32d;
;;;1112   			
;;;1113   			Modify_D_READ = Contr_Current;
001344  485e              LDR      r0,|L3.5312|
001346  8800              LDRH     r0,[r0,#0]  ; Contr_Current
001348  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;1114   			Modify_B_READ = Imon_value;
00134a  485c              LDR      r0,|L3.5308|
00134c  8800              LDRH     r0,[r0,#0]  ; Imon_value
00134e  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;1115   			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
001350  7930              LDRB     r0,[r6,#4]  ; g_tModS
001352  78f1              LDRB     r1,[r6,#3]  ; g_tModS
001354  eb002001          ADD      r0,r0,r1,LSL #8
001358  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;1116   			var32a = Modify_B_ACT;
00135a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00135c  9005              STR      r0,[sp,#0x14]
;;;1117   			var32a = var32a - Modify_A_ACT;
00135e  9805              LDR      r0,[sp,#0x14]
001360  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
001362  1a40              SUBS     r0,r0,r1
001364  9005              STR      r0,[sp,#0x14]
;;;1118   			var32a = var32a << 14;
001366  9805              LDR      r0,[sp,#0x14]
001368  0380              LSLS     r0,r0,#14
00136a  9005              STR      r0,[sp,#0x14]
;;;1119   			var16 = Modify_B_READ - Modify_A_READ;
00136c  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00136e  e000              B        |L3.4978|
                  |L3.4976|
001370  e09d              B        |L3.5294|
                  |L3.4978|
001372  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
001374  1a40              SUBS     r0,r0,r1
001376  9006              STR      r0,[sp,#0x18]
;;;1120   			var32a = var32a / var16;
001378  f8bd1018          LDRH     r1,[sp,#0x18]
00137c  9805              LDR      r0,[sp,#0x14]
00137e  fbb0f0f1          UDIV     r0,r0,r1
001382  9005              STR      r0,[sp,#0x14]
;;;1121   			REG_POWERA1 = var32a;
001384  494b              LDR      r1,|L3.5300|
001386  9805              LDR      r0,[sp,#0x14]
001388  6588              STR      r0,[r1,#0x58]  ; InFlashSave
;;;1122   			var32a = Modify_B_ACT;
00138a  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
00138c  9205              STR      r2,[sp,#0x14]
;;;1123   			var32a = var32a << 14;
00138e  9a05              LDR      r2,[sp,#0x14]
001390  0392              LSLS     r2,r2,#14
001392  9205              STR      r2,[sp,#0x14]
;;;1124   			var32b = Modify_B_READ;
001394  69ea              LDR      r2,[r5,#0x1c]  ; Modify_B_READ
001396  9204              STR      r2,[sp,#0x10]
;;;1125   			var32b = var32b * REG_POWERA1;
001398  9a04              LDR      r2,[sp,#0x10]
00139a  4350              MULS     r0,r2,r0
00139c  9004              STR      r0,[sp,#0x10]
;;;1126   			if (var32a < var32b)
00139e  e9dd2004          LDRD     r2,r0,[sp,#0x10]
0013a2  4290              CMP      r0,r2
0013a4  d20a              BCS      |L3.5052|
;;;1127   			{
;;;1128   				var32b = var32b - var32a;
0013a6  e9dd0204          LDRD     r0,r2,[sp,#0x10]
0013aa  1a80              SUBS     r0,r0,r2
0013ac  9004              STR      r0,[sp,#0x10]
;;;1129   				REG_POWERA_Offset1 = var32b;
0013ae  9804              LDR      r0,[sp,#0x10]
0013b0  6608              STR      r0,[r1,#0x60]  ; InFlashSave
;;;1130   				Polar4 |= 0x01;
0013b2  7920              LDRB     r0,[r4,#4]  ; correct_por
0013b4  f0400001          ORR      r0,r0,#1
0013b8  7120              STRB     r0,[r4,#4]
0013ba  e009              B        |L3.5072|
                  |L3.5052|
;;;1131   			}
;;;1132   			else 
;;;1133   			{
;;;1134   				var32a = var32a - var32b;
0013bc  e9dd0204          LDRD     r0,r2,[sp,#0x10]
0013c0  1a10              SUBS     r0,r2,r0
0013c2  9005              STR      r0,[sp,#0x14]
;;;1135   				REG_POWERA_Offset1 = var32a;
0013c4  9805              LDR      r0,[sp,#0x14]
0013c6  6608              STR      r0,[r1,#0x60]  ; InFlashSave
;;;1136   				Polar4 &= ~0x01;					//?°§????°Í?ßµ???
0013c8  7920              LDRB     r0,[r4,#4]  ; correct_por
0013ca  f0200001          BIC      r0,r0,#1
0013ce  7120              STRB     r0,[r4,#4]
                  |L3.5072|
;;;1137   			}
;;;1138   	//---------------------------------------------------------------------------------//
;;;1139   			var32c = Modify_B_ACT; //???°§ßµ?
0013d0  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0013d2  9002              STR      r0,[sp,#8]
;;;1140   			var32c = var32c - Modify_A_ACT;
0013d4  9a02              LDR      r2,[sp,#8]
0013d6  69a8              LDR      r0,[r5,#0x18]  ; Modify_A_ACT
0013d8  1a10              SUBS     r0,r2,r0
0013da  9002              STR      r0,[sp,#8]
;;;1141   			var32c = var32c << 14;
0013dc  9802              LDR      r0,[sp,#8]
0013de  0380              LSLS     r0,r0,#14
0013e0  9002              STR      r0,[sp,#8]
;;;1142   			var16a=Modify_D_READ-Modify_C_READ;
0013e2  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
0013e4  696a              LDR      r2,[r5,#0x14]  ; Modify_C_READ
0013e6  1a80              SUBS     r0,r0,r2
0013e8  9003              STR      r0,[sp,#0xc]
;;;1143   			var16a=var16a*2;
0013ea  f8bd200c          LDRH     r2,[sp,#0xc]
0013ee  f64f70ff          MOV      r0,#0xffff
0013f2  ea000042          AND      r0,r0,r2,LSL #1
0013f6  9003              STR      r0,[sp,#0xc]
;;;1144   			var32c=var32c/var16a;
0013f8  f8bd200c          LDRH     r2,[sp,#0xc]
0013fc  9802              LDR      r0,[sp,#8]
0013fe  fbb0f0f2          UDIV     r0,r0,r2
001402  9002              STR      r0,[sp,#8]
;;;1145   			SET_POWERA1 = var32c;
001404  9802              LDR      r0,[sp,#8]
001406  65c8              STR      r0,[r1,#0x5c]  ; InFlashSave
;;;1146   			var32c = Modify_B_ACT;
001408  6a6a              LDR      r2,[r5,#0x24]  ; Modify_B_ACT
00140a  9202              STR      r2,[sp,#8]
;;;1147   			var32c = var32c << 14;
00140c  9a02              LDR      r2,[sp,#8]
00140e  0392              LSLS     r2,r2,#14
001410  9202              STR      r2,[sp,#8]
;;;1148   			var32d = SET_POWERA1;
001412  9001              STR      r0,[sp,#4]
;;;1149   			var32d = var32d * (Modify_D_READ*2);
001414  9801              LDR      r0,[sp,#4]
001416  6a2a              LDR      r2,[r5,#0x20]  ; Modify_D_READ
001418  4350              MULS     r0,r2,r0
00141a  0040              LSLS     r0,r0,#1
00141c  9001              STR      r0,[sp,#4]
;;;1150   			if (var32c < var32d)
00141e  e9dd2001          LDRD     r2,r0,[sp,#4]
001422  4290              CMP      r0,r2
001424  d20b              BCS      |L3.5182|
;;;1151   			{
;;;1152   				var32d = var32d - var32c;
001426  e9dd0201          LDRD     r0,r2,[sp,#4]
00142a  1a80              SUBS     r0,r0,r2
00142c  9001              STR      r0,[sp,#4]
;;;1153   				SET_POWERA_Offset1 = var32d;
00142e  9801              LDR      r0,[sp,#4]
001430  6648              STR      r0,[r1,#0x64]  ; InFlashSave
;;;1154   				Polar4 |= 0x04;
001432  7920              LDRB     r0,[r4,#4]  ; correct_por
001434  f0400004          ORR      r0,r0,#4
001438  7120              STRB     r0,[r4,#4]
00143a  e00a              B        |L3.5202|
                  |L3.5180|
00143c  e012              B        |L3.5220|
                  |L3.5182|
;;;1155   			}
;;;1156   			else 
;;;1157   			{
;;;1158   				var32c = var32c - var32d;
00143e  e9dd2001          LDRD     r2,r0,[sp,#4]
001442  1a80              SUBS     r0,r0,r2
001444  9002              STR      r0,[sp,#8]
;;;1159   				SET_POWERA_Offset1 = var32c;
001446  9802              LDR      r0,[sp,#8]
001448  6648              STR      r0,[r1,#0x64]  ; InFlashSave
;;;1160   				Polar4 &= ~0x04;
00144a  7920              LDRB     r0,[r4,#4]  ; correct_por
00144c  f0200004          BIC      r0,r0,#4
001450  7120              STRB     r0,[r4,#4]
                  |L3.5202|
;;;1161   			}
;;;1162   			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
001452  4a18              LDR      r2,|L3.5300|
001454  2128              MOVS     r1,#0x28
001456  4818              LDR      r0,|L3.5304|
001458  f7fffffe          BL       Flash_Write32BitDatas
;;;1163   //			Flash_Write_all ();	
;;;1164   			Flag_DAC_OFF=0;
00145c  6838              LDR      r0,[r7,#0]  ; flagB
00145e  f0200008          BIC      r0,r0,#8
001462  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.5220|
;;;1165   		}
;;;1166   /***********??DAC*******************************************/
;;;1167   		if (g_tModS.RxBuf[1] == 0x0F)			   
001464  7870              LDRB     r0,[r6,#1]  ; g_tModS
001466  280f              CMP      r0,#0xf
001468  d109              BNE      |L3.5246|
;;;1168   		{
;;;1169   			Contr_Laod = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00146a  7931              LDRB     r1,[r6,#4]  ; g_tModS
00146c  78f2              LDRB     r2,[r6,#3]  ; g_tModS
00146e  eb012102          ADD      r1,r1,r2,LSL #8
001472  f8a81000          STRH     r1,[r8,#0]
;;;1170   			Flag_DAC_OFF=1;
001476  6839              LDR      r1,[r7,#0]  ; flagB
001478  f0410108          ORR      r1,r1,#8
00147c  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.5246|
;;;1171   		}
;;;1172   		if (g_tModS.RxBuf[1] == 0x20)			   
00147e  2820              CMP      r0,#0x20
001480  d109              BNE      |L3.5270|
;;;1173   		{
;;;1174   			Contr_Voltage = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
001482  7931              LDRB     r1,[r6,#4]  ; g_tModS
001484  78f2              LDRB     r2,[r6,#3]  ; g_tModS
001486  eb012102          ADD      r1,r1,r2,LSL #8
00148a  4a0e              LDR      r2,|L3.5316|
00148c  8011              STRH     r1,[r2,#0]
;;;1175   			Flag_DAC_OFF=1;
00148e  6839              LDR      r1,[r7,#0]  ; flagB
001490  f0410108          ORR      r1,r1,#8
001494  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.5270|
;;;1176   		}
;;;1177   		if (g_tModS.RxBuf[1] == 0x21)			   
001496  2821              CMP      r0,#0x21
001498  d109              BNE      |L3.5294|
;;;1178   		{
;;;1179   			Contr_Current = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00149a  7930              LDRB     r0,[r6,#4]  ; g_tModS
00149c  78f1              LDRB     r1,[r6,#3]  ; g_tModS
00149e  eb002001          ADD      r0,r0,r1,LSL #8
0014a2  4907              LDR      r1,|L3.5312|
0014a4  8008              STRH     r0,[r1,#0]
;;;1180   			Flag_DAC_OFF=1;
0014a6  6838              LDR      r0,[r7,#0]  ; flagB
0014a8  f0400008          ORR      r0,r0,#8
0014ac  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.5294|
;;;1181   		}
;;;1182   	}
;;;1183   //===================================================================================
;;;1184   }
0014ae  b007              ADD      sp,sp,#0x1c
0014b0  e8bd8ff0          POP      {r4-r11,pc}
;;;1185   //===============================AD÷µ◊™ªª≥…≤‚¡ø÷µ============================================//
                          ENDP

                  |L3.5300|
                          DCD      InFlashSave
                  |L3.5304|
                          DCD      0x080e0000
                  |L3.5308|
                          DCD      Imon_value
                  |L3.5312|
                          DCD      Contr_Current
                  |L3.5316|
                          DCD      Contr_Voltage

                          AREA ||.bss||, DATA, NOINIT, ALIGN=2

                  Correct_Parametet
                          %        84
                  Correct_Strong
                          %        84
                  Run_Control
                          %        196

                          AREA ||.data||, DATA, ALIGN=2

                  DAC_Flag
000000  00                DCB      0x00
                  ADDR
000001  00                DCB      0x00
                  i
000002  0000              DCB      0x00,0x00
                  count
000004  0000              DCB      0x00,0x00
                  countr
000006  0000              DCB      0x00,0x00
                  sumv
                          DCD      0x00000000
                  sumr
                          DCD      0x00000000
                  Modify_A_READ
                          DCD      0x00000000
                  Modify_C_READ
                          DCD      0x00000000
                  Modify_A_ACT
                          DCD      0x00000000
                  Modify_B_READ
                          DCD      0x00000000
                  Modify_D_READ
                          DCD      0x00000000
                  Modify_B_ACT
                          DCD      0x00000000
                  correct_por
                          DCD      0x00000000
00002c  0000              DCB      0x00,0x00

                          AREA ||area_number.8||, DATA, ALIGN=1

                          EXPORTAS ||area_number.8||, ||.data||
                  ADJ_Write
000000  0000              DCB      0x00,0x00

;*** Start embedded assembler ***

#line 1 "..\\drive\\modbus.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REV16|
#line 129 "E:\\Keil_v5\\ARM\\CMSIS\\Include\\core_cmInstr.h"
|__asm___8_modbus_c_bae18981____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REVSH|
#line 144
|__asm___8_modbus_c_bae18981____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
