/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Pin_Ain */
#define Pin_Ain__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_Ain__0__MASK 0x01u
#define Pin_Ain__0__PC CYREG_PRT3_PC0
#define Pin_Ain__0__PORT 3u
#define Pin_Ain__0__SHIFT 0u
#define Pin_Ain__AG CYREG_PRT3_AG
#define Pin_Ain__AMUX CYREG_PRT3_AMUX
#define Pin_Ain__BIE CYREG_PRT3_BIE
#define Pin_Ain__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Ain__BYP CYREG_PRT3_BYP
#define Pin_Ain__CTL CYREG_PRT3_CTL
#define Pin_Ain__DM0 CYREG_PRT3_DM0
#define Pin_Ain__DM1 CYREG_PRT3_DM1
#define Pin_Ain__DM2 CYREG_PRT3_DM2
#define Pin_Ain__DR CYREG_PRT3_DR
#define Pin_Ain__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Ain__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Ain__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Ain__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Ain__MASK 0x01u
#define Pin_Ain__PORT 3u
#define Pin_Ain__PRT CYREG_PRT3_PRT
#define Pin_Ain__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Ain__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Ain__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Ain__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Ain__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Ain__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Ain__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Ain__PS CYREG_PRT3_PS
#define Pin_Ain__SHIFT 0u
#define Pin_Ain__SLW CYREG_PRT3_SLW

/* Pin_Bin */
#define Pin_Bin__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_Bin__0__MASK 0x02u
#define Pin_Bin__0__PC CYREG_PRT3_PC1
#define Pin_Bin__0__PORT 3u
#define Pin_Bin__0__SHIFT 1u
#define Pin_Bin__AG CYREG_PRT3_AG
#define Pin_Bin__AMUX CYREG_PRT3_AMUX
#define Pin_Bin__BIE CYREG_PRT3_BIE
#define Pin_Bin__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Bin__BYP CYREG_PRT3_BYP
#define Pin_Bin__CTL CYREG_PRT3_CTL
#define Pin_Bin__DM0 CYREG_PRT3_DM0
#define Pin_Bin__DM1 CYREG_PRT3_DM1
#define Pin_Bin__DM2 CYREG_PRT3_DM2
#define Pin_Bin__DR CYREG_PRT3_DR
#define Pin_Bin__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Bin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Bin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Bin__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Bin__MASK 0x02u
#define Pin_Bin__PORT 3u
#define Pin_Bin__PRT CYREG_PRT3_PRT
#define Pin_Bin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Bin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Bin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Bin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Bin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Bin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Bin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Bin__PS CYREG_PRT3_PS
#define Pin_Bin__SHIFT 1u
#define Pin_Bin__SLW CYREG_PRT3_SLW

/* Pin_Dec */
#define Pin_Dec__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_Dec__0__MASK 0x08u
#define Pin_Dec__0__PC CYREG_PRT3_PC3
#define Pin_Dec__0__PORT 3u
#define Pin_Dec__0__SHIFT 3u
#define Pin_Dec__AG CYREG_PRT3_AG
#define Pin_Dec__AMUX CYREG_PRT3_AMUX
#define Pin_Dec__BIE CYREG_PRT3_BIE
#define Pin_Dec__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Dec__BYP CYREG_PRT3_BYP
#define Pin_Dec__CTL CYREG_PRT3_CTL
#define Pin_Dec__DM0 CYREG_PRT3_DM0
#define Pin_Dec__DM1 CYREG_PRT3_DM1
#define Pin_Dec__DM2 CYREG_PRT3_DM2
#define Pin_Dec__DR CYREG_PRT3_DR
#define Pin_Dec__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Dec__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Dec__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Dec__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Dec__MASK 0x08u
#define Pin_Dec__PORT 3u
#define Pin_Dec__PRT CYREG_PRT3_PRT
#define Pin_Dec__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Dec__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Dec__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Dec__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Dec__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Dec__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Dec__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Dec__PS CYREG_PRT3_PS
#define Pin_Dec__SHIFT 3u
#define Pin_Dec__SLW CYREG_PRT3_SLW

/* Pin_Inc */
#define Pin_Inc__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_Inc__0__MASK 0x10u
#define Pin_Inc__0__PC CYREG_PRT3_PC4
#define Pin_Inc__0__PORT 3u
#define Pin_Inc__0__SHIFT 4u
#define Pin_Inc__AG CYREG_PRT3_AG
#define Pin_Inc__AMUX CYREG_PRT3_AMUX
#define Pin_Inc__BIE CYREG_PRT3_BIE
#define Pin_Inc__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Inc__BYP CYREG_PRT3_BYP
#define Pin_Inc__CTL CYREG_PRT3_CTL
#define Pin_Inc__DM0 CYREG_PRT3_DM0
#define Pin_Inc__DM1 CYREG_PRT3_DM1
#define Pin_Inc__DM2 CYREG_PRT3_DM2
#define Pin_Inc__DR CYREG_PRT3_DR
#define Pin_Inc__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Inc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Inc__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Inc__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Inc__MASK 0x10u
#define Pin_Inc__PORT 3u
#define Pin_Inc__PRT CYREG_PRT3_PRT
#define Pin_Inc__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Inc__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Inc__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Inc__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Inc__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Inc__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Inc__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Inc__PS CYREG_PRT3_PS
#define Pin_Inc__SHIFT 4u
#define Pin_Inc__SLW CYREG_PRT3_SLW

/* Pin_Aout */
#define Pin_Aout__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_Aout__0__MASK 0x40u
#define Pin_Aout__0__PC CYREG_PRT3_PC6
#define Pin_Aout__0__PORT 3u
#define Pin_Aout__0__SHIFT 6u
#define Pin_Aout__AG CYREG_PRT3_AG
#define Pin_Aout__AMUX CYREG_PRT3_AMUX
#define Pin_Aout__BIE CYREG_PRT3_BIE
#define Pin_Aout__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Aout__BYP CYREG_PRT3_BYP
#define Pin_Aout__CTL CYREG_PRT3_CTL
#define Pin_Aout__DM0 CYREG_PRT3_DM0
#define Pin_Aout__DM1 CYREG_PRT3_DM1
#define Pin_Aout__DM2 CYREG_PRT3_DM2
#define Pin_Aout__DR CYREG_PRT3_DR
#define Pin_Aout__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Aout__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Aout__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Aout__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Aout__MASK 0x40u
#define Pin_Aout__PORT 3u
#define Pin_Aout__PRT CYREG_PRT3_PRT
#define Pin_Aout__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Aout__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Aout__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Aout__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Aout__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Aout__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Aout__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Aout__PS CYREG_PRT3_PS
#define Pin_Aout__SHIFT 6u
#define Pin_Aout__SLW CYREG_PRT3_SLW

/* Pin_Bout */
#define Pin_Bout__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_Bout__0__MASK 0x80u
#define Pin_Bout__0__PC CYREG_PRT3_PC7
#define Pin_Bout__0__PORT 3u
#define Pin_Bout__0__SHIFT 7u
#define Pin_Bout__AG CYREG_PRT3_AG
#define Pin_Bout__AMUX CYREG_PRT3_AMUX
#define Pin_Bout__BIE CYREG_PRT3_BIE
#define Pin_Bout__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Bout__BYP CYREG_PRT3_BYP
#define Pin_Bout__CTL CYREG_PRT3_CTL
#define Pin_Bout__DM0 CYREG_PRT3_DM0
#define Pin_Bout__DM1 CYREG_PRT3_DM1
#define Pin_Bout__DM2 CYREG_PRT3_DM2
#define Pin_Bout__DR CYREG_PRT3_DR
#define Pin_Bout__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Bout__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Bout__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Bout__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Bout__MASK 0x80u
#define Pin_Bout__PORT 3u
#define Pin_Bout__PRT CYREG_PRT3_PRT
#define Pin_Bout__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Bout__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Bout__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Bout__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Bout__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Bout__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Bout__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Bout__PS CYREG_PRT3_PS
#define Pin_Bout__SHIFT 7u
#define Pin_Bout__SLW CYREG_PRT3_SLW

/* isr_Dec1 */
#define isr_Dec1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Dec1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Dec1__INTC_MASK 0x01u
#define isr_Dec1__INTC_NUMBER 0u
#define isr_Dec1__INTC_PRIOR_NUM 7u
#define isr_Dec1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_Dec1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Dec1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Inc1 */
#define isr_Inc1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Inc1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Inc1__INTC_MASK 0x02u
#define isr_Inc1__INTC_NUMBER 1u
#define isr_Inc1__INTC_PRIOR_NUM 7u
#define isr_Inc1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_Inc1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Inc1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Fault */
#define Pin_Fault__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_Fault__0__MASK 0x20u
#define Pin_Fault__0__PC CYREG_PRT3_PC5
#define Pin_Fault__0__PORT 3u
#define Pin_Fault__0__SHIFT 5u
#define Pin_Fault__AG CYREG_PRT3_AG
#define Pin_Fault__AMUX CYREG_PRT3_AMUX
#define Pin_Fault__BIE CYREG_PRT3_BIE
#define Pin_Fault__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Fault__BYP CYREG_PRT3_BYP
#define Pin_Fault__CTL CYREG_PRT3_CTL
#define Pin_Fault__DM0 CYREG_PRT3_DM0
#define Pin_Fault__DM1 CYREG_PRT3_DM1
#define Pin_Fault__DM2 CYREG_PRT3_DM2
#define Pin_Fault__DR CYREG_PRT3_DR
#define Pin_Fault__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Fault__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Fault__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Fault__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Fault__MASK 0x20u
#define Pin_Fault__PORT 3u
#define Pin_Fault__PRT CYREG_PRT3_PRT
#define Pin_Fault__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Fault__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Fault__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Fault__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Fault__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Fault__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Fault__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Fault__PS CYREG_PRT3_PS
#define Pin_Fault__SHIFT 5u
#define Pin_Fault__SLW CYREG_PRT3_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "QuadDec1"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
