<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86RecognizableInstr.h source code [llvm/llvm/utils/TableGen/X86RecognizableInstr.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86Disassembler::RecognizableInstr "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/X86RecognizableInstr.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='X86RecognizableInstr.h.html'>X86RecognizableInstr.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86RecognizableInstr.h - Disassembler instruction spec ----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler Emitter.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains the interface of a single recognizable instruction.</i></td></tr>
<tr><th id="11">11</th><td><i>// Documentation for the disassembler emitter in general can be found in</i></td></tr>
<tr><th id="12">12</th><td><i>//  X86DisassemblerEmitter.h.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_UTILS_TABLEGEN_X86RECOGNIZABLEINSTR_H">LLVM_UTILS_TABLEGEN_X86RECOGNIZABLEINSTR_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_UTILS_TABLEGEN_X86RECOGNIZABLEINSTR_H" data-ref="_M/LLVM_UTILS_TABLEGEN_X86RECOGNIZABLEINSTR_H">LLVM_UTILS_TABLEGEN_X86RECOGNIZABLEINSTR_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="CodeGenTarget.h.html">"CodeGenTarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86DisassemblerTables.h.html">"X86DisassemblerTables.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/X86_INSTR_MRM_MAPPING" data-ref="_M/X86_INSTR_MRM_MAPPING">X86_INSTR_MRM_MAPPING</dfn>     \</u></td></tr>
<tr><th id="27">27</th><td><u>  MAP(C0, 64)                     \</u></td></tr>
<tr><th id="28">28</th><td><u>  MAP(C1, 65)                     \</u></td></tr>
<tr><th id="29">29</th><td><u>  MAP(C2, 66)                     \</u></td></tr>
<tr><th id="30">30</th><td><u>  MAP(C3, 67)                     \</u></td></tr>
<tr><th id="31">31</th><td><u>  MAP(C4, 68)                     \</u></td></tr>
<tr><th id="32">32</th><td><u>  MAP(C5, 69)                     \</u></td></tr>
<tr><th id="33">33</th><td><u>  MAP(C6, 70)                     \</u></td></tr>
<tr><th id="34">34</th><td><u>  MAP(C7, 71)                     \</u></td></tr>
<tr><th id="35">35</th><td><u>  MAP(C8, 72)                     \</u></td></tr>
<tr><th id="36">36</th><td><u>  MAP(C9, 73)                     \</u></td></tr>
<tr><th id="37">37</th><td><u>  MAP(CA, 74)                     \</u></td></tr>
<tr><th id="38">38</th><td><u>  MAP(CB, 75)                     \</u></td></tr>
<tr><th id="39">39</th><td><u>  MAP(CC, 76)                     \</u></td></tr>
<tr><th id="40">40</th><td><u>  MAP(CD, 77)                     \</u></td></tr>
<tr><th id="41">41</th><td><u>  MAP(CE, 78)                     \</u></td></tr>
<tr><th id="42">42</th><td><u>  MAP(CF, 79)                     \</u></td></tr>
<tr><th id="43">43</th><td><u>  MAP(D0, 80)                     \</u></td></tr>
<tr><th id="44">44</th><td><u>  MAP(D1, 81)                     \</u></td></tr>
<tr><th id="45">45</th><td><u>  MAP(D2, 82)                     \</u></td></tr>
<tr><th id="46">46</th><td><u>  MAP(D3, 83)                     \</u></td></tr>
<tr><th id="47">47</th><td><u>  MAP(D4, 84)                     \</u></td></tr>
<tr><th id="48">48</th><td><u>  MAP(D5, 85)                     \</u></td></tr>
<tr><th id="49">49</th><td><u>  MAP(D6, 86)                     \</u></td></tr>
<tr><th id="50">50</th><td><u>  MAP(D7, 87)                     \</u></td></tr>
<tr><th id="51">51</th><td><u>  MAP(D8, 88)                     \</u></td></tr>
<tr><th id="52">52</th><td><u>  MAP(D9, 89)                     \</u></td></tr>
<tr><th id="53">53</th><td><u>  MAP(DA, 90)                     \</u></td></tr>
<tr><th id="54">54</th><td><u>  MAP(DB, 91)                     \</u></td></tr>
<tr><th id="55">55</th><td><u>  MAP(DC, 92)                     \</u></td></tr>
<tr><th id="56">56</th><td><u>  MAP(DD, 93)                     \</u></td></tr>
<tr><th id="57">57</th><td><u>  MAP(DE, 94)                     \</u></td></tr>
<tr><th id="58">58</th><td><u>  MAP(DF, 95)                     \</u></td></tr>
<tr><th id="59">59</th><td><u>  MAP(E0, 96)                     \</u></td></tr>
<tr><th id="60">60</th><td><u>  MAP(E1, 97)                     \</u></td></tr>
<tr><th id="61">61</th><td><u>  MAP(E2, 98)                     \</u></td></tr>
<tr><th id="62">62</th><td><u>  MAP(E3, 99)                     \</u></td></tr>
<tr><th id="63">63</th><td><u>  MAP(E4, 100)                    \</u></td></tr>
<tr><th id="64">64</th><td><u>  MAP(E5, 101)                    \</u></td></tr>
<tr><th id="65">65</th><td><u>  MAP(E6, 102)                    \</u></td></tr>
<tr><th id="66">66</th><td><u>  MAP(E7, 103)                    \</u></td></tr>
<tr><th id="67">67</th><td><u>  MAP(E8, 104)                    \</u></td></tr>
<tr><th id="68">68</th><td><u>  MAP(E9, 105)                    \</u></td></tr>
<tr><th id="69">69</th><td><u>  MAP(EA, 106)                    \</u></td></tr>
<tr><th id="70">70</th><td><u>  MAP(EB, 107)                    \</u></td></tr>
<tr><th id="71">71</th><td><u>  MAP(EC, 108)                    \</u></td></tr>
<tr><th id="72">72</th><td><u>  MAP(ED, 109)                    \</u></td></tr>
<tr><th id="73">73</th><td><u>  MAP(EE, 110)                    \</u></td></tr>
<tr><th id="74">74</th><td><u>  MAP(EF, 111)                    \</u></td></tr>
<tr><th id="75">75</th><td><u>  MAP(F0, 112)                    \</u></td></tr>
<tr><th id="76">76</th><td><u>  MAP(F1, 113)                    \</u></td></tr>
<tr><th id="77">77</th><td><u>  MAP(F2, 114)                    \</u></td></tr>
<tr><th id="78">78</th><td><u>  MAP(F3, 115)                    \</u></td></tr>
<tr><th id="79">79</th><td><u>  MAP(F4, 116)                    \</u></td></tr>
<tr><th id="80">80</th><td><u>  MAP(F5, 117)                    \</u></td></tr>
<tr><th id="81">81</th><td><u>  MAP(F6, 118)                    \</u></td></tr>
<tr><th id="82">82</th><td><u>  MAP(F7, 119)                    \</u></td></tr>
<tr><th id="83">83</th><td><u>  MAP(F8, 120)                    \</u></td></tr>
<tr><th id="84">84</th><td><u>  MAP(F9, 121)                    \</u></td></tr>
<tr><th id="85">85</th><td><u>  MAP(FA, 122)                    \</u></td></tr>
<tr><th id="86">86</th><td><u>  MAP(FB, 123)                    \</u></td></tr>
<tr><th id="87">87</th><td><u>  MAP(FC, 124)                    \</u></td></tr>
<tr><th id="88">88</th><td><u>  MAP(FD, 125)                    \</u></td></tr>
<tr><th id="89">89</th><td><u>  MAP(FE, 126)                    \</u></td></tr>
<tr><th id="90">90</th><td><u>  MAP(FF, 127)</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>// A clone of X86 since we can't depend on something that is generated.</i></td></tr>
<tr><th id="93">93</th><td><b>namespace</b> <span class="namespace">X86Local</span> {</td></tr>
<tr><th id="94">94</th><td>  <b>enum</b> {</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="llvm::X86Local::Pseudo" title='llvm::X86Local::Pseudo' data-ref="llvm::X86Local::Pseudo">Pseudo</dfn>        = <var>0</var>,</td></tr>
<tr><th id="96">96</th><td>    <dfn class="enum" id="llvm::X86Local::RawFrm" title='llvm::X86Local::RawFrm' data-ref="llvm::X86Local::RawFrm">RawFrm</dfn>        = <var>1</var>,</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::X86Local::AddRegFrm" title='llvm::X86Local::AddRegFrm' data-ref="llvm::X86Local::AddRegFrm">AddRegFrm</dfn>     = <var>2</var>,</td></tr>
<tr><th id="98">98</th><td>    <dfn class="enum" id="llvm::X86Local::RawFrmMemOffs" title='llvm::X86Local::RawFrmMemOffs' data-ref="llvm::X86Local::RawFrmMemOffs">RawFrmMemOffs</dfn> = <var>3</var>,</td></tr>
<tr><th id="99">99</th><td>    <dfn class="enum" id="llvm::X86Local::RawFrmSrc" title='llvm::X86Local::RawFrmSrc' data-ref="llvm::X86Local::RawFrmSrc">RawFrmSrc</dfn>     = <var>4</var>,</td></tr>
<tr><th id="100">100</th><td>    <dfn class="enum" id="llvm::X86Local::RawFrmDst" title='llvm::X86Local::RawFrmDst' data-ref="llvm::X86Local::RawFrmDst">RawFrmDst</dfn>     = <var>5</var>,</td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="llvm::X86Local::RawFrmDstSrc" title='llvm::X86Local::RawFrmDstSrc' data-ref="llvm::X86Local::RawFrmDstSrc">RawFrmDstSrc</dfn>  = <var>6</var>,</td></tr>
<tr><th id="102">102</th><td>    <dfn class="enum" id="llvm::X86Local::RawFrmImm8" title='llvm::X86Local::RawFrmImm8' data-ref="llvm::X86Local::RawFrmImm8">RawFrmImm8</dfn>    = <var>7</var>,</td></tr>
<tr><th id="103">103</th><td>    <dfn class="enum" id="llvm::X86Local::RawFrmImm16" title='llvm::X86Local::RawFrmImm16' data-ref="llvm::X86Local::RawFrmImm16">RawFrmImm16</dfn>   = <var>8</var>,</td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="llvm::X86Local::AddCCFrm" title='llvm::X86Local::AddCCFrm' data-ref="llvm::X86Local::AddCCFrm">AddCCFrm</dfn>      = <var>9</var>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::X86Local::MRMDestMem" title='llvm::X86Local::MRMDestMem' data-ref="llvm::X86Local::MRMDestMem">MRMDestMem</dfn>     = <var>32</var>,</td></tr>
<tr><th id="106">106</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcMem" title='llvm::X86Local::MRMSrcMem' data-ref="llvm::X86Local::MRMSrcMem">MRMSrcMem</dfn>      = <var>33</var>,</td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcMem4VOp3" title='llvm::X86Local::MRMSrcMem4VOp3' data-ref="llvm::X86Local::MRMSrcMem4VOp3">MRMSrcMem4VOp3</dfn> = <var>34</var>,</td></tr>
<tr><th id="108">108</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcMemOp4" title='llvm::X86Local::MRMSrcMemOp4' data-ref="llvm::X86Local::MRMSrcMemOp4">MRMSrcMemOp4</dfn>   = <var>35</var>,</td></tr>
<tr><th id="109">109</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcMemCC" title='llvm::X86Local::MRMSrcMemCC' data-ref="llvm::X86Local::MRMSrcMemCC">MRMSrcMemCC</dfn>    = <var>36</var>,</td></tr>
<tr><th id="110">110</th><td>    <dfn class="enum" id="llvm::X86Local::MRMXmCC" title='llvm::X86Local::MRMXmCC' data-ref="llvm::X86Local::MRMXmCC">MRMXmCC</dfn> = <var>38</var>, <dfn class="enum" id="llvm::X86Local::MRMXm" title='llvm::X86Local::MRMXm' data-ref="llvm::X86Local::MRMXm">MRMXm</dfn> = <var>39</var>,</td></tr>
<tr><th id="111">111</th><td>    <dfn class="enum" id="llvm::X86Local::MRM0m" title='llvm::X86Local::MRM0m' data-ref="llvm::X86Local::MRM0m">MRM0m</dfn> = <var>40</var>, <dfn class="enum" id="llvm::X86Local::MRM1m" title='llvm::X86Local::MRM1m' data-ref="llvm::X86Local::MRM1m">MRM1m</dfn> = <var>41</var>, <dfn class="enum" id="llvm::X86Local::MRM2m" title='llvm::X86Local::MRM2m' data-ref="llvm::X86Local::MRM2m">MRM2m</dfn> = <var>42</var>, <dfn class="enum" id="llvm::X86Local::MRM3m" title='llvm::X86Local::MRM3m' data-ref="llvm::X86Local::MRM3m">MRM3m</dfn> = <var>43</var>,</td></tr>
<tr><th id="112">112</th><td>    <dfn class="enum" id="llvm::X86Local::MRM4m" title='llvm::X86Local::MRM4m' data-ref="llvm::X86Local::MRM4m">MRM4m</dfn> = <var>44</var>, <dfn class="enum" id="llvm::X86Local::MRM5m" title='llvm::X86Local::MRM5m' data-ref="llvm::X86Local::MRM5m">MRM5m</dfn> = <var>45</var>, <dfn class="enum" id="llvm::X86Local::MRM6m" title='llvm::X86Local::MRM6m' data-ref="llvm::X86Local::MRM6m">MRM6m</dfn> = <var>46</var>, <dfn class="enum" id="llvm::X86Local::MRM7m" title='llvm::X86Local::MRM7m' data-ref="llvm::X86Local::MRM7m">MRM7m</dfn> = <var>47</var>,</td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="llvm::X86Local::MRMDestReg" title='llvm::X86Local::MRMDestReg' data-ref="llvm::X86Local::MRMDestReg">MRMDestReg</dfn>     = <var>48</var>,</td></tr>
<tr><th id="114">114</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcReg" title='llvm::X86Local::MRMSrcReg' data-ref="llvm::X86Local::MRMSrcReg">MRMSrcReg</dfn>      = <var>49</var>,</td></tr>
<tr><th id="115">115</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcReg4VOp3" title='llvm::X86Local::MRMSrcReg4VOp3' data-ref="llvm::X86Local::MRMSrcReg4VOp3">MRMSrcReg4VOp3</dfn> = <var>50</var>,</td></tr>
<tr><th id="116">116</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcRegOp4" title='llvm::X86Local::MRMSrcRegOp4' data-ref="llvm::X86Local::MRMSrcRegOp4">MRMSrcRegOp4</dfn>   = <var>51</var>,</td></tr>
<tr><th id="117">117</th><td>    <dfn class="enum" id="llvm::X86Local::MRMSrcRegCC" title='llvm::X86Local::MRMSrcRegCC' data-ref="llvm::X86Local::MRMSrcRegCC">MRMSrcRegCC</dfn>    = <var>52</var>,</td></tr>
<tr><th id="118">118</th><td>    <dfn class="enum" id="llvm::X86Local::MRMXrCC" title='llvm::X86Local::MRMXrCC' data-ref="llvm::X86Local::MRMXrCC">MRMXrCC</dfn> = <var>54</var>, <dfn class="enum" id="llvm::X86Local::MRMXr" title='llvm::X86Local::MRMXr' data-ref="llvm::X86Local::MRMXr">MRMXr</dfn> = <var>55</var>,</td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="llvm::X86Local::MRM0r" title='llvm::X86Local::MRM0r' data-ref="llvm::X86Local::MRM0r">MRM0r</dfn> = <var>56</var>, <dfn class="enum" id="llvm::X86Local::MRM1r" title='llvm::X86Local::MRM1r' data-ref="llvm::X86Local::MRM1r">MRM1r</dfn> = <var>57</var>, <dfn class="enum" id="llvm::X86Local::MRM2r" title='llvm::X86Local::MRM2r' data-ref="llvm::X86Local::MRM2r">MRM2r</dfn> = <var>58</var>, <dfn class="enum" id="llvm::X86Local::MRM3r" title='llvm::X86Local::MRM3r' data-ref="llvm::X86Local::MRM3r">MRM3r</dfn> = <var>59</var>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="llvm::X86Local::MRM4r" title='llvm::X86Local::MRM4r' data-ref="llvm::X86Local::MRM4r">MRM4r</dfn> = <var>60</var>, <dfn class="enum" id="llvm::X86Local::MRM5r" title='llvm::X86Local::MRM5r' data-ref="llvm::X86Local::MRM5r">MRM5r</dfn> = <var>61</var>, <dfn class="enum" id="llvm::X86Local::MRM6r" title='llvm::X86Local::MRM6r' data-ref="llvm::X86Local::MRM6r">MRM6r</dfn> = <var>62</var>, <dfn class="enum" id="llvm::X86Local::MRM7r" title='llvm::X86Local::MRM7r' data-ref="llvm::X86Local::MRM7r">MRM7r</dfn> = <var>63</var>,</td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MAP" data-ref="_M/MAP">MAP</dfn>(from, to) MRM_##from = to,</u></td></tr>
<tr><th id="122">122</th><td>    <a class="macro" href="#26" title="MRM_C0 = 64, MRM_C1 = 65, MRM_C2 = 66, MRM_C3 = 67, MRM_C4 = 68, MRM_C5 = 69, MRM_C6 = 70, MRM_C7 = 71, MRM_C8 = 72, MRM_C9 = 73, MRM_CA = 74, MRM_CB = 75, MRM_CC = 76, MRM_CD = 77, MRM_CE = 78, MRM_CF = 79, MRM_D0 = 80, MRM_D1 = 81, MRM_D2 = 82, MRM_D3 = 83, MRM_D4 = 84, MRM_D5 = 85, MRM_D6 = 86, MRM_D7 = 87, MRM_D8 = 88, MRM_D9 = 89, MRM_DA = 90, MRM_DB = 91, MRM_DC = 92, MRM_DD = 93, MRM_DE = 94, MRM_DF = 95, MRM_E0 = 96, MRM_E1 = 97, MRM_E2 = 98, MRM_E3 = 99, MRM_E4 = 100, MRM_E5 = 101, MRM_E6 = 102, MRM_E7 = 103, MRM_E8 = 104, MRM_E9 = 105, MRM_EA = 106, MRM_EB = 107, MRM_EC = 108, MRM_ED = 109, MRM_EE = 110, MRM_EF = 111, MRM_F0 = 112, MRM_F1 = 113, MRM_F2 = 114, MRM_F3 = 115, MRM_F4 = 116, MRM_F5 = 117, MRM_F6 = 118, MRM_F7 = 119, MRM_F8 = 120, MRM_F9 = 121, MRM_FA = 122, MRM_FB = 123, MRM_FC = 124, MRM_FD = 125, MRM_FE = 126, MRM_FF = 127," data-ref="_M/X86_INSTR_MRM_MAPPING">X86_INSTR_MRM_MAPPING</a></td></tr>
<tr><th id="123">123</th><td><u>#undef <a class="macro" href="#121" data-ref="_M/MAP">MAP</a></u></td></tr>
<tr><th id="124">124</th><td>  };</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>enum</b> {</td></tr>
<tr><th id="127">127</th><td>    <dfn class="enum" id="llvm::X86Local::OB" title='llvm::X86Local::OB' data-ref="llvm::X86Local::OB">OB</dfn> = <var>0</var>, <dfn class="enum" id="llvm::X86Local::TB" title='llvm::X86Local::TB' data-ref="llvm::X86Local::TB">TB</dfn> = <var>1</var>, <dfn class="enum" id="llvm::X86Local::T8" title='llvm::X86Local::T8' data-ref="llvm::X86Local::T8">T8</dfn> = <var>2</var>, <dfn class="enum" id="llvm::X86Local::TA" title='llvm::X86Local::TA' data-ref="llvm::X86Local::TA">TA</dfn> = <var>3</var>, <dfn class="enum" id="llvm::X86Local::XOP8" title='llvm::X86Local::XOP8' data-ref="llvm::X86Local::XOP8">XOP8</dfn> = <var>4</var>, <dfn class="enum" id="llvm::X86Local::XOP9" title='llvm::X86Local::XOP9' data-ref="llvm::X86Local::XOP9">XOP9</dfn> = <var>5</var>, <dfn class="enum" id="llvm::X86Local::XOPA" title='llvm::X86Local::XOPA' data-ref="llvm::X86Local::XOPA">XOPA</dfn> = <var>6</var>, <dfn class="enum" id="llvm::X86Local::ThreeDNow" title='llvm::X86Local::ThreeDNow' data-ref="llvm::X86Local::ThreeDNow">ThreeDNow</dfn> = <var>7</var></td></tr>
<tr><th id="128">128</th><td>  };</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <b>enum</b> {</td></tr>
<tr><th id="131">131</th><td>    <dfn class="enum" id="llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</dfn> = <var>1</var>, <dfn class="enum" id="llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</dfn> = <var>2</var>, <dfn class="enum" id="llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</dfn> = <var>3</var>, <dfn class="enum" id="llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</dfn> = <var>4</var></td></tr>
<tr><th id="132">132</th><td>  };</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <b>enum</b> {</td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="llvm::X86Local::VEX" title='llvm::X86Local::VEX' data-ref="llvm::X86Local::VEX">VEX</dfn> = <var>1</var>, <dfn class="enum" id="llvm::X86Local::XOP" title='llvm::X86Local::XOP' data-ref="llvm::X86Local::XOP">XOP</dfn> = <var>2</var>, <dfn class="enum" id="llvm::X86Local::EVEX" title='llvm::X86Local::EVEX' data-ref="llvm::X86Local::EVEX">EVEX</dfn> = <var>3</var></td></tr>
<tr><th id="136">136</th><td>  };</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>enum</b> {</td></tr>
<tr><th id="139">139</th><td>    <dfn class="enum" id="llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</dfn> = <var>1</var>, <dfn class="enum" id="llvm::X86Local::OpSize32" title='llvm::X86Local::OpSize32' data-ref="llvm::X86Local::OpSize32">OpSize32</dfn> = <var>2</var></td></tr>
<tr><th id="140">140</th><td>  };</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>enum</b> {</td></tr>
<tr><th id="143">143</th><td>    <dfn class="enum" id="llvm::X86Local::AdSize16" title='llvm::X86Local::AdSize16' data-ref="llvm::X86Local::AdSize16">AdSize16</dfn> = <var>1</var>, <dfn class="enum" id="llvm::X86Local::AdSize32" title='llvm::X86Local::AdSize32' data-ref="llvm::X86Local::AdSize32">AdSize32</dfn> = <var>2</var>, <dfn class="enum" id="llvm::X86Local::AdSize64" title='llvm::X86Local::AdSize64' data-ref="llvm::X86Local::AdSize64">AdSize64</dfn> = <var>3</var></td></tr>
<tr><th id="144">144</th><td>  };</td></tr>
<tr><th id="145">145</th><td>}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><b>namespace</b> <span class="namespace">X86Disassembler</span> {</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i class="doc">/// RecognizableInstr - Encapsulates all information required to decode a single</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">///   instruction, as extracted from the LLVM instruction tables.  Has methods</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">///   to interpret the information available in the LLVM tables, and to emit the</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">///   instruction into DisassemblerTables.</i></td></tr>
<tr><th id="153">153</th><td><b>class</b> <dfn class="type def" id="llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</dfn> {</td></tr>
<tr><th id="154">154</th><td><b>private</b>:</td></tr>
<tr><th id="155">155</th><td>  <i class="doc">/// The opcode of the instruction, as used in an MCInst</i></td></tr>
<tr><th id="156">156</th><td>  <a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::UID" title='llvm::X86Disassembler::RecognizableInstr::UID' data-ref="llvm::X86Disassembler::RecognizableInstr::UID">UID</dfn>;</td></tr>
<tr><th id="157">157</th><td>  <i class="doc">/// The record from the .td files corresponding to this instruction</i></td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>* <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</dfn>;</td></tr>
<tr><th id="159">159</th><td>  <i class="doc">/// The OpPrefix field from the record</i></td></tr>
<tr><th id="160">160</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</dfn>;</td></tr>
<tr><th id="161">161</th><td>  <i class="doc">/// The OpMap field from the record</i></td></tr>
<tr><th id="162">162</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::OpMap" title='llvm::X86Disassembler::RecognizableInstr::OpMap' data-ref="llvm::X86Disassembler::RecognizableInstr::OpMap">OpMap</dfn>;</td></tr>
<tr><th id="163">163</th><td>  <i class="doc">/// The opcode field from the record; this is the opcode used in the Intel</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">  /// encoding and therefore distinct from the UID</i></td></tr>
<tr><th id="165">165</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Opcode" title='llvm::X86Disassembler::RecognizableInstr::Opcode' data-ref="llvm::X86Disassembler::RecognizableInstr::Opcode">Opcode</dfn>;</td></tr>
<tr><th id="166">166</th><td>  <i class="doc">/// The form field from the record</i></td></tr>
<tr><th id="167">167</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</dfn>;</td></tr>
<tr><th id="168">168</th><td>  <i>// The encoding field from the record</i></td></tr>
<tr><th id="169">169</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Encoding" title='llvm::X86Disassembler::RecognizableInstr::Encoding' data-ref="llvm::X86Disassembler::RecognizableInstr::Encoding">Encoding</dfn>;</td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// The OpSize field from the record</i></td></tr>
<tr><th id="171">171</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</dfn>;</td></tr>
<tr><th id="172">172</th><td>  <i class="doc">/// The AdSize field from the record</i></td></tr>
<tr><th id="173">173</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</dfn>;</td></tr>
<tr><th id="174">174</th><td>  <i class="doc">/// The hasREX_WPrefix field from the record</i></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</dfn>;</td></tr>
<tr><th id="176">176</th><td>  <i class="doc">/// The hasVEX_4V field from the record</i></td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <i class="doc">/// The HasVEX_WPrefix field from the record</i></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <i class="doc">/// The IgnoresVEX_W field from the record</i></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W">IgnoresVEX_W</dfn>;</td></tr>
<tr><th id="182">182</th><td>  <i class="doc">/// Inferred from the operands; indicates whether the L bit in the VEX prefix is set</i></td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</dfn>;</td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// The ignoreVEX_L field from the record</i></td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L">IgnoresVEX_L</dfn>;</td></tr>
<tr><th id="186">186</th><td>  <i class="doc">/// The hasEVEX_L2Prefix field from the record</i></td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix">HasEVEX_L2Prefix</dfn>;</td></tr>
<tr><th id="188">188</th><td>  <i class="doc">/// The hasEVEX_K field from the record</i></td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</dfn>;</td></tr>
<tr><th id="190">190</th><td>  <i class="doc">/// The hasEVEX_KZ field from the record</i></td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ">HasEVEX_KZ</dfn>;</td></tr>
<tr><th id="192">192</th><td>  <i class="doc">/// The hasEVEX_B field from the record</i></td></tr>
<tr><th id="193">193</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::HasEVEX_B" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_B' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_B">HasEVEX_B</dfn>;</td></tr>
<tr><th id="194">194</th><td>  <i class="doc">/// Indicates that the instruction uses the L and L' fields for RC.</i></td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</dfn>;</td></tr>
<tr><th id="196">196</th><td>  <i class="doc">/// The isCodeGenOnly field from the record</i></td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly" title='llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly' data-ref="llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly">IsCodeGenOnly</dfn>;</td></tr>
<tr><th id="198">198</th><td>  <i class="doc">/// The ForceDisassemble field from the record</i></td></tr>
<tr><th id="199">199</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::ForceDisassemble" title='llvm::X86Disassembler::RecognizableInstr::ForceDisassemble' data-ref="llvm::X86Disassembler::RecognizableInstr::ForceDisassemble">ForceDisassemble</dfn>;</td></tr>
<tr><th id="200">200</th><td>  <i>// The CD8_Scale field from the record</i></td></tr>
<tr><th id="201">201</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::CD8_Scale" title='llvm::X86Disassembler::RecognizableInstr::CD8_Scale' data-ref="llvm::X86Disassembler::RecognizableInstr::CD8_Scale">CD8_Scale</dfn>;</td></tr>
<tr><th id="202">202</th><td>  <i>// Whether the instruction has the predicate "In64BitMode"</i></td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Is64Bit" title='llvm::X86Disassembler::RecognizableInstr::Is64Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is64Bit">Is64Bit</dfn>;</td></tr>
<tr><th id="204">204</th><td>  <i>// Whether the instruction has the predicate "In32BitMode"</i></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Is32Bit" title='llvm::X86Disassembler::RecognizableInstr::Is32Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is32Bit">Is32Bit</dfn>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i class="doc">/// The instruction name as listed in the tables</i></td></tr>
<tr><th id="208">208</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</dfn>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i class="doc">/// Indicates whether the instruction should be emitted into the decode</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">  /// tables; regardless, it will be emitted into the instruction info table</i></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted" title='llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted' data-ref="llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted">ShouldBeEmitted</dfn>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i class="doc">/// The operands of the instruction, as listed in the CodeGenInstruction.</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">  /// They are not one-to-one with operands listed in the MCInst; for example,</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">  /// memory operands expand to 5 operands in the MCInst</i></td></tr>
<tr><th id="217">217</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenInstruction.h.html#llvm::CGIOperandList" title='llvm::CGIOperandList' data-ref="llvm::CGIOperandList">CGIOperandList</a>::<a class="type" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo" title='llvm::CGIOperandList::OperandInfo' data-ref="llvm::CGIOperandList::OperandInfo">OperandInfo</a>&gt;* <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Operands" title='llvm::X86Disassembler::RecognizableInstr::Operands' data-ref="llvm::X86Disassembler::RecognizableInstr::Operands">Operands</dfn>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i class="doc">/// The description of the instruction that is emitted into the instruction</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  /// info table</i></td></tr>
<tr><th id="221">221</th><td>  <a class="type" href="X86DisassemblerShared.h.html#InstructionSpecifier" title='InstructionSpecifier' data-ref="InstructionSpecifier">InstructionSpecifier</a>* <dfn class="decl" id="llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</dfn>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i class="doc">/// insnContext - Returns the primary context in which the instruction is</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  ///   valid.</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">  /// <span class="command">@return</span> - The context in which the instruction is valid.</i></td></tr>
<tr><th id="227">227</th><td>  <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="decl" id="_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv" title='llvm::X86Disassembler::RecognizableInstr::insnContext' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv">insnContext</dfn>() <em>const</em>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i class="doc">/// typeFromString - Translates an operand type from the string provided in</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  ///   the LLVM tables to an OperandType for use in the operand specifier.</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">s</span>              - The string, as extracted by calling Rec-&gt;getName()</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  ///                         on a CodeGenInstruction::OperandInfo.</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">hasREX_WPrefix</span> - Indicates whether the instruction has a REX.W</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">  ///                         prefix.  If it does, 32-bit register operands stay</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">  ///                         32-bit regardless of the operand size.</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">OpSize</span>           Indicates the operand size of the instruction.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  ///                         If register size does not match OpSize, then</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">  ///                         register sizes keep their size.</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// <span class="command">@return</span>               - The operand's type.</i></td></tr>
<tr><th id="241">241</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr14typeFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbh" title='llvm::X86Disassembler::RecognizableInstr::typeFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr14typeFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbh">typeFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&amp; <dfn class="local col6 decl" id="56s" title='s' data-type='const std::string &amp;' data-ref="56s">s</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                    <em>bool</em> <dfn class="local col7 decl" id="57hasREX_WPrefix" title='hasREX_WPrefix' data-type='bool' data-ref="57hasREX_WPrefix">hasREX_WPrefix</dfn>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="58OpSize" title='OpSize' data-type='uint8_t' data-ref="58OpSize">OpSize</dfn>);</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i class="doc">/// immediateEncodingFromString - Translates an immediate encoding from the</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  ///   string provided in the LLVM tables to an OperandEncoding for use in</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  ///   the operand specifier.</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">s</span>       - See typeFromString().</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">OpSize</span>  - Indicates whether this is an OpSize16 instruction.</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  ///                  If it is not, then 16-bit immediate operands stay 16-bit.</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// <span class="command">@return</span>        - The operand's encoding.</i></td></tr>
<tr><th id="252">252</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr27immediateEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::immediateEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr27immediateEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">immediateEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="59s" title='s' data-type='const std::string &amp;' data-ref="59s">s</dfn>,</td></tr>
<tr><th id="253">253</th><td>                                                     <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="60OpSize" title='OpSize' data-type='uint8_t' data-ref="60OpSize">OpSize</dfn>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i class="doc">/// rmRegisterEncodingFromString - Like immediateEncodingFromString, but</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  ///   handles operands that are in the REG field of the ModR/M byte.</i></td></tr>
<tr><th id="257">257</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr28rmRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::rmRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr28rmRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">rmRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="61s" title='s' data-type='const std::string &amp;' data-ref="61s">s</dfn>,</td></tr>
<tr><th id="258">258</th><td>                                                      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="62OpSize" title='OpSize' data-type='uint8_t' data-ref="62OpSize">OpSize</dfn>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i class="doc">/// rmRegisterEncodingFromString - Like immediateEncodingFromString, but</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  ///   handles operands that are in the REG field of the ModR/M byte.</i></td></tr>
<tr><th id="262">262</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr28roRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::roRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr28roRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">roRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="63s" title='s' data-type='const std::string &amp;' data-ref="63s">s</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                                      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="64OpSize" title='OpSize' data-type='uint8_t' data-ref="64OpSize">OpSize</dfn>);</td></tr>
<tr><th id="264">264</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr24memoryEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::memoryEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr24memoryEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">memoryEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col5 decl" id="65s" title='s' data-type='const std::string &amp;' data-ref="65s">s</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                                  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="66OpSize" title='OpSize' data-type='uint8_t' data-ref="66OpSize">OpSize</dfn>);</td></tr>
<tr><th id="266">266</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr28relocationEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::relocationEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr28relocationEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">relocationEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col7 decl" id="67s" title='s' data-type='const std::string &amp;' data-ref="67s">s</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                                      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="68OpSize" title='OpSize' data-type='uint8_t' data-ref="68OpSize">OpSize</dfn>);</td></tr>
<tr><th id="268">268</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr32opcodeModifierEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::opcodeModifierEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr32opcodeModifierEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">opcodeModifierEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="69s" title='s' data-type='const std::string &amp;' data-ref="69s">s</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                                          <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="70OpSize" title='OpSize' data-type='uint8_t' data-ref="70OpSize">OpSize</dfn>);</td></tr>
<tr><th id="270">270</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr30vvvvRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::vvvvRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr30vvvvRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">vvvvRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="71s" title='s' data-type='const std::string &amp;' data-ref="71s">s</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                                        <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="72OpSize" title='OpSize' data-type='uint8_t' data-ref="72OpSize">OpSize</dfn>);</td></tr>
<tr><th id="272">272</th><td>  <em>static</em> <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr35writemaskRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::writemaskRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr35writemaskRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">writemaskRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="73s" title='s' data-type='const std::string &amp;' data-ref="73s">s</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                                             <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="74OpSize" title='OpSize' data-type='uint8_t' data-ref="74OpSize">OpSize</dfn>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i class="doc">/// Adjust the encoding type for an operand based on the instruction.</i></td></tr>
<tr><th id="276">276</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr21adjustOperandEncodingERNS0_15OperandEncodingE" title='llvm::X86Disassembler::RecognizableInstr::adjustOperandEncoding' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr21adjustOperandEncodingERNS0_15OperandEncodingE">adjustOperandEncoding</dfn>(<a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> &amp;<dfn class="local col5 decl" id="75encoding" title='encoding' data-type='llvm::X86Disassembler::OperandEncoding &amp;' data-ref="75encoding">encoding</dfn>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <i class="doc">/// handleOperand - Converts a single operand from the LLVM table format to</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  ///   the emitted table format, handling any duplicate operands it encounters</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  ///   and then one non-duplicate.</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">optional</span>             - Determines whether to assert that the</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  ///                               operand exists.</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">operandIndex</span>         - The index into the generated operand table.</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  ///                               Incremented by this function one or more</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  ///                               times to reflect possible duplicate</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  ///                               operands).</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">physicalOperandIndex</span> - The index of the current operand into the</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  ///                               set of non-duplicate ('physical') operands.</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  ///                               Incremented by this function once.</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">numPhysicalOperands</span>  - The number of non-duplicate operands in the</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  ///                               instructions.</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">operandMapping</span>       - The operand mapping, which has an entry for</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  ///                               each operand that indicates whether it is a</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">  ///                               duplicate, and of what.</i></td></tr>
<tr><th id="296">296</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE" title='llvm::X86Disassembler::RecognizableInstr::handleOperand' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE">handleOperand</dfn>(<em>bool</em> <dfn class="local col6 decl" id="76optional" title='optional' data-type='bool' data-ref="76optional">optional</dfn>,</td></tr>
<tr><th id="297">297</th><td>                     <em>unsigned</em> &amp;<dfn class="local col7 decl" id="77operandIndex" title='operandIndex' data-type='unsigned int &amp;' data-ref="77operandIndex">operandIndex</dfn>,</td></tr>
<tr><th id="298">298</th><td>                     <em>unsigned</em> &amp;<dfn class="local col8 decl" id="78physicalOperandIndex" title='physicalOperandIndex' data-type='unsigned int &amp;' data-ref="78physicalOperandIndex">physicalOperandIndex</dfn>,</td></tr>
<tr><th id="299">299</th><td>                     <em>unsigned</em> <dfn class="local col9 decl" id="79numPhysicalOperands" title='numPhysicalOperands' data-type='unsigned int' data-ref="79numPhysicalOperands">numPhysicalOperands</dfn>,</td></tr>
<tr><th id="300">300</th><td>                     <em>const</em> <em>unsigned</em> *<dfn class="local col0 decl" id="80operandMapping" title='operandMapping' data-type='const unsigned int *' data-ref="80operandMapping">operandMapping</dfn>,</td></tr>
<tr><th id="301">301</th><td>                     <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> (*<dfn class="local col1 decl" id="81encodingFromString" title='encodingFromString' data-type='llvm::X86Disassembler::OperandEncoding (*)(const std::string &amp;, uint8_t)' data-ref="81encodingFromString">encodingFromString</dfn>)</td></tr>
<tr><th id="302">302</th><td>                       (<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&amp;,</td></tr>
<tr><th id="303">303</th><td>                        <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="82OpSize" title='OpSize' data-type='uint8_t' data-ref="82OpSize">OpSize</dfn>));</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i class="doc">/// shouldBeEmitted - Returns the shouldBeEmitted field.  Although filter()</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  ///   filters out many instructions, at various points in decoding we</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  ///   determine that the instruction should not actually be decodable.  In</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">  ///   particular, MMX MOV instructions aren't emitted, but they're only</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">  ///   identified during operand parsing.</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">  /// <span class="command">@return</span> - true if at this point we believe the instruction should be</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">  ///   emitted; false if not.  This will return false if filter() returns false</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">  ///   once emitInstructionSpecifier() has been called.</i></td></tr>
<tr><th id="314">314</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15X86Disassembler17RecognizableInstr15shouldBeEmittedEv" title='llvm::X86Disassembler::RecognizableInstr::shouldBeEmitted' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr15shouldBeEmittedEv">shouldBeEmitted</dfn>() <em>const</em> {</td></tr>
<tr><th id="315">315</th><td>    <b>return</b> <a class="member" href="#llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted" title='llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted' data-ref="llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted">ShouldBeEmitted</a>;</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <i class="doc">/// emitInstructionSpecifier - Loads the instruction specifier for the current</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">  ///   instruction into a DisassemblerTables.</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="321">321</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv" title='llvm::X86Disassembler::RecognizableInstr::emitInstructionSpecifier' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv">emitInstructionSpecifier</dfn>();</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i class="doc">/// emitDecodePath - Populates the proper fields in the decode tables</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">  ///   corresponding to the decode paths for this instruction.</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">tables</span> The DisassemblerTables to populate with the decode</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">  ///               decode information for the current instruction.</i></td></tr>
<tr><th id="328">328</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE" title='llvm::X86Disassembler::RecognizableInstr::emitDecodePath' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE">emitDecodePath</dfn>(<a class="type" href="X86DisassemblerTables.h.html#llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</a> &amp;<dfn class="local col3 decl" id="83tables" title='tables' data-type='llvm::X86Disassembler::DisassemblerTables &amp;' data-ref="83tables">tables</dfn>) <em>const</em>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i class="doc">/// Constructor - Initializes a RecognizableInstr with the appropriate fields</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">  ///   from a CodeGenInstruction.</i></td></tr>
<tr><th id="332">332</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">tables</span> The DisassemblerTables that the specifier will be added to.</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">insn</span>   The CodeGenInstruction to extract information from.</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">uid</span>    The unique ID of the current instruction.</i></td></tr>
<tr><th id="336">336</th><td>  <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt" title='llvm::X86Disassembler::RecognizableInstr::RecognizableInstr' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt">RecognizableInstr</dfn>(<a class="type" href="X86DisassemblerTables.h.html#llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</a> &amp;<dfn class="local col4 decl" id="84tables" title='tables' data-type='llvm::X86Disassembler::DisassemblerTables &amp;' data-ref="84tables">tables</dfn>,</td></tr>
<tr><th id="337">337</th><td>                    <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col5 decl" id="85insn" title='insn' data-type='const llvm::CodeGenInstruction &amp;' data-ref="85insn">insn</dfn>,</td></tr>
<tr><th id="338">338</th><td>                    <a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col6 decl" id="86uid" title='uid' data-type='InstrUID' data-ref="86uid">uid</dfn>);</td></tr>
<tr><th id="339">339</th><td><b>public</b>:</td></tr>
<tr><th id="340">340</th><td>  <i class="doc">/// processInstr - Accepts a CodeGenInstruction and loads decode information</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">  ///   for it into a DisassemblerTables if appropriate.</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">tables</span> The DiassemblerTables to be populated with decode</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">  ///               information.</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">insn</span>   The CodeGenInstruction to be used as a source for this</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">  ///               information.</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">uid</span>    The unique ID of the instruction.</i></td></tr>
<tr><th id="348">348</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm15X86Disassembler17RecognizableInstr12processInstrERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt" title='llvm::X86Disassembler::RecognizableInstr::processInstr' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr12processInstrERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt">processInstr</dfn>(<a class="type" href="X86DisassemblerTables.h.html#llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</a> &amp;<dfn class="local col7 decl" id="87tables" title='tables' data-type='llvm::X86Disassembler::DisassemblerTables &amp;' data-ref="87tables">tables</dfn>,</td></tr>
<tr><th id="349">349</th><td>                           <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col8 decl" id="88insn" title='insn' data-type='const llvm::CodeGenInstruction &amp;' data-ref="88insn">insn</dfn>,</td></tr>
<tr><th id="350">350</th><td>                           <a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col9 decl" id="89uid" title='uid' data-type='InstrUID' data-ref="89uid">uid</dfn>);</td></tr>
<tr><th id="351">351</th><td>};</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>} <i>// namespace X86Disassembler</i></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#<span data-ppcond="16">endif</span></u></td></tr>
<tr><th id="358">358</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='DisassemblerEmitter.cpp.html'>llvm/llvm/utils/TableGen/DisassemblerEmitter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
