// Seed: 1269677666
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  module_2 modCall_1 ();
  wire id_3;
  assign module_1.id_2 = 0;
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    input supply0 id_4,
    output uwire id_5
);
  final id_5 = id_0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2;
  assign module_3.id_12 = 0;
endmodule
module module_3 (
    input  wire  id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  logic id_4
    , id_12,
    input  wand  id_5,
    input  wand  id_6,
    output logic id_7,
    input  tri   id_8,
    input  tri0  id_9,
    output tri1  id_10
);
  tri1 id_13;
  and primCall (id_10, id_12, id_13, id_2, id_3, id_4, id_5, id_6, id_8, id_9);
  always begin : LABEL_0
    `define pp_14 0
    id_12 = id_8;
    id_13 = id_6;
    `pp_14 <= id_4;
  end
  final id_7 <= id_6 << 1;
  initial id_12 = 1;
  module_2 modCall_1 ();
endmodule
