[
  {
    "author": [
      {
        "family": "Rabay",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "FTFC’99"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "Paris"
    ],
    "title": [
      "Managing power dissipation in the generation-after-next wireless systems”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Piguet",
        "given": "C."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Invited talk, SympA’99, Symposium Architectures de Machines"
    ],
    "date": [
      "1999-06-08"
    ],
    "location": [
      "Rennes, France"
    ],
    "title": [
      "Parallelism and low-power”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jerraya",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2000-08-14"
    ],
    "location": [
      "Orebro, Sweden"
    ],
    "publisher": [
      "Summer Course"
    ],
    "title": [
      "Hardware/software codesign”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Multi-threshold CMOS digital circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Vittoz",
        "given": "E."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Low Power Electronics Design"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Piguet",
        "given": "C."
      }
    ],
    "pages": [
      "16"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Weak inversion for ultimate low-power logic”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Heer",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "PATMOS 2001"
    ],
    "date": [
      "2001-09-26"
    ],
    "location": [
      "Yverdon"
    ],
    "title": [
      "Designing low-power circuits: an industrial point of view”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Piguet",
        "given": "C."
      },
      {
        "family": "Schuster",
        "given": "C."
      },
      {
        "family": "Nagel",
        "given": "J.-L."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proc. 2nd Northeast Workshop on Circuits and Systems, NewCAS’04"
    ],
    "date": [
      "2004-06-20"
    ],
    "location": [
      "Montréal, Canada"
    ],
    "title": [
      "Optimizing architecture activity and logic depth for static and dynamic power reduction”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brodersen",
        "given": "R.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose, California"
    ],
    "pages": [
      "35–42"
    ],
    "title": [
      "Methods for true power minimization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nose",
        "given": "K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "ASPDAC"
    ],
    "date": [
      "2000-01"
    ],
    "pages": [
      "469–474"
    ],
    "title": [
      "Optimization of Vdd and Vth for low-power and high-speed applications”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Schuster",
        "given": "C."
      },
      {
        "family": "Nagel",
        "given": "J.-L."
      },
      {
        "family": "Piguet",
        "given": "C."
      },
      {
        "family": "Farine",
        "given": "P.-A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2004-09-15"
    ],
    "genre": [
      "Patmos’04,"
    ],
    "location": [
      "Greece"
    ],
    "publisher": [
      "Santorini Island"
    ],
    "title": [
      "Leakage reduction at the architectural level and its application to 16 bit multiplier architectures”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schuster",
        "given": "C."
      },
      {
        "family": "Piguet",
        "given": "C."
      },
      {
        "family": "Nagel",
        "given": "J.-L."
      },
      {
        "family": "Farine",
        "given": "P.-A."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "J. Low-Power Electronics"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "An architecture design methodology for minimal total power consumption at fixed Vdd and Vth”"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Piguet",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1067–1078"
    ],
    "title": [
      "Low-power design of 8-bit embedded CoolRISC microcontroller cores”"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Masgonty",
        "given": "J.-M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1996-09-16"
    ],
    "location": [
      "Neuchâ tel, Switzerland"
    ],
    "pages": [
      "– 96,"
    ],
    "title": [
      "Low-power design of an embedded microprocessor”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Trans. Computer Aided Design of ICs and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "715–722"
    ],
    "title": [
      "Gated clock routing for low-power microprocessor design”"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "PowerChecker",
        "given": "wwwbulldastcom"
      }
    ],
    "citation-number": [
      "15"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      },
      {
        "family": "Bricaud",
        "given": "P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Reuse methodology manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Arm",
        "given": "C."
      },
      {
        "family": "Masgonty",
        "given": "J.-M."
      },
      {
        "family": "Piguet",
        "given": "C."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "cores”, PATMOS 2000"
    ],
    "date": [
      "2000-09-13"
    ],
    "location": [
      "Goettingen, Germany"
    ],
    "title": [
      "Double-latch clocking scheme for low-power I.P"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mosch",
        "given": "Ph"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2000"
    ],
    "note": [
      "ISSCC’00, San Francisco, 7–9 February, 2000, Session 14, paper"
    ],
    "pages": [
      "238–239,"
    ],
    "title": [
      "A 72 μW, 50 MOPS, 1V DSP for a hearing aid chip set”"
    ],
    "type": null,
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Schlett",
        "given": "M."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1998-08"
    ],
    "pages": [
      "44–49"
    ],
    "title": [
      "Trends in embedded microprocessor design”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kuga",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Computer Architecture"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "14–29"
    ],
    "title": [
      "DSNS (dynamically-hazard-resolved, statically-code-scheduled, nonuniform superscalar): yet another superscalar processor architecture”"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Michaud",
        "given": "P."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "SympA’99, Symposium Architectures de Machines"
    ],
    "date": [
      "1999-06-08"
    ],
    "location": [
      "Rennes, France"
    ],
    "title": [
      "La prédiction de branchement”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Omondi",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "22"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The microarchitecture of pipelined and superscalar computers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "L.T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proc. ISSCC’2001"
    ],
    "date": [
      "2001-02-06"
    ],
    "location": [
      "San Francisco"
    ],
    "pages": [
      "230–231"
    ],
    "title": [
      "A scalable performance 32b microprocessor”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rowen",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "CC’84"
    ],
    "title": [
      "A pipelined 32b NMOS microprocessor”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2004-06-21"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "ARC 700 Secrets Revealed”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tran",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2005-05-31"
    ],
    "pages": [
      "1–9"
    ],
    "title": [
      "The MIPS32 24KE core family”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Krewell",
        "given": "K."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2005-05-31"
    ],
    "pages": [
      "1–5"
    ],
    "title": [
      "Multicore showdown”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Perotto",
        "given": "J.-F."
      },
      {
        "family": "Lamothe",
        "given": "C."
      },
      {
        "family": "Arm",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "18"
    ],
    "pages": [
      "986–991"
    ],
    "title": [
      "An 8-bit multitask micropower RISC core”"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "50–54"
    ],
    "title": [
      "Sun’s Big Splash”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Frantz",
        "given": "G."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Micro, November–December"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "52–59"
    ],
    "title": [
      "Digital signal processor trends”"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "31"
    ],
    "type": null,
    "url": [
      "http://www.ceva-dsp.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Halfill",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2005-05-31"
    ],
    "title": [
      "MIPS24KE: better late than never”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2005-03-14"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "ARC’s preconfigured cores”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2004-05-31"
    ],
    "title": [
      "Tensilica tackles bottlenecks”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Verbauwhede",
        "given": "I."
      },
      {
        "family": "Nicol",
        "given": "Ch"
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proc. ISLPED’00, 2000"
    ],
    "date": [
      "0331"
    ],
    "location": [
      "Rapallo, Italy"
    ],
    "title": [
      "Low power DSP’s for wireless communications”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cravotta",
        "given": "R."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "EDN"
    ],
    "date": [
      "2005-04-28"
    ],
    "title": [
      "Targeted DSPs take aim"
    ],
    "type": "article-journal",
    "url": [
      "www.edn.com."
    ]
  },
  {
    "author": [
      {
        "family": "David",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Low power electronics design"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "C. Piguet",
        "particle": "ed."
      }
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Low-power reconfigurable processors”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rampogna",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Low power electronics design"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "C. Piguet",
        "particle": "ed."
      }
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "MACGIC, a low-power, re-configurable DSP”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Reconfigurable processing: the solution to low-power programmable DSP”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Verbauwhede",
        "given": "I."
      },
      {
        "family": "Piguet",
        "given": "C."
      },
      {
        "family": "Schaumont",
        "given": "P."
      },
      {
        "family": "Kienhuis",
        "given": "B."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Embedded Tutorial, Proc. DATE’04",
      "Paper"
    ],
    "date": [
      "2004-02-16"
    ],
    "location": [
      "Paris"
    ],
    "pages": [
      "988–995"
    ],
    "title": [
      "Architectures and design techniques for energy-efficient embedded DSP and multimedia processing”"
    ],
    "type": "article-journal",
    "volume": [
      "7G"
    ]
  },
  {
    "author": [
      {
        "family": "Baron",
        "given": "M."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2004-01-18"
    ],
    "title": [
      "2004: top features, low power”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cravotta",
        "given": "R."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "EDN"
    ],
    "date": [
      "2004",
      "2004-04-29"
    ],
    "pages": [
      "49–67"
    ],
    "title": [
      "DSP directory”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Microprocessor Rep"
    ],
    "date": [
      "2003-10-14"
    ],
    "title": [
      "PicoChip makes a big MAC”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2/3"
    ],
    "title": [
      "CMOS design near the limit of scaling"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "citation-number": [
      "2"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors, public.itrs.net"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Meyerson",
        "given": "B."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Keynote presentation, 42nd annual DesignAutomation Conference,Anaheim"
    ],
    "date": [
      "2005-06"
    ],
    "location": [
      "CA"
    ],
    "title": [
      "How does one define “Technology” Now That Classical Scaling is Dead?”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I.E."
      },
      {
        "family": "Sproull",
        "given": "R.F."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Advanced Research in VLSI, Proceedings of the 1991 University of California"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Cruz, Conference, Sequin, C.H. ed"
    ],
    "pages": [
      "1–16"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Logical Effort: Designing for Speed on the Back of an Envelope"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I.E."
      },
      {
        "family": "Sproull",
        "given": "R.F."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Morgan Kaufmann Pub"
    ],
    "title": [
      "Logical Effort Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1983-12"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Timing Models for MOS Circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Rubenstein",
        "given": "J."
      },
      {
        "family": "Penfield",
        "given": "P."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "202–211"
    ],
    "title": [
      "Signal Delay in RC Networks"
    ],
    "type": "article-journal",
    "volume": [
      "Cad-2(3"
    ]
  },
  {
    "author": [
      {
        "family": "Hodges",
        "given": "D."
      },
      {
        "family": "Jackson",
        "given": "H."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Analysis and Design of Digital Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–594"
    ],
    "title": [
      "Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Principles of CMOS VLSI Design A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Barnes",
        "given": "E.R."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Journal of Parallel and Distributed Computing"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "716–728"
    ],
    "title": [
      "On Implementing Addition in VLSI Technology"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "P."
      },
      {
        "family": "Dunlop",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "1985-11"
    ],
    "pages": [
      "326–328"
    ],
    "title": [
      "TILOS: A Posynomial Programming Approach to Transistor Sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sundararajan",
        "given": "V."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      },
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "568–581"
    ],
    "title": [
      "Fast and Exact Transistor Sizing Based on Iterative Relaxation"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Sapatnekar",
        "given": "S.Timing"
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transaction on VLSI Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "754–758"
    ],
    "title": [
      "Comparison of High-Performance VLSI Adders in Energy-Delay Space”"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Strenski",
        "given": "P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Unified Methodology for Resolving Power-Performance Tradeoffs at the Micro-achitectural and Circuit Levels”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "V.",
        "given": "Zyuban"
      },
      {
        "family": "Strenski",
        "given": "P."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5/6"
    ],
    "title": [
      "Balancing Hardware Intensity in Microprocessor Pipelines"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Markovic",
        "given": "D."
      },
      {
        "family": "Nikolic",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the 28th European Solid-State Circuits Conference, ESSCIRC’2002"
    ],
    "date": [
      "September 24–26, 2002"
    ],
    "location": [
      "Florence, Italy"
    ],
    "pages": [
      "211–214"
    ],
    "title": [
      "Energy-Delay Tradeoffs in Combinational Logic using Gate Sizing and Supply Voltage Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Markovic",
        "given": "D."
      },
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Nikolic",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1282–1293"
    ],
    "title": [
      "Methods for True Energy-Performance Optimization"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Hofstee",
        "given": "H.P."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "14–16"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Power-constrained microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "European Solid-State Circuits Conference"
    ],
    "date": [
      "September 16–18, 2003"
    ],
    "location": [
      "Estoril, Portugal"
    ],
    "title": [
      "Energy Minimization Method for Optimal Energy-Delay Extraction”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Transaction on VLSI Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "122–134"
    ],
    "title": [
      "Energy Optimization of Pipelined Digital Systems Using Circuit Sizing and Supply Scaling"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P.M."
      },
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1973-08"
    ],
    "pages": [
      "786–793"
    ],
    "title": [
      "A parallel algorithm for the efficient solution of a general class of recurrence equations”"
    ],
    "type": "article-journal",
    "volume": [
      "C-22(8"
    ]
  },
  {
    "author": [
      {
        "family": "Boyd",
        "given": "S."
      },
      {
        "family": "Vandenberghe",
        "given": "L."
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Convex Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "C.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2001-02"
    ],
    "pages": [
      "232–233, 451"
    ],
    "title": [
      "Physical design of a fourth-generation POWER GHz microprocessor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Heald",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1526–1538"
    ],
    "title": [
      "A third generation SPARC V9 microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Hofstee",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "92–93"
    ],
    "title": [
      "A 1-GHz single-issue 64b powerPC processor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2001-02"
    ],
    "pages": [
      "240–241"
    ],
    "title": [
      "A 1.2GHz Alpha microprocessor with 44.8GB/s chip pin bandwidth”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S.D."
      },
      {
        "family": "Colon-Bonet",
        "given": "G."
      },
      {
        "family": "Fischer",
        "given": "T."
      },
      {
        "family": "Riedlinger",
        "given": "R."
      },
      {
        "family": "Sullivan",
        "given": "T.J."
      },
      {
        "family": "Grutkowski",
        "given": "T."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1448–1460"
    ],
    "title": [
      "The implementation of the Itanium 2 microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Stinson",
        "given": "J."
      },
      {
        "family": "Rusu",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "252–253"
    ],
    "title": [
      "A 1.5GHz third generation Itanium processor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ando",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "246–247, 491"
    ],
    "title": [
      "A 1.3GHz fifth generation SPARC64 microprocessor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "186–187"
    ],
    "title": [
      "Implementation of a 4th-generation 1.8GHz dual-core SPARC V9 microprocessor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gronowski",
        "given": "P.E."
      },
      {
        "family": "Bowhill",
        "given": "W.J."
      },
      {
        "family": "Preston",
        "given": "W.J."
      },
      {
        "family": "Gowan",
        "given": "R.P."
      },
      {
        "family": "M.K.",
        "given": "Allmon"
      },
      {
        "given": "R.L."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "676–686"
    ],
    "title": [
      "High-performance microprocessor design”"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "family": "Stackhouse",
        "given": "B."
      },
      {
        "family": "Grutkowski",
        "given": "T."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "182–183, 592"
    ],
    "title": [
      "The implementation of a 2-core multithreaded Itanium family processor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I.E."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Comm. ACM"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "720–738"
    ],
    "title": [
      "Micropipelines”"
    ],
    "type": "article-journal",
    "volume": [
      "32",
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Gilbert",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Design"
    ],
    "date": [
      "1998-10"
    ],
    "pages": [
      "247–252"
    ],
    "title": [
      "AMULET3: a high-performance self-timed ARM microprocessor”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5/6"
    ],
    "pages": [
      "567–584"
    ],
    "title": [
      "Clocking and clocked storage elements in a multi-gigahertz environment”"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Burleson",
        "given": "W.P."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      },
      {
        "family": "Klass",
        "given": "F."
      },
      {
        "family": "Liu",
        "given": "W."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "464–467"
    ],
    "title": [
      "Wave-pipelining: A tutorial and research survey”"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Huang",
        "given": "S.C."
      },
      {
        "family": "Nadir",
        "given": "J."
      },
      {
        "family": "Chu",
        "given": "C.-H."
      },
      {
        "family": "Stinson",
        "given": "J.C."
      },
      {
        "family": "Ilkbahar",
        "given": "A."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "U.S. Patent"
    ],
    "date": [
      "1996-05"
    ],
    "issue": [
      "5,517,136"
    ],
    "title": [
      "Opportunistic time-borrowing domino logic”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Mule’",
        "given": "A.V."
      },
      {
        "family": "Glytsis",
        "given": "E.N."
      },
      {
        "family": "Gaylord",
        "given": "T.K."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integration Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Electrical and Optical Clock Distribution Networks for Gigascale Microprocessors”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S.H."
      },
      {
        "family": "Tan",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "880–895"
    ],
    "title": [
      "Clocking schemes for high-speed digital systems”"
    ],
    "type": "article-journal",
    "volume": [
      "C-35(10"
    ]
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Stojanovic",
        "given": "V.M."
      },
      {
        "family": "Markovic",
        "given": "D.M."
      },
      {
        "family": "Nedovic",
        "given": "N.M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "Digital system clocking: high-performance and low-power aspects"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "2003-06"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of California Davis"
    ],
    "title": [
      "Clocked storage elements for high-performance applications”"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Dobberpuhl",
        "given": "D.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1555–1567"
    ],
    "title": [
      "A 200-MHz 64-b dual-issue CMOS microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "536–548"
    ],
    "title": [
      "Comparative analysis of master–slave latches and flip-flops for high-performance and low-power systems”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "62–70"
    ],
    "title": [
      "High-speed CMOS circuit technique”"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "citation-number": [
      "23"
    ],
    "date": [
      "1985-03-29"
    ],
    "publisher": [
      "IBM Corporation"
    ],
    "title": [
      "LSSD Rules and Applications, Manual 3531, Release 59.0"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gerosa",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1440–1452"
    ],
    "title": [
      "A 2.2W, 80MHz superscalar RISC microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Partovi",
        "given": "H."
      },
      {
        "family": "Burd",
        "given": "R."
      },
      {
        "family": "Salim",
        "given": "U."
      },
      {
        "family": "Weber",
        "given": "F."
      },
      {
        "family": "DiGregorio",
        "given": "L."
      },
      {
        "family": "Draper",
        "given": "D."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "1996-02"
    ],
    "pages": [
      "138–139"
    ],
    "title": [
      "Flow-through latch and edge-triggered flip-flop hybrid elements”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gieseke",
        "given": "B.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "1997-02"
    ],
    "pages": [
      "176–177"
    ],
    "title": [
      "A 600MHz superscalar RISC microprocessor with out-of-order execution”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "D.W."
      },
      {
        "family": "Benschneider",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Clocking design and analysis for a 600-MHz Alpha microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Matsui",
        "given": "M."
      },
      {
        "family": "Hara",
        "given": "H."
      },
      {
        "family": "Uetani",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1482–1490"
    ],
    "title": [
      "A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme”"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Klass",
        "given": "F."
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "1998-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "108–109"
    ],
    "title": [
      "Semi-dynamic and dynamic flip-flops with embedded logic”, Symp. on VLSI Circuits, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Klass",
        "given": "F."
      },
      {
        "family": "Amir",
        "given": "C."
      },
      {
        "family": "Das",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "712–716"
    ],
    "title": [
      "A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Design"
    ],
    "date": [
      "2000-09"
    ],
    "pages": [
      "323–326"
    ],
    "title": [
      "Dynamic flip-flop with improved power”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Walker",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "342–343"
    ],
    "title": [
      "A clock skew absorbing flip-flop”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Sachdev",
        "given": "M."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Int. Symp. Low Power Electronics and Design, Dig"
    ],
    "date": [
      "2001-08"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "147–152"
    ],
    "title": [
      "Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Earl",
        "given": "J."
      }
    ],
    "citation-number": [
      "34"
    ],
    "date": [
      "1965"
    ],
    "genre": [
      "IBM Tech. Disclosure Bull.,"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "909–910"
    ],
    "title": [
      "Latched carry-save adder”"
    ],
    "type": null,
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Krambeck",
        "given": "R.H."
      },
      {
        "family": "Lee",
        "given": "C.M."
      },
      {
        "family": "Law",
        "given": "H.-F.S."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "614–619"
    ],
    "title": [
      "High-speed compact circuits with CMOS”"
    ],
    "type": "article-journal",
    "volume": [
      "SC-17(3"
    ]
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Kovijanic",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proc. FTCS-14: 14th IEEE Int. Conf. on Fault-Tolerant Computing"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "50–55"
    ],
    "title": [
      "On testability of CMOS-domino logic”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "N. Nedovic and V. G. Oklobdzija [37] Harris, D.; Horowitz, M."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1702–1711"
    ],
    "title": [
      "Skew-tolerant domino circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Nogawa",
        "given": "M."
      },
      {
        "family": "Ohtomo",
        "given": "Y."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "702–706"
    ],
    "title": [
      "A data-transition look-ahead DFF circuit for statistical reduction in power consumption"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Kong",
        "given": "B.-S."
      },
      {
        "family": "Kim",
        "given": "S.-S."
      },
      {
        "family": "Jun",
        "given": "J.-H."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "290–291, 465"
    ],
    "title": [
      "Conditional capture flip-flop technique for statistical power reduction”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proc. 13th Symp. Integrated Circuits and Systems Design"
    ],
    "date": [
      "2000-09"
    ],
    "pages": [
      "211–215"
    ],
    "title": [
      "Improved hybrid latch flip-flop design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "577–590"
    ],
    "title": [
      "Dual-edge triggered storage elements and clocking strategy for low-power systems”"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Llopis",
        "given": "R.P."
      },
      {
        "family": "Sachdev",
        "given": "M."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Int. Simp. Low Power Electronics and Design, Dig. Tech. Papers"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "341–345"
    ],
    "title": [
      "Low power, testable dual edge triggered flip-flops”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Aleksic",
        "given": "M."
      },
      {
        "family": "Walker",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proc. 28th European Solid-State Circuits Conf"
    ],
    "date": [
      "2002-09"
    ],
    "pages": [
      "399–402"
    ],
    "title": [
      "Alow power symmetrically pulsed dual edge-triggered flip-flop”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nikolic",
        "given": "B."
      },
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Jia",
        "given": "Wenyan"
      },
      {
        "family": "Chiu",
        "given": "J."
      },
      {
        "family": "Leung",
        "given": "M."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers"
    ],
    "date": [
      "1999-02"
    ],
    "pages": [
      "282–283"
    ],
    "title": [
      "Sense amplifier-based flip-flop”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G.F.L.I.P.-F.L.O.P."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "2001-05-15"
    ],
    "issue": [
      "6,232,810"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Archer",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1987-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "32–33"
    ],
    "title": [
      "A 32 b CMOS microprocessor with on-chip instruction and data caching and memory management”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1987-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "30–31"
    ],
    "title": [
      "A 32 b microprocessor with on-chip 2Kbyte instruction cache”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Weiss",
        "given": "D."
      },
      {
        "family": "Wuu",
        "given": "J.J."
      },
      {
        "family": "Chin",
        "given": "V."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "112–113"
    ],
    "title": [
      "The on-chip 3 MB subarray based 3rd-level cache on an Itanium microprocessor”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "496–497"
    ],
    "title": [
      "A 0.13 μm triple-Vt 9 MB third level on-die cache for the Itanium 2 processor”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wuu",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2005-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "488–489"
    ],
    "title": [
      "The asynchronous 24 MB on-chip level-3 cache for a dual-core Itanium -family processor”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bradley",
        "given": "D."
      },
      {
        "family": "Mahoney",
        "given": "P."
      },
      {
        "family": "Stackhouse",
        "given": "B."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "110–111"
    ],
    "title": [
      "The 16 kB single-cycle read access cache on a next-generation 64 b Itanium microprocessor”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Riedlinger",
        "given": "R."
      },
      {
        "family": "Grutkowski",
        "given": "T."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "418–419"
    ],
    "title": [
      "The high-bandwidth 256 kB 2nd level cache on an Itanium microprocessor”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lohstroh",
        "given": "J."
      },
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "Groot",
        "given": "J.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "803–807"
    ],
    "title": [
      "Worst-case static noise margin criteria for logic circuits and their mathematical equivalence”"
    ],
    "type": "article-journal",
    "volume": [
      "SC-18(6"
    ]
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A.J."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "658–665"
    ],
    "title": [
      "The impact of intrinsic device fluctuations on CMOS SRAM cell stability”"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "List",
        "given": "F.J."
      },
      {
        "family": "Lohstroh",
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "748–754"
    ],
    "title": [
      "Static-noise margin analysis of MOS SRAM cells”"
    ],
    "type": "article-journal",
    "volume": [
      "SC-22(5"
    ]
  },
  {
    "author": [
      {
        "family": "Hirose",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1068–1074"
    ],
    "title": [
      "A 20-ns 4-Mb CMOS SRAM with hierarchical word decoding architecture”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1887–1895"
    ],
    "title": [
      "A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "B.S.",
        "given": "Amrutur"
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1506–1515"
    ],
    "title": [
      "Fast low-power decoders for RAMs”"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Sasaki",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1219–1225"
    ],
    "title": [
      "A 9-ns 1-Mbit CMOS SRAM”"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Sasaki",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1075–1081"
    ],
    "title": [
      "A 23-ns 4-Mb CMOS SRAM with 0.2-μA standby current”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1564–1570"
    ],
    "title": [
      "An 18-Mb, 12.3-GB/s CMOS pipeline-burst cache SRAM with 1.54 Gb/s/pin”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Flannagan",
        "given": "S.T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1049–1056"
    ],
    "title": [
      "8-ns CMOS 64 K × 4 and 256 K×1 SRAM’s”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "Beers",
        "given": "P.J.",
        "particle": "van"
      },
      {
        "family": "Ontrop",
        "given": "H."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "525–536"
    ],
    "title": [
      "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM’s”"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "T.N.",
        "given": "Blalock"
      },
      {
        "family": "Jaeger",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "542–548"
    ],
    "title": [
      "A high-speed clamped bit-line current-mode sense amplifier”"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "490–504"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "The future of wires"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Tzartzanis"
      },
      {
        "family": "Walker",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "506–507"
    ],
    "title": [
      "A differential current-mode sensing method for highnoise immunity, single-ended register files”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Agawa",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "726–734"
    ],
    "title": [
      "A bitline leakage compensation scheme for low-voltage SRAMs”"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "755–761"
    ],
    "title": [
      "A 4.5-GHz 130-nm 32-kB L0 cache with a leakage-tolerant self reversebias bitline scheme”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "T.I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1577–1585"
    ],
    "title": [
      "A 2-ns Cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture”"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Nakamura",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "1994-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "258–259"
    ],
    "title": [
      "A 220 MHz pipelined 16 Mb BiCMOS SRAM with PLL proportional self-timing generator”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "McIntyre",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "52–59"
    ],
    "title": [
      "A 4-MB on-chip L2 cache for a 90-nm 1.6-GHz 64-bit microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Schuster",
        "given": "S.E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "704–712"
    ],
    "title": [
      "A 15-ns CMOS 64 K RAM”"
    ],
    "type": "article-journal",
    "volume": [
      "SC-21(5"
    ]
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B.S."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1208–1219"
    ],
    "title": [
      "A replica technique for wordline and sense control in low-power SRAM’s”"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Sekiyama",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "1990-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "53–54"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A 1 V operating 256-Kbit FULL CMOS SRAM”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1519–1524"
    ],
    "title": [
      "A 1-V TFT-load SRAM using a two-step word-voltage method”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Mai",
        "given": "K.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1659–1671"
    ],
    "title": [
      "Low-power SRAM design using half-swing pulse-mode techniques”"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Alowersson",
        "given": "J."
      },
      {
        "family": "Andersson",
        "given": "P."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "1995-10"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "60–61"
    ],
    "title": [
      "SRAM cells for low-power write in buffer memories”, Symp. on Low Power Electronics Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hattori",
        "given": "S."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "46–47"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "90% write power saving SRAM using sense-amplifying memory cell”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tzartzanis",
        "given": "N."
      },
      {
        "family": "Athas",
        "given": "W."
      },
      {
        "family": "Svensson",
        "given": "L."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proc. Eur"
    ],
    "date": [
      "2000-09"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "pages": [
      "336–339"
    ],
    "publisher": [
      "Solid-State Circuits Conf"
    ],
    "title": [
      "A low-power SRAM with resonantly powered data, address, word, and bit lines”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "family": "Nagano",
        "given": "T."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "552–557"
    ],
    "title": [
      "Driving source-line cell architecture for sub-1-V high-speed low-power applications”"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Yamauchi",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "1996-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "126–127"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A 0.8 V/100 MHz/sub-5 mW-operated mega-bit SRAM cell architecture with charge-recycle offset-source driving (OSD) scheme”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B.S."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "37"
    ],
    "date": [
      "1994-10"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "92–93"
    ],
    "title": [
      "Techniques to reduce power in fast wide memories”, Symp. on low power electronics Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Matsumiya",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1497–1503"
    ],
    "title": [
      "A 15-ns 16-Mb CMOS SRAM with interdigitated bit-line architecture”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "319–328"
    ],
    "title": [
      "A single-Vt low-leakage gated-ground cache for deep submicron”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1952–1957"
    ],
    "title": [
      "16.7-fA/cell tunnel-leakage-suppressed 16-Mb SRAM for handling cosmic-ray-induced multierrors”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "684–693"
    ],
    "title": [
      "A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications”"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proc. Int. Symp. on Low Power Electronics and Design"
    ],
    "date": [
      "2005-08"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "14–19"
    ],
    "title": [
      "Effectiveness of low power dual-Vt designs in nano-scale technologies under process parameter variations”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Itaka",
        "given": "Y."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "43"
    ],
    "date": [
      "1998-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "140–141"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "Dynamic leakage cut-off scheme for low-voltage SRAM’s”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44"
    ],
    "date": [
      "1996-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "132–133"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A deep sub-V, single power-supply SRAM cell with multi-VT , boosted storage node and dynamic load”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "45"
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "508–509"
    ],
    "title": [
      "A90 nm dual-port SRAM with 2.04 μm2 8 T-thin cell using dynamicallycontrolled column bias scheme”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "186–194"
    ],
    "title": [
      "A 300-MHz 25-μA/Mb-leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor”"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "47"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "251–252"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A pico-joule class, 1 GHz, 32 KByte × 64 b DSP SRAM with self reverse bias”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parke",
        "given": "S.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1694–1703"
    ],
    "title": [
      "Design for suppression of gate-induced drain leakage in LDD MOSFET’s using a quasi-two-dimensional analytical model”"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Schroder",
        "given": "D.K."
      },
      {
        "family": "Babcock",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing”"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "50"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "170–173"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "0.4-V logic library friendly SRAM array using rectangular-diffusion cell and delta-boosted-array-voltage scheme”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "51"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "292–293"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A transregional CMOS SRAM with single, logic VDD and dynamic power rails”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52"
    ],
    "date": [
      "2005-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "474–475"
    ],
    "title": [
      "A 3-GHz 70 Mb SRAM in 65 nm CMOS technology with integrated column-based dynamic power supply”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits, Feb"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "21–27"
    ],
    "title": [
      "Twisted bit-line architectures for multi-megabit DRAM’s”"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "54"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Takeda",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1631–1640"
    ],
    "title": [
      "A 16-Mb 400-MHz loadless CMOS four-transistor SRAM macro”"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "May",
        "given": "T."
      },
      {
        "family": "Woods",
        "given": "M."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1979-01"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Alpha-particle-induced soft errors in dynamic memories”"
    ],
    "type": "article-journal",
    "volume": [
      "ED-26(1"
    ]
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "J.F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–129"
    ],
    "title": [
      "Special Issue on “Terestrial cosmic rays and soft errors”"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Tosaka",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "IEEE Electron Dev. Letters"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "89–91"
    ],
    "title": [
      "Simple method for estimating neutron-induced soft error rates based on modified BGR model”"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Sato",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1571–1579"
    ],
    "title": [
      "A 500-MHz pipelined burst SRAM with improved SER immunity”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "60"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "255–258"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "Cosmic-ray multi-error immunity for SRAM, based on analysis of the parasitic bipolar effect”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "61"
    ],
    "date": [
      "2005-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "484–485"
    ],
    "title": [
      "0.3 to 1.5 V embedded SRAM with device-fluctuation-tolerant accesscontrol and cosmic-ray-immune hidden-ECC scheme”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kalter",
        "given": "H.L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1118–1128"
    ],
    "title": [
      "A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Henkels",
        "given": "W.H."
      },
      {
        "family": "Hwang",
        "given": "W."
      },
      {
        "family": "Joshi",
        "given": "R.V."
      }
    ],
    "citation-number": [
      "63"
    ],
    "date": [
      "1997-06"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "41–42"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A 500 MHz 32-word × 64-bit 8-port selfresetting CMOS register file and associated dynamic-to-static latch”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Murabayashi",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "298–302"
    ],
    "title": [
      "3.3-V BiCMOS circuit techniques for a 120-MHz RISC microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Fetzer",
        "given": "E.S."
      },
      {
        "family": "Orton",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "65"
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "420–421"
    ],
    "title": [
      "A fully-bypassed 6-issue integer datapath and register file on an itanium microprocessor”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Golden",
        "given": "M."
      },
      {
        "family": "Partovi",
        "given": "H."
      }
    ],
    "citation-number": [
      "66"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "105–108"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A 500 MHz, write-bypassed, 88-entry, 90-bit register file”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tzartzanis",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "67"
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "416–417"
    ],
    "title": [
      "A 34 word × 64 b 10R/6W write-through self-timed dual-supplyvoltage register file”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tzartzanis",
        "given": "N."
      },
      {
        "family": "Walker",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Design"
    ],
    "date": [
      "2003-10"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "107–110"
    ],
    "title": [
      "A transparent voltage conversion method and its application to a dual-supply-voltage register file”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lev",
        "given": "L.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1227–1238"
    ],
    "title": [
      "A 64-b microprocessor with multimedia support”"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Asato",
        "given": "C."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1254–1258"
    ],
    "title": [
      "A 14-port 3.8-ns 116-word 64-b read-renaming register file”"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "71"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "320–321"
    ],
    "publisher": [
      "Symp. of VLSI Circuits"
    ],
    "title": [
      "A leakage-tolerant dynamic register file using leakage bypass with stack forcing (LBFS) and source follower NMOS (SFN) techniques”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Krishnamurthy",
        "given": "R.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "624–632"
    ],
    "title": [
      "A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file”"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "note": [
      "Key word: Placement."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Smith",
        "given": "M."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "755–780"
    ],
    "title": [
      "A parallel bottom-up clustering algorithm with applications to circuit partitioning in VLSI design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Aggarwal",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "V."
      },
      {
        "family": "Shekhar",
        "given": "S."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "526–529"
    ],
    "title": [
      "Multilevel hypergraph partitioning: application in VLSI domain”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "246–357"
    ],
    "title": [
      "Edge separability-based circuit clustering with application to multilevel circuit partitioning”"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Villarrubia",
        "given": "P.G."
      },
      {
        "family": "Yildiz",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1144–1147"
    ],
    "title": [
      "Placement stability metrics”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Fiduccia C."
      },
      {
        "family": "R.M",
        "given": "Mattheyses"
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. 19th IEEE Design Automation Conf"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "175–181"
    ],
    "title": [
      "A linear-time heuristic for improving network partitions”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1518–1524"
    ],
    "title": [
      "VLSI module placement based on rectangle-packing by the sequence pair”"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "J. Stat. Phys"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "975–986"
    ],
    "title": [
      "Optimization by simulated annealing: quantitative studies”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "746–751"
    ],
    "title": [
      "Algorithms for large-scale at placement”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "427–431"
    ],
    "title": [
      "Analytical placement: a linear or a quadratic objective function?”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naylor",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "US patent 6,301,693: Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "K."
      },
      {
        "family": "Chan",
        "given": "T."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "185–192"
    ],
    "title": [
      "Multilevel generalized force-directed method for circuit placement”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Wang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "18–25"
    ],
    "title": [
      "Implementation and extensibility of an analytic placer”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kleinhans",
        "given": "J."
      },
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Johannes",
        "given": "F."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "356–365"
    ],
    "title": [
      "GORDIAN: VLSI placement by quadratic programming and slicing optimization”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Agnihotri",
        "given": "A.R."
      },
      {
        "family": "Ono",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "748–761"
    ],
    "title": [
      "Mixed block placement via fractional cut recursive bisection”"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Adya",
        "given": "S.N."
      },
      {
        "family": "Chaturvedi",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Papa",
        "given": "D.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "550–557"
    ],
    "title": [
      "Unification of partitioning, placement, and floorplanning”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "284–290"
    ],
    "title": [
      "A class of min-cut placement algorithms”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A.E."
      },
      {
        "family": "Kernighan",
        "given": "B.W."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1985-01"
    ],
    "pages": [
      "92–98"
    ],
    "title": [
      "A procedure for placement of standard-cell VLSI circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-4(1"
    ]
  },
  {
    "author": [
      {
        "family": "Yildiz",
        "given": "M.C."
      },
      {
        "family": "Madden",
        "given": "P.H."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "776–779"
    ],
    "title": [
      "Improved cut sequences for partitioning based placement”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "510–522"
    ],
    "title": [
      "The timberwolf placement and routing package”"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Swartz",
        "given": "W."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "211–215"
    ],
    "title": [
      "Timing driven placement for large standard cell circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "X."
      },
      {
        "family": "Choi",
        "given": "B.-K."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "pages": [
      "42–50"
    ],
    "title": [
      "Routability driven white space allocation for fixed-die standard cell placement"
    ],
    "type": "article-journal",
    "volume": [
      "2002"
    ]
  },
  {
    "author": [
      {
        "family": "Agnihotri",
        "given": "A."
      },
      {
        "family": "Yildiz",
        "given": "M.C."
      },
      {
        "family": "Khatkhate",
        "given": "A."
      },
      {
        "family": "Mathur",
        "given": "A."
      },
      {
        "family": "Ono",
        "given": "S."
      },
      {
        "family": "P.H",
        "given": "Madden"
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "307–310"
    ],
    "title": [
      "Fractional cut: improved recursive bisection placement”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brenner",
        "given": "U."
      },
      {
        "family": "Pauli",
        "given": "A."
      },
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Almost optimum placement legalization by minimum cost flow and dynamic programming”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      },
      {
        "family": "Antreich",
        "given": "K.J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1189–1200"
    ],
    "title": [
      "Iterative placement improvement by network flow methods”"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "D."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "US patent 6,370,673: Method and system for high speed detailed placement of cells within an integrated circuit design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hur",
        "given": "S.-W."
      },
      {
        "family": "Lillis",
        "given": "J."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "165–170"
    ],
    "title": [
      "Mongrel: hybrid techniques for standard cell placement”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Furht",
        "given": "B."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "74–75"
    ],
    "title": [
      "Parallel computing: glory and collapse”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Radke",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1969"
    ],
    "pages": [
      "257–267"
    ],
    "title": [
      "A justification of, and an improvement on, a useful rule for predicting circuit-to-pin ratios”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "–20, 1469–1479"
    ],
    "title": [
      "On a pin versus block relationship for partitioning of logic graphs”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hartmanis",
        "given": "J."
      },
      {
        "family": "Stearns",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Trans. AMS"
    ],
    "date": [
      "1965"
    ],
    "pages": [
      "285–306"
    ],
    "title": [
      "On the computational complexity of algorithms”"
    ],
    "type": "article-journal",
    "volume": [
      "117"
    ]
  },
  {
    "author": [
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "203–211"
    ],
    "title": [
      "Getting to the bottom of deep submicron”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agnihotri",
        "given": "A.R."
      },
      {
        "others": true
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "146",
      "32"
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "193–200"
    ],
    "title": [
      "Getting to the bottom of deep submicron II: a global wiring paradigm”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Saxena",
        "given": "P."
      },
      {
        "family": "Menezes",
        "given": "N."
      },
      {
        "family": "Cocchini",
        "given": "P."
      },
      {
        "family": "Kirkpatrick",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "451–463"
    ],
    "title": [
      "Repeater scaling and its impact on CAD”"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Reda",
        "given": "S."
      },
      {
        "family": "Villarrubia",
        "given": "P."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proc. Int. Symp. on Physical Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "200–207"
    ],
    "title": [
      "A semipersistent clustering technique for VLSI circuit placement”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Shahidi",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proc. IEEE, 83"
    ],
    "date": [
      "1995-04"
    ],
    "title": [
      "CMOS scaling for high performance and low power – the next ten years”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proc. 16th Int. Symp. on Computer Arithmetic"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Santiago de Compostela, Spain"
    ],
    "title": [
      "Energydelay estimation technique for high-performance microprocessor VLSI adders”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Transaction on VLSI Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "754–758"
    ],
    "title": [
      "Comparison of high-performance VLSI adders in energy-delay space”"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Knowles",
        "given": "S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. 14th Symp. on Computer Arithmetic,Adelaide"
    ],
    "date": [
      "1999-04"
    ],
    "location": [
      "Australia"
    ],
    "title": [
      "Afamily of adders”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Barnes",
        "given": "E.R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. Parallel and Distributed Computing"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "716–728"
    ],
    "title": [
      "On implementing addition in VLSI technology”"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "E."
      },
      {
        "family": "Sproull",
        "given": "R.F."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Advanced Research in VLSI"
    ],
    "date": [
      "1991"
    ],
    "editor": [
      {
        "family": "Sequin",
        "given": "C."
      }
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Logical effort: designing for speed on the back of an envelope”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I.E."
      },
      {
        "family": "Sproull",
        "given": "R.F."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Logical Effort Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "35th Annual Asilomar Conference on Signals, Systems and Computers"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Application of logical effort techniques for speed optimization and analysis of representative adders”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P.M."
      },
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "786–793"
    ],
    "title": [
      "A parallel algorithm for the efficient solution of a general class of recurrence equations”"
    ],
    "type": "article-journal",
    "volume": [
      "C-22(8"
    ]
  },
  {
    "author": [
      {
        "family": "Farooqui",
        "given": "A.A."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      },
      {
        "family": "Chehrazi",
        "given": "F."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Int. Symp. on VLSI Technology, Systems, and Applications"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "title": [
      "Multiplexer based adder for media signal processing”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "T."
      },
      {
        "family": "Carlson",
        "given": "D.A."
      },
      {
        "family": "Levitan",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "418–422"
    ],
    "title": [
      "VLSI design of high-speed low-area addition circuitry”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1996",
      "1996-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "362–363"
    ],
    "title": [
      "A sub-nanosecond 0.5 μm 64-b adder design”",
      "IEEE International Solid-State Circuits Conf., Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "1636–1646"
    ],
    "title": [
      "Sub-500-ps 64-b ALUs in 0.18 μm SOI/bulk CMOS: design and scaling trends”"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "689–695"
    ],
    "title": [
      "A 4 GHz 130 nm address generation unit with 32-bit sparse-tree adder core”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Trans. VLSI Systems"
    ],
    "date": [
      "2001-12"
    ],
    "pages": [
      "888–898"
    ],
    "title": [
      "Statistical clock skew modeling with data delay variations”"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Strenski",
        "given": "P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5/6"
    ],
    "title": [
      "Balancing hardware intensity in microprocessor pipelines”"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Strenski",
        "given": "P."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proc. Int. Symp. on Low Power Electronics and Design"
    ],
    "date": [
      "2002-08"
    ],
    "pages": [
      "166–167"
    ],
    "title": [
      "Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "title": [
      "470 ps 64-bit parallel binary adder”, Symposium on VLSI Circuits, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K."
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "2001-08"
    ],
    "genre": [
      "private communication,"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "IBM Austin Research Lab"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Dao",
        "given": "H.Q."
      },
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ESSCIRC"
    ],
    "date": [
      "2003",
      "2003-09-16"
    ],
    "location": [
      "Estoril, Portugal"
    ],
    "title": [
      "Energy minimization method for optimal energy-delay extraction”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Presentation at Dallas IEEE CAS Workshop"
    ],
    "date": [
      "2005-10-10"
    ],
    "location": [
      "Richardson, Texas"
    ],
    "title": [
      "Energy-delay tradeoffs in CMOS digital circuits design”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zeydel",
        "given": "B.R."
      },
      {
        "family": "Kluter",
        "given": "T.T.J.H."
      },
      {
        "family": "Oklobdzija",
        "given": "V.G."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Int. Symp. on Computer Arithmetic, ARITH-17"
    ],
    "date": [
      "2005-06-27"
    ],
    "location": [
      "Cape Cod, Massachusetts, USA"
    ],
    "title": [
      "Efficient mapping of addition recurrence algorithms in CMOS”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sklanski",
        "given": "J."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IRE Trans. on Electronic Computers"
    ],
    "date": [
      "1960"
    ],
    "pages": [
      "226–231"
    ],
    "title": [
      "Conditional-sum addition logic”"
    ],
    "type": "article-journal",
    "volume": [
      "EC-9(2"
    ]
  },
  {
    "author": [
      {
        "family": "Bedrij",
        "given": "O.J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IRE Trans. on Electronic Computers"
    ],
    "date": [
      "1962"
    ],
    "pages": [
      "–11, 340–346"
    ],
    "title": [
      "Carry-select adder”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "H."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1981"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "156–166"
    ],
    "title": [
      "High-speed binary adder”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Weinberger",
        "given": "A."
      },
      {
        "family": "Smith",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Nat. Bur. Stand. Circ"
    ],
    "date": [
      "1958"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "A logic for high-speed addition”"
    ],
    "type": "article-journal",
    "volume": [
      "591"
    ]
  },
  {
    "author": [
      {
        "family": "Sager",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Digest of Tech. Papers, IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2001-02"
    ],
    "pages": [
      "324–325"
    ],
    "title": [
      "A 0.18 μm CMOS IA32 microprocessor with a 4 GHz integer execution unit”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P."
      },
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "786–793"
    ],
    "title": [
      "A parallel algorithm for the efficient solution of a general class of recurrence equations”"
    ],
    "type": "article-journal",
    "volume": [
      "c22"
    ]
  },
  {
    "author": [
      {
        "family": "Knowles",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proc. 14th IEEE Intl. Symp. on Computer Arithmetic"
    ],
    "date": [
      "1999-04"
    ],
    "pages": [
      "277–281"
    ],
    "title": [
      "Afamily of adders”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Nguyen",
        "given": "T."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Digest of Tech. Papers, IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "162–163"
    ],
    "title": [
      "A 4 GHz 300 mW 64-bit integer execution ALU with dual supply voltages in 90 nm CMOS”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2002-12"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "61–64"
    ],
    "title": [
      "A90 nm logic technology featuring 50 nm strained silicon channel transistor, 7 layer of Cu interconnects, low-k ILD, 1μ m2 SRAM cell”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "689–695"
    ],
    "title": [
      "A 4 GHz 130 nm address generation unit with 32-bit sparse-tree adder core”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Alvandpour",
        "given": "A."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "633–638"
    ],
    "title": [
      "A sub-130 nm conditional keeper technique”"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Dig. Tech. Papers, IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2002-02"
    ],
    "pages": [
      "410–411"
    ],
    "title": [
      "A 6.5 GHz 130 nm single-ended dynamic ALU and instruction scheduler loop”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1996-02"
    ],
    "genre": [
      "Dig. Tech. Papers,"
    ],
    "pages": [
      "362–363"
    ],
    "publisher": [
      "IEEE Int Solid-State Circuits Conf"
    ],
    "title": [
      "A sub-nanosecond 0.5 μm 64-bit adder design”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Alvandpour",
        "given": "A."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Eckerbert",
        "given": "D."
      },
      {
        "family": "Apperson",
        "given": "S."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2003-02"
    ],
    "genre": [
      "Dig. Tech. Papers,"
    ],
    "pages": [
      "112–113"
    ],
    "publisher": [
      "IEEE Int Solid-State Circuits Conf"
    ],
    "title": [
      "A 3.5 GHz 32 mW 150 nm multiphase clock generator for highperformance microprocessors”"
    ],
    "type": null
  },
  {
    "citation-number": [
      "1"
    ],
    "container-title": [
      "The Institute of Electrical and Electronic Engineers, Inc., In progress"
    ],
    "title": [
      "IEEE standard for floating-point arithmetic, ANSI/IEEE Std 754R"
    ],
    "type": "chapter",
    "url": [
      "http://754r.ucbtest.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1998"
    ],
    "edition": [
      "3rd ed.”"
    ],
    "location": [
      "Reading, MA"
    ],
    "pages": [
      "467–469"
    ],
    "publisher": [
      "Seminumerical Algorithms",
      "Addison-Wesley"
    ],
    "title": [
      "The Art of Computer Programming"
    ],
    "type": "book",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Montoye",
        "given": "R.K."
      },
      {
        "family": "Hokenek",
        "given": "E."
      },
      {
        "family": "Runyon",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "59–70"
    ],
    "title": [
      "Design of the IBM RISC System/6000 floating-point execution unit”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "citation-number": [
      "4"
    ],
    "container-title": [
      "available through IBM branch offices",
      "Order"
    ],
    "date": [
      "1998-09"
    ],
    "issue": [
      "SA22-7201-5"
    ],
    "title": [
      "Enterprise Systems Architecture/390 Principles of Operation”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Waser",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1982"
    ],
    "publisher": [
      "Holt, Rinehart, & Winston"
    ],
    "title": [
      "Introduction to Arithmetic for Digital Systems Designers"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "6"
    ],
    "date": [
      "1985-08"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Institute of Electrical and Electronic Engineers, Inc"
    ],
    "title": [
      "IEEE standard for binary floating-point arithmetic, ANSI/IEEE Std 754-1985"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Application Architecture,” ftp://download.intel.com/design/Itanium/Downloads/ 24531703s.pdf"
    ],
    "date": [
      "2001-12"
    ],
    "title": [
      "Intel Itanium Architecture Sofware Developer’s Manual"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "ftp://download.intel.com/design/Pentium4/manuals/ 24547008.pdf, 1997"
    ],
    "title": [
      "IA-32 Intel Architecture Sofware Developer’s Manual, Volume 1: Basic Architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schwarz",
        "given": "E."
      },
      {
        "family": "Schmookler",
        "given": "M."
      },
      {
        "family": "Dao Trong",
        "given": "S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "825–836"
    ],
    "title": [
      "FPU implementations with denormalized numbers”"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Schwarz",
        "given": "E."
      },
      {
        "family": "Schmookler",
        "given": "M."
      },
      {
        "family": "Dao Trong",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proc. 16th IEEE Symp. on Computer Arith. Metic"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "70–78"
    ],
    "title": [
      "Hardware Implementations of Denormalized Number Handling”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Booth",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Q. J. Mech. Appl. Math"
    ],
    "date": [
      "1951"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "236–240"
    ],
    "title": [
      "A signed multiplication technique”"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Schwarz",
        "given": "E."
      },
      {
        "family": "Hanrahan",
        "given": "D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "172–183"
    ],
    "title": [
      "A general proof for overlapped multi-bit scanning multiplications”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Schwarz",
        "given": "E."
      },
      {
        "family": "Sung",
        "given": "B."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1181–1197"
    ],
    "title": [
      "Hard-wired multipliers with encoded partial products"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Wallace",
        "given": "C.S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1964"
    ],
    "pages": [
      "–13, 14–17"
    ],
    "title": [
      "A suggestion for parallel multipliers”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dadda",
        "given": "L."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Alta Frequenza"
    ],
    "date": [
      "1965"
    ],
    "pages": [
      "349–356"
    ],
    "title": [
      "Some schemes for parallel multipliers”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Weinberger",
        "given": "A."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IBM Technical Disclosure Bull"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "3811–3814"
    ],
    "title": [
      "4:2 carry-save adder module”"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Ohkubo",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "251–257"
    ],
    "title": [
      "A 4.4 ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer”"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "literal": "E.M. Schwarz [18] Richards, R.K."
      }
    ],
    "citation-number": [
      "208"
    ],
    "date": [
      "1955"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "120"
    ],
    "publisher": [
      "Van Nostrand Co., Inc"
    ],
    "title": [
      "Arithmetic operations in digital computers, D"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Beaumont-Smith",
        "given": "A."
      },
      {
        "family": "Lim",
        "given": "C."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proc. 15th IEEE Symp. Comp"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "Vail"
    ],
    "pages": [
      "218–225"
    ],
    "publisher": [
      "Arith"
    ],
    "title": [
      "Parallel prefix adder design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hokenek",
        "given": "E."
      },
      {
        "family": "Montoye",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "71–77"
    ],
    "title": [
      "Leading-zero anticipator (LZA) in the IBM RISC System/6000 floating-point execution unit”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Schmookler",
        "given": "M.S."
      },
      {
        "family": "Nowka",
        "given": "K.J."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proc. 15th IEEE Symp Computer Arithmetic"
    ],
    "date": [
      "2001-06-11"
    ],
    "location": [
      "Vail"
    ],
    "title": [
      "Leading zero anticipation and detection – a comparison of methods”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proc. 26th Asilomar Conf. on Signals, Systems, and Computers"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "391–395"
    ],
    "title": [
      "An implementation algorithm and design of a novel leading zero detector circuit”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Trans. on VLSI Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "124–128"
    ],
    "title": [
      "An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis”"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Seidel",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proc. 46th Int. IEEE Midwest Symp. Circuits and Systems (MWS-CAS"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Multiple path IEEE floating-point fused multiply-add”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bruguera",
        "given": "J.D."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proc. 17th IEEE Symp"
    ],
    "date": [
      "2005-06-27"
    ],
    "publisher": [
      "Computer Arithmetic, Hyannis"
    ],
    "title": [
      "Floating-point fused mulipy-add: reduced latency for floating-point addition”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X.-Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proc. Int. Symp. Semicond. Manuf"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "259–262"
    ],
    "title": [
      "An effective method of characterization poly gate CD variation and Its impact on product performance and yield”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nagase",
        "given": "M."
      },
      {
        "family": "Tokashiki",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "281–285"
    ],
    "title": [
      "Advanced gate etching for accurate CD control for 130-nm node ASIC manufacturing”"
    ],
    "type": null,
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "34–39"
    ],
    "publisher": [
      "Spectrum IEEE"
    ],
    "title": [
      "A little light magic [optical lithography]”"
    ],
    "type": "book",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Brown",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Electron Devices"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1254–1260"
    ],
    "title": [
      "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness”"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "2505–2513"
    ],
    "title": [
      "Random dopant induced threshold voltage lowering and fluctuations in sub 0.1 micron MOSFETs: A 3D ‘atomistic’ simulation study"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Pollack",
        "given": "F."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1999"
    ],
    "note": [
      "Keynote, 32nd Annual International Symposium on Microarchitecture."
    ],
    "pages": [
      "–32"
    ],
    "title": [
      "New microarchitecture challenges in the coming generations of CMOS”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gelsinger",
        "given": "P.P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "22–25"
    ],
    "title": [
      "Microprocessors for the new millennium: challenges, opportunities, and new frontiers"
    ],
    "type": "article-journal",
    "volume": [
      "XLIV"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.H."
      },
      {
        "family": "Ling",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. 34th Design Automation Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "638–643"
    ],
    "title": [
      "Power supply noise analysis methodology for deepsubmicron Vlsi chip design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings, Int. Conf. Computer Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "65–72"
    ],
    "title": [
      "Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Prakash",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proc. 9th Int. Conf. on Thermal and Thermomechanical Phenomena in Electronic Systems, 2004. (ITHERM"
    ],
    "pages": [
      "705–706"
    ],
    "title": [
      "Cooling challenges for silicon integrated circuits”"
    ],
    "type": "paper-conference",
    "volume": [
      "04) 2"
    ]
  },
  {
    "author": [
      {
        "family": "Bota",
        "given": "S.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proc., Int. Test Conf"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1276–1283"
    ],
    "title": [
      "Within die thermal gradient impact on clock-skew: a new type of delay-fault mechanism”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Mehrotra",
        "given": "A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Circuits and Devices IEEE"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "16–32"
    ],
    "title": [
      "Global (interconnect) warming”"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "et.al",
        "given": "Ziegler J.F."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1978",
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–18"
    ],
    "title": [
      "IBM experiments in soft fails in computer electronics",
      ""
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "19–40"
    ],
    "title": [
      "Terrestrial cosmic rays”"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Freeman",
        "given": "L.B."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "119–130"
    ],
    "title": [
      "Critical charge calculations for a bipolar SRAM array”"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Baumann",
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "2002-12"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "329–332"
    ],
    "title": [
      "The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tosaka",
        "given": "Y."
      },
      {
        "family": "Ehara",
        "given": "H."
      },
      {
        "family": "Igeta",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "2004-12"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "941–944"
    ],
    "title": [
      "Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Liden",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Int. Symp. on Fault Tolerant Computing FTCS24"
    ],
    "date": [
      "1994-06"
    ],
    "pages": [
      "340–349"
    ],
    "title": [
      "On latching probability of particle induced transient in combinational networks”"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "19"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/Files/2003ITRS/Home2003.htm"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Solid-State Circuits Conference. Digest of Technical Papers"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "252–253"
    ],
    "title": [
      "32K and 16K MOS RAMs using laser redundancy techniques”"
    ],
    "type": "article-journal",
    "volume": [
      "XXV"
    ]
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Dally",
        "given": "W."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "ISSCC Dig Tech Pap"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "132–133"
    ],
    "title": [
      "How scaling will change processor architecture”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ando",
        "given": "H."
      },
      {
        "family": "N.",
        "given": "Tzartzanis"
      },
      {
        "family": "Walker",
        "given": "W."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "2005-07"
    ],
    "note": [
      "To be published)."
    ],
    "title": [
      "A case study: power and performance improvement of a chip multi-processor for transaction processing”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Alves",
        "given": "L.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "503–522"
    ],
    "title": [
      "RAS design for the IBM eServer z900”"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Pham",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "2005-02"
    ],
    "genre": [
      "Tech. Digest,"
    ],
    "pages": [
      "184–185"
    ],
    "publisher": [
      "Int. Solid-State Ciruit Conf"
    ],
    "title": [
      "The design and implementation of a first-generation CELL Processor”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wuu",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "2005-02"
    ],
    "genre": [
      "Tech. Digest,"
    ],
    "pages": [
      "488–489"
    ],
    "publisher": [
      "Int. Solid-State Ciruit Conf"
    ],
    "title": [
      "The asynchronous 24MB on-chip level-3 cache for a dual-core Itaniumfamily processor”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nelson",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "19–25"
    ],
    "title": [
      "Fault-tolerant computing: fundamental concepts”"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Berger",
        "given": "J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Info Control"
    ],
    "date": [
      "1961"
    ],
    "pages": [
      "68–73"
    ],
    "title": [
      "A note on error detecting codes for asymmetric channel”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "E."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "63–72"
    ],
    "title": [
      "Error-control coding in computers”"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1970"
    ],
    "pages": [
      "395–401"
    ],
    "title": [
      "A class of optimal minimum odd-weight-column SECDED codes”"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Kaneda",
        "given": "S."
      },
      {
        "family": "Fujiwara",
        "given": "E."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1982-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "737–739"
    ],
    "title": [
      "Single byte error correcting–double byte error Detecting codes for memory systems”"
    ],
    "type": "article-journal",
    "volume": [
      "C31"
    ]
  },
  {
    "author": [
      {
        "family": "I.S.",
        "given": "Reed"
      },
      {
        "family": "Solomon",
        "given": "G."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "J. Soc. Indust. Appl. Math.”"
    ],
    "date": [
      "1960"
    ],
    "pages": [
      "300–304"
    ],
    "title": [
      "Polynomial codes over certain finite fields”"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Gorshe",
        "given": "S."
      },
      {
        "family": "Bose",
        "given": "B."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "14th VLSI Test Symp"
    ],
    "date": [
      "1996-04"
    ],
    "pages": [
      "157–161"
    ],
    "title": [
      "A self-checking ALU design with efficient codes”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nocolaidis",
        "given": "M."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Int. Symp. on Fault Tolerant Computing FTCS23"
    ],
    "date": [
      "1993-06"
    ],
    "pages": [
      "586–595"
    ],
    "title": [
      "Efficient implementations of self-checking adders and ALUs”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sparmann",
        "given": "U."
      },
      {
        "family": "Reddy",
        "given": "S."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Trans VLSI Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "219–228"
    ],
    "title": [
      "On the effectiveness of residue checking for parallel two’s complement multipliers”"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Matrosova",
        "given": "A."
      },
      {
        "family": "Ostanin",
        "given": "S."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proc. 6th Int. On-Line Testing Workshop"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "153–154"
    ],
    "title": [
      "Self-checking FSM design with observing only FSM outputs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goloubeva",
        "given": "O."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Int. Symp. on Defect and Fault Tolerance in VLSI Systems"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "581–588"
    ],
    "title": [
      "Soft-error detection using control flow assertions”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hint",
        "given": "D.B."
      },
      {
        "family": "Marinos",
        "given": "P.N."
      },
      {
        "family": "Ahmed",
        "given": "R.E."
      },
      {
        "family": "R.C.",
        "given": "Frazier"
      },
      {
        "family": "Marinos",
        "given": "P.N."
      }
    ],
    "citation-number": [
      "37",
      "38"
    ],
    "container-title": [
      "17th Symp. on Fault Tolerant Computing",
      "Digest of Papers, 20th Int. Symp. on Fault-tolerant Computing"
    ],
    "date": [
      "1987",
      "1990"
    ],
    "pages": [
      "170–175",
      "82–88"
    ],
    "title": [
      "A general purpose cache-aided rollback error recovery (CARER) technique”",
      "Cache-aided rollback recovery (CARER) algorithms for shared-memory multiprocessor systems”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bowen",
        "given": "N.S."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "22–31"
    ],
    "title": [
      "Processor- and memory-based checkpoint and rollback recovery”"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Ando",
        "given": "H."
      },
      {
        "family": "Kitamura",
        "given": "T."
      },
      {
        "family": "Shebanow",
        "given": "M."
      },
      {
        "family": "Butler",
        "given": "M."
      },
      {
        "family": "Sato",
        "given": "T."
      }
    ],
    "citation-number": [
      "40",
      "41"
    ],
    "container-title": [
      "Filed on March",
      "Int. Symp. on Defect and Fault Tolerance in VLSI Systems"
    ],
    "date": [
      "2000",
      "2003-11"
    ],
    "pages": [
      "547–554"
    ],
    "title": [
      "US Patent 6,519,730 “Computer and error recovery method for the same”; February 11, 2003",
      "Exploiting instruction redundancy for transient fault tolerance”"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Webb",
        "given": "C.F."
      },
      {
        "family": "Liptay",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "463–474"
    ],
    "title": [
      "A high-frequency custom CMOS S/390 microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Schwarz",
        "given": "E.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "381–396"
    ],
    "title": [
      "The microarchitecture of the IBM eServer z900 processor”"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1887–1895"
    ],
    "title": [
      "A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "family": "Stackhouse",
        "given": "B."
      },
      {
        "family": "Grutkowski",
        "given": "T."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "ISSCC Dig. Tech. Pap"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "182–183"
    ],
    "title": [
      "The implementation of a 2-core multithreaded Itanium -family processor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Inoue",
        "given": "A."
      }
    ],
    "citation-number": [
      "46"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Microprocessor Forum"
    ],
    "title": [
      "Fujitsu’s new SPARC64 V for mission-critical servers”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ando",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1896–1903"
    ],
    "title": [
      "A 1.3GHz fifth-generation SPARC64 microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Slegel",
        "given": "T.J."
      },
      {
        "family": "E.",
        "given": "Pfeffer"
      },
      {
        "family": "Magee",
        "given": "A."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3/4"
    ],
    "pages": [
      "295–310"
    ],
    "title": [
      "The IBM eServer z990 microprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Mak",
        "given": "P."
      },
      {
        "family": "Strait",
        "given": "G.E."
      },
      {
        "family": "Blake",
        "given": "M.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "48 3 4"
    ],
    "title": [
      "Processor subsystem interconnect architecture for a large symmetric multiprocessor system”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Tendler, J.M.; Dodson, J.S.; Fields, J.S.; Le, Jr. H.; Sinharoy, B."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "POWER4 system microarchitecture”"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Winkel",
        "given": "T.M."
      },
      {
        "family": "Becker",
        "given": "W.D."
      },
      {
        "family": "Harrer",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "48 3 4"
    ],
    "title": [
      "First and second-level packaging of the z990 processor cage”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "V."
      },
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Gschwind",
        "given": "M."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Strenski",
        "given": "P."
      },
      {
        "family": "Emma",
        "given": "P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "35th Annual IEEE/ACM Int. Symp. on Microarchitecture"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "333–334"
    ],
    "title": [
      "Optimizing pipelines for power and performance”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "V."
      },
      {
        "family": "Hrishikesh",
        "given": "M.S."
      },
      {
        "family": "Keckler",
        "given": "S.W."
      },
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. 27th Annu. Symp. Computer Architecture”"
    ],
    "date": [
      "2000-06-10"
    ],
    "title": [
      "Clock rate vs. IPC: the end of the road for conventional microarchitectures”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Emer",
        "given": "J.S."
      },
      {
        "family": "Levy",
        "given": "H.M."
      },
      {
        "family": "Lo",
        "given": "J.L."
      },
      {
        "family": "Stamm",
        "given": "R.L."
      },
      {
        "family": "Tullsen",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "12–19"
    ],
    "title": [
      "Simultaneous multithreading: a platform for next-generation processors”"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "W.J."
      },
      {
        "family": "Arndt",
        "given": "R.L."
      },
      {
        "family": "Boutcher",
        "given": "D.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "49 4 5"
    ],
    "title": [
      "Advanced virtualization capabilities of POWER5 systems”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Emma",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "215–232"
    ],
    "title": [
      "Understanding some simple processor-performance limits”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Collier",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Reasoning About Parallel Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Scheurich",
        "given": "C."
      },
      {
        "family": "Briggs",
        "given": "F.A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "9–21"
    ],
    "title": [
      "Synchronization, coherence, and event ordering in multiprocessors”"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Chow",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "18"
    ],
    "title": [
      "On optimization of storage hierarchies”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1987"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "University of California at Berkeley"
    ],
    "title": [
      "Aspects of Cache Memory and Instruction Buffer Performance"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Emma",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Encyclopedia of Computer Science"
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "3rd edn"
    ],
    "pages": [
      "1290"
    ],
    "publisher": [
      "Van Nostrand Reinhold"
    ],
    "title": [
      "Storage hierarchies”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "The Art of Computer Systems Performance Analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Emma",
        "given": "P.G."
      },
      {
        "family": "Hartstein",
        "given": "A."
      },
      {
        "family": "Puzak",
        "given": "T.R."
      },
      {
        "family": "Srinivasan",
        "given": "V."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Exploring the limits of prefetching”"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Puzak",
        "given": "T.R."
      },
      {
        "family": "Hartstein",
        "given": "A."
      },
      {
        "family": "Emma",
        "given": "P.G."
      },
      {
        "family": "Srinivasan",
        "given": "V."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proc. 2nd Conference on Computing Frontiers"
    ],
    "date": [
      "2005-05-04"
    ],
    "pages": [
      "342–352"
    ],
    "title": [
      "When prefetching improves/degrades performance”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "F.",
        "given": "Dahlgren"
      },
      {
        "family": "Stenstrom",
        "given": "P."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "1st IEEE Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "68"
    ],
    "title": [
      "Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liptay",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IBM Sys. J"
    ],
    "date": [
      "1968"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Structural aspects of the system/360 model 85, Part II: the cache”"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Lukoff",
        "given": "H."
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "1979"
    ],
    "publisher": [
      "Robotics Press"
    ],
    "title": [
      "From Dits to Bits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Matick",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "1977"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Computer Storage Systems and Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "R.E.",
        "given": "Matick"
      },
      {
        "family": "Schuster",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Logic-based eDRAM: origins and rationale for use”"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "McKee",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proc. First Conference on Computing Frontiers"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "162–167"
    ],
    "title": [
      "Reflections on the memory wall”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kalla",
        "given": "R."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      },
      {
        "family": "J.M",
        "given": "Tendler"
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "IBM POWER5 chip: a dual-core multithreaded processor”"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T.F."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Fourth International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "1998-02-01"
    ],
    "pages": [
      "185–194"
    ],
    "title": [
      "Supporting highly speculative execution via adaptive branch trees”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Uht",
        "given": "A.K."
      },
      {
        "family": "Sindagi",
        "given": "V."
      },
      {
        "family": "Hall",
        "given": "K."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proc. 28th Annual IEEE/ACM Int. Symp. on Microarchitecture"
    ],
    "date": [
      "1995-11-29"
    ],
    "pages": [
      "313–325"
    ],
    "title": [
      "Disjoint eager execution: an optimal form of speculative execution”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "P.",
        "given": "Pleshko"
      },
      {
        "family": "Terman",
        "given": "L."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Trans. Electronic Computers"
    ],
    "date": [
      "1966-08"
    ],
    "title": [
      "An investigation of the potential of MOS transistor memories”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Schmidt",
        "given": "J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Solid State Design"
    ],
    "date": [
      "1965-01"
    ],
    "title": [
      "MOS memory chip”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Terman",
        "given": "L."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Proc"
    ],
    "date": [
      "1971-07"
    ],
    "title": [
      "MOSFET memory circuits”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "K.W.",
        "given": "Guarini"
      },
      {
        "family": "Wong",
        "given": "H.-S.P."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "C.H.I.P.S"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Alexe",
        "given": "M."
      },
      {
        "family": "Goesele",
        "given": "U."
      }
    ],
    "pages": [
      "157–192"
    ],
    "title": [
      "Wafer bonding for high-performance logic applications”, Wafer Bonding: Applications and Technology"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Guarini",
        "given": "K.W."
      },
      {
        "family": "Topol",
        "given": "A.W."
      },
      {
        "family": "M.",
        "given": "Ieong"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "2002-12"
    ],
    "genre": [
      "Tech."
    ],
    "location": [
      "Dig",
      "San Francisco, CA, USA"
    ],
    "pages": [
      "943–945"
    ],
    "publisher": [
      "IEEE International Electron Devices Meeting"
    ],
    "title": [
      "Electrical integrity of state-of-the-art 0.13 μm SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "F.M.",
        "given": "Bozso"
      },
      {
        "family": "Emma",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "31"
    ],
    "genre": [
      "U.S. Patent # US20040101007A1,"
    ],
    "note": [
      "Assigned to IBM Corporation, Filed 27 Nov. 2002, Issued 27 May 2004."
    ],
    "title": [
      "High speed data channel including a CMOS VCSEL driver and a high performance photodetector and CMOS photoreceiver”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Bozso",
        "given": "F.M."
      },
      {
        "family": "Emma",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "32"
    ],
    "genre": [
      "U.S. Patent # US20040100781A1,"
    ],
    "note": [
      "Assigned to IBM Corporation, Filed 27 Nov. 2002, Issued 27 May 2004."
    ],
    "title": [
      "Optically connectable circuit board with optical components mounted thereon”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "F.M.",
        "given": "Bozso"
      },
      {
        "family": "Emma",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "33"
    ],
    "genre": [
      "U.S. Patent # US20040100782A1,"
    ],
    "note": [
      "Assigned to IBM Corporation, Filed 27 Nov. 2002, Issued 27 May 2004."
    ],
    "title": [
      "Backplane assembly with board-to-board optical interconnections and a method of continuity checking board connections”"
    ],
    "type": "patent"
  },
  {
    "container-title": [
      "Thanks to Ken References"
    ],
    "title": [
      "The author is grateful to Xiaoxiong (Kevin) Gu and Mohiuddin Mazumder for providing the channel characteristics and simulation results"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H.B."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Circuits, Interconnections, and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dabral",
        "given": "S."
      },
      {
        "family": "Maloney",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Basic ESD and I/O Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Poulton",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Digital Systems Engineering"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Poulton",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "48–56"
    ],
    "title": [
      "Transmitter equalization for 4-Gbps signaling”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Yang",
        "given": "C.-K.K."
      },
      {
        "family": "Sidiropoulos",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "12–24"
    ],
    "title": [
      "High-speed electrical signaling: overview and limitations”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "H.W."
      },
      {
        "family": "Graham",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "Handbook of Black Magic, Prentice Hall"
    ],
    "title": [
      "High-Speed Digital Design: A"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hall",
        "given": "S.H."
      },
      {
        "family": "Hall",
        "given": "G.W."
      },
      {
        "family": "McCall",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sidiropoulos",
        "given": "S."
      },
      {
        "family": "Yang",
        "given": "C.-K.K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Design of High-Performance Microprocessor Circuits, Anantha Chandrakasan"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Bowhill",
        "given": "William J."
      },
      {
        "family": "Fox",
        "given": "Frank"
      }
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "High-speed inter-chip signaling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Thierauf",
        "given": "S.C."
      },
      {
        "family": "Anderson",
        "given": "W.R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Design of High-Performance Microprocessor Circuits, Anantha Chandrakasan"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Bowhill",
        "given": "William J."
      },
      {
        "family": "Fox",
        "given": "Frank"
      }
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "I/O and ESD circuit design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Casper",
        "given": "B.K."
      },
      {
        "family": "Haycock",
        "given": "M."
      },
      {
        "family": "Mooney",
        "given": "R."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Symposium on VLSI Circuits"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "54–57"
    ],
    "title": [
      "An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Erdogan",
        "given": "A.T."
      },
      {
        "family": "Arslan",
        "given": "T."
      },
      {
        "family": "Horrocks",
        "given": "D.H."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Int. Symp. Circuits Systems"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1940–1943"
    ],
    "title": [
      "Low-power multiplication schemes for single multiplier CMOS based FIR digital filter implementations”"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "12"
    ],
    "date": [
      "2004-07-14"
    ],
    "title": [
      "PCI Express Jitter Modeling"
    ],
    "type": null,
    "url": [
      "http://www.pcisig.com."
    ]
  },
  {
    "author": [
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "2003-09"
    ],
    "title": [
      "Modeling and analysis of high-speed links”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kossel",
        "given": "M.A."
      },
      {
        "family": "Schmatz",
        "given": "M.L."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Design Test Comput"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "536–543"
    ],
    "title": [
      "Jitter measurements of high-speed serial links”"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Revision"
    ],
    "date": [
      "2005-03-28"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "PCI Express Base Specification"
    ],
    "type": "article-journal",
    "url": [
      "http://www.pcisig.com."
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "literal": "References [1] Yamada, T. et al."
      },
      {
        "family": "Yamada",
        "given": "T."
      },
      {
        "others": true
      },
      {
        "family": "Tsunoda",
        "given": "T."
      },
      {
        "others": true
      },
      {
        "family": "Kutaragi",
        "given": "K."
      },
      {
        "others": true
      },
      {
        "family": "Rogenmoser",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2",
      "3",
      "4",
      "5"
    ],
    "container-title": [
      "“SH4 RISC multimedia microprocessor” HOT Chips IX Symp. Rec",
      "IEICE Trans",
      "COOL Chips V Proc"
    ],
    "date": [
      "2002",
      "2002-04",
      "1999-02",
      "2002-02",
      "1997-08",
      "1998-02"
    ],
    "editor": [
      {
        "family": "Arakawa",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "genre": [
      "Tech. Papers,",
      "Tech. Papers,",
      "Tech. Papers,",
      "“A 200MHz 1.2W 1.4GFLOPS microprocessor with graphic operation unit”, ISSCC Dig. Tech. Papers,"
    ],
    "note": [
      "6",
      "7] Nishii, O. et al."
    ],
    "pages": [
      "370–371",
      "253–262",
      "102–111",
      "256–257",
      "414–415",
      "165–176",
      "288–289"
    ],
    "title": [
      "A 133MHz 170mW 10μA standby application processor for 3G cellular phones”, ISSCC Dig",
      "A low-power embedded RISC microprocessor with an integrated DSP for mobile applications”",
      "Application processor for 3G cellular phones”",
      "A microprocessor with a 128b CPU, 10 floating-point MACs, 4 floating-point dividers, and an MPEG2 decoder”, ISSCC Dig",
      "A dual-issue floating-point coprocessor with SIMD architecture and fast 3D functions”, ISSCC Dig"
    ],
    "type": "article-journal",
    "volume": [
      "474",
      "E85-C(2",
      "I",
      "447"
    ]
  },
  {
    "author": [
      {
        "family": "Arakawa",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "26–34"
    ],
    "title": [
      "SH4 RISC multimedia microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshioka",
        "given": "S."
      },
      {
        "family": "Hattori",
        "given": "T."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Microprocessor Forum 2003 Conf. Program, Session 4: Low-Power Processors"
    ],
    "date": [
      "2003-10"
    ],
    "location": [
      "San Jose, USA"
    ],
    "title": [
      "SH-X 4500MIPS/W 2 2-way superscalar CPU core and its SoC products”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Arakawa",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "334–335"
    ],
    "title": [
      "An embedded processor core for consumer appliances with 2.8GFLOPS and 36M polygons/s FPU”, ISSCC Dig"
    ],
    "type": null,
    "volume": [
      "531"
    ]
  },
  {
    "author": [
      {
        "family": "Arakawa",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEICE Trans. Fund"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "3068–3074"
    ],
    "title": [
      "An embedded processor core for consumer appliances with 2.8 GFLOPS and 36M polygons/s FPU”"
    ],
    "type": "article-journal",
    "volume": [
      "E87A(12"
    ]
  },
  {
    "author": [
      {
        "family": "Kamei",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "336–337"
    ],
    "title": [
      "A resume-standby application processor for 3G cellular phones”, ISSCC Dig"
    ],
    "type": null,
    "volume": [
      "531"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "494–495"
    ],
    "title": [
      "A 300MHz 25μA/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor” ISSCC Dig"
    ],
    "type": null,
    "volume": [
      "542"
    ]
  },
  {
    "author": [
      {
        "family": "Arakawa",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "570–571"
    ],
    "title": [
      "An exact leading non-zero detector for a floating-point unit”"
    ],
    "type": "article-journal",
    "volume": [
      "E88C(4"
    ]
  },
  {
    "author": [
      {
        "family": "Royannez",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "2005-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "138–139"
    ],
    "title": [
      "9nm low leakage SoC design techniques for wireless applications”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1996-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "166–167"
    ],
    "title": [
      "A 0.9V 150MHz 10mW 4 mm2 2-D discrete cosine transform core processor with variable-threshold scheme”, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Soden",
        "given": "J.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1996-09"
    ],
    "pages": [
      "66–71"
    ],
    "title": [
      "Identifying defects in deep-submicron CMOS ICs”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "T.Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "1987-12"
    ],
    "pages": [
      "718–721"
    ],
    "title": [
      "The impact of gate-induced drain current on MOSFET scaling”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kanno",
        "given": "Y."
      },
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "family": "Oodaira",
        "given": "N."
      },
      {
        "family": "Yasu",
        "given": "Y."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Symp. on VLSI Circuits, Digest of Technical Papers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "168"
    ],
    "title": [
      "μI/O architecture for 0.13-μm wide-voltage-range system-on-a-package (SoP) designs”"
    ],
    "type": "article-journal"
  }
]
