

@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 04 00:47:35 2016
#


Top view:               memory_test
Operating conditions:   pa3l.COMWC-1
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA

                                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                               100.0 MHz     128.8 MHz     10.000        7.763         2.237       inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock                100.0 MHz     73.0 MHz      10.000        13.690        -3.689      inferred     Inferred_clkgroup_1
constant_sensor_data|next_byte_control_inferred_clock     100.0 MHz     204.4 MHz     10.000        4.892         5.108       inferred     Inferred_clkgroup_2
memory_controller|next_read_inferred_clock                100.0 MHz     84.1 MHz      10.000        11.887        -1.888      inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock               100.0 MHz     83.0 MHz      10.000        12.053        -2.053      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock                  100.0 MHz     33.7 MHz      10.000        29.709        -13.275     inferred     Inferred_clkgroup_4
==============================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                               Ending                                                 |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock            memory_controller|next_write_inferred_clock            |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
memory_controller|next_write_inferred_clock            reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock             clock_div_1MHZ_10HZ|clk_out_inferred_clock             |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock             reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
constant_sensor_data|next_byte_control_inferred_clock  constant_sensor_data|next_byte_control_inferred_clock  |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
constant_sensor_data|next_byte_control_inferred_clock  reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
memory_controller|next_read_inferred_clock             memory_controller|next_read_inferred_clock             |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
memory_controller|next_read_inferred_clock             reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock               constant_sensor_data|next_byte_control_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock               reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  0.000       False  |  0.000       False  |  5.000       False  |  5.000       False
CLK_1MHZ|GLA_inferred_clock                            CLK_1MHZ|GLA_inferred_clock                            |  0.000       False  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

