

================================================================
== Vitis HLS Report for 'alv_MIMD_Pipeline_l_data'
================================================================
* Date:           Sun May 12 19:57:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data  |       59|       59|        11|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     123|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     123|    179|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_116_p2                  |         +|   0|  0|  14|           6|           1|
    |add_ln27_fu_134_p2                  |         +|   0|  0|  71|          64|          64|
    |icmp_ln23_fu_110_p2                 |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 107|          80|          75|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |data_a_blk_n             |   9|          2|    1|          2|
    |data_b_blk_n             |   9|          2|    1|          2|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_3_fu_66                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |gmem0_addr_reg_176                |  64|   0|   64|          0|
    |i_3_fu_66                         |   6|   0|    6|          0|
    |tmp_a_reg_182                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 123|   0|  123|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  alv_MIMD_Pipeline_l_data|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  alv_MIMD_Pipeline_l_data|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  alv_MIMD_Pipeline_l_data|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  alv_MIMD_Pipeline_l_data|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  alv_MIMD_Pipeline_l_data|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  alv_MIMD_Pipeline_l_data|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                     gmem0|       pointer|
|data_a_din            |  out|   32|     ap_fifo|                    data_a|       pointer|
|data_a_full_n         |   in|    1|     ap_fifo|                    data_a|       pointer|
|data_a_write          |  out|    1|     ap_fifo|                    data_a|       pointer|
|data_b_din            |  out|   32|     ap_fifo|                    data_b|       pointer|
|data_b_full_n         |   in|    1|     ap_fifo|                    data_b|       pointer|
|data_b_write          |  out|    1|     ap_fifo|                    data_b|       pointer|
|a                     |   in|   64|     ap_none|                         a|        scalar|
+----------------------+-----+-----+------------+--------------------------+--------------+

