srcscan starts
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std_2008/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std_2008/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/std_logic_1164.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/std_logic_1164-body.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_std.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_std.vhdl(1820): ERROR: attribute foreign has already been set on std_match (VHDL-1374)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_std-body.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_std_unsigned.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD_UNSIGNED (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_std_unsigned-body.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package body NUMERIC_STD_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_bit.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_bit-body.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_bit_unsigned.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT_UNSIGNED (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/numeric_bit_unsigned-body.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package body NUMERIC_BIT_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee_2008/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee_2008/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee_2008/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee_2008/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee_2008/std_logic_misc.vhd(851): WARNING: directive wired_three_state expects one argument (VHDL-1382)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/std_logic_textio.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_textio (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/math_real.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package MATH_REAL (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee_2008/math_real-body.vhdl" into library ieee (VHDL-9003)
INFO: analyzing package body MATH_REAL (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi_interface_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package hdmi_interface_pkg (VHDL-1014)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity mandelbrot_calculator_tb (VHDL-1012)
INFO: analyzing architecture testbench of entity mandelbrot_calculator_tb (VHDL-9006)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd(116): WARNING: syntax error near ) (VHDL-1261)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/ComplexValueGenerator.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity ComplexValueGenerator (VHDL-1012)
INFO: analyzing architecture Behavioral of entity complexvaluegenerator (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_stripes.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity vga_stripes (VHDL-1012)
INFO: analyzing architecture behavioural of entity vga_stripes (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_controler.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity vga_controler (VHDL-1012)
INFO: analyzing architecture behavioural of entity vga_controler (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity vga (VHDL-1012)
INFO: analyzing architecture rtl of entity vga (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity tmds_encoder (VHDL-1012)
INFO: analyzing architecture behavioural of entity tmds_encoder (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/serializer_10_to_1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity serializer_10_to_1 (VHDL-1012)
INFO: analyzing architecture rtl of entity serializer_10_to_1 (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity vga_to_hdmi (VHDL-1012)
INFO: analyzing architecture rtl of entity vga_to_hdmi (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity hdmi (VHDL-1012)
INFO: analyzing architecture behavioural of entity hdmi (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/image_generator.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity image_generator (VHDL-1012)
INFO: analyzing architecture behavioural of entity image_generator (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity mandelbrot_calculator (VHDL-1012)
INFO: analyzing architecture calculator of entity mandelbrot_calculator (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/mse_mandelbrot.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity mse_mandelbrot (VHDL-1012)
INFO: analyzing architecture rtl of entity mse_mandelbrot (VHDL-9006)
Listing tops:
VHDL top: library:xil_defaultlib entity:mandelbrot_calculator_tb arch:
VHDL top: library:xil_defaultlib entity:mandelbrot_calculator_tb arch:
VHDL top: library:xil_defaultlib entity:image_generator arch:
VHDL top: library:xil_defaultlib entity:image_generator arch:
VHDL top: library:xil_defaultlib entity:mse_mandelbrot arch:
VHDL top: library:xil_defaultlib entity:mse_mandelbrot arch:
END of tops
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd(32): INFO: executing mandelbrot_calculator_tb(testbench) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd(30): INFO: executing mandelbrot_calculator_default(calculator) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/image_generator.vhd(28): INFO: executing image_generator(behavioural) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/mse_mandelbrot.vhd(31): INFO: executing mse_mandelbrot(rtl) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd(31): INFO: executing \hdmi(c_vga_config=("0000010000000000","0000001001011000","0000000010100000","0000000010001100","0000000000001100","0000000000010100","0000000000010100","0000000000000011","0000010101000000","0000001001111011","0000000000000000","0000000000000000"),c_resolution="1024x600")(1,8)\(behavioural) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd(380): WARNING: clk_vga_hdmi_1024x600 remains a black-box since it has no binding entity (VHDL-1250)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga.vhd(28): INFO: executing \vga(c_vga_config=("0000010000000000","0000001001011000","0000000010100000","0000000010001100","0000000000001100","0000000000010100","0000000000010100","0000000000000011","0000010101000000","0000001001111011","0000000000000000","0000000000000000"))\(rtl) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_stripes.vhd(28): INFO: executing \vga_stripes(c_vga_config=("0000010000000000","0000001001011000","0000000010100000","0000000010001100","0000000000001100","0000000000010100","0000000000010100","0000000000000011","0000010101000000","0000001001111011","0000000000000000","0000000000000000"))\(behavioural) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_controler.vhd(28): INFO: executing \vga_controler(c_vga_config=("0000010000000000","0000001001011000","0000000010100000","0000000010001100","0000000000001100","0000000000010100","0000000000010100","0000000000000011","0000010101000000","0000001001111011","0000000000000000","0000000000000000"))\(behavioural) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd(31): INFO: executing vga_to_hdmi_default(rtl) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd(28): INFO: executing tmds_encoder_default(behavioural) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/serializer_10_to_1.vhd(31): INFO: executing serializer_10_to_1_default(rtl) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/ComplexValueGenerator.vhd(14): INFO: executing \ComplexValueGenerator(x_size=1024,y_size=600)\(Behavioral) (VHDL-1067)
C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/mse_mandelbrot.vhd(394): WARNING: ram_dual_port remains a black-box since it has no binding entity (VHDL-1250)
srcscan exits with return value 0
