#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3128_1.in[2] (.names)                                                                                                            0.471     9.268
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.529
new_n3157.in[1] (.names)                                                                                                              0.473    10.003
new_n3157.out[0] (.names)                                                                                                             0.235    10.238
new_n3158_1.in[3] (.names)                                                                                                            0.477    10.714
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.949
new_n3173_1.in[1] (.names)                                                                                                            0.332    11.282
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.517
new_n3187.in[5] (.names)                                                                                                              0.471    11.988
new_n3187.out[0] (.names)                                                                                                             0.261    12.249
new_n3199_1.in[0] (.names)                                                                                                            0.332    12.581
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.816
new_n3219_1.in[1] (.names)                                                                                                            0.477    13.293
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.554
new_n3221.in[1] (.names)                                                                                                              0.338    13.892
new_n3221.out[0] (.names)                                                                                                             0.261    14.153
n438.in[4] (.names)                                                                                                                   0.100    14.253
n438.out[0] (.names)                                                                                                                  0.261    14.514
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.514
data arrival time                                                                                                                              14.514

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.514
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.538


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3128_1.in[2] (.names)                                                                                                            0.471     9.268
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.529
new_n3157.in[1] (.names)                                                                                                              0.473    10.003
new_n3157.out[0] (.names)                                                                                                             0.235    10.238
new_n3158_1.in[3] (.names)                                                                                                            0.477    10.714
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.949
new_n3173_1.in[1] (.names)                                                                                                            0.332    11.282
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.517
new_n3187.in[5] (.names)                                                                                                              0.471    11.988
new_n3187.out[0] (.names)                                                                                                             0.261    12.249
new_n3199_1.in[0] (.names)                                                                                                            0.332    12.581
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.816
new_n3219_1.in[1] (.names)                                                                                                            0.477    13.293
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.554
new_n3210.in[2] (.names)                                                                                                              0.338    13.892
new_n3210.out[0] (.names)                                                                                                             0.261    14.153
n433.in[3] (.names)                                                                                                                   0.100    14.253
n433.out[0] (.names)                                                                                                                  0.235    14.488
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    14.488
data arrival time                                                                                                                              14.488

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.488
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.512


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3128_1.in[2] (.names)                                                                                                            0.471     9.268
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.529
new_n3157.in[1] (.names)                                                                                                              0.473    10.003
new_n3157.out[0] (.names)                                                                                                             0.235    10.238
new_n3156.in[3] (.names)                                                                                                              0.477    10.714
new_n3156.out[0] (.names)                                                                                                             0.261    10.975
new_n3155.in[5] (.names)                                                                                                              0.468    11.443
new_n3155.out[0] (.names)                                                                                                             0.261    11.704
new_n3153_1.in[1] (.names)                                                                                                            0.328    12.032
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.267
new_n3194_1.in[3] (.names)                                                                                                            0.477    12.744
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.005
new_n3198_1.in[2] (.names)                                                                                                            0.100    13.105
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.340
new_n3197.in[2] (.names)                                                                                                              0.100    13.440
new_n3197.out[0] (.names)                                                                                                             0.261    13.701
n428.in[3] (.names)                                                                                                                   0.100    13.801
n428.out[0] (.names)                                                                                                                  0.235    14.036
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.036
data arrival time                                                                                                                              14.036

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.036
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.060


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3128_1.in[2] (.names)                                                                                                            0.471     9.268
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.529
new_n3157.in[1] (.names)                                                                                                              0.473    10.003
new_n3157.out[0] (.names)                                                                                                             0.235    10.238
new_n3156.in[3] (.names)                                                                                                              0.477    10.714
new_n3156.out[0] (.names)                                                                                                             0.261    10.975
new_n3155.in[5] (.names)                                                                                                              0.468    11.443
new_n3155.out[0] (.names)                                                                                                             0.261    11.704
new_n3153_1.in[1] (.names)                                                                                                            0.328    12.032
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.267
new_n3194_1.in[3] (.names)                                                                                                            0.477    12.744
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.005
new_n3184_1.in[1] (.names)                                                                                                            0.100    13.105
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.340
n423.in[4] (.names)                                                                                                                   0.100    13.440
n423.out[0] (.names)                                                                                                                  0.261    13.701
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    13.701
data arrival time                                                                                                                              13.701

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.701
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.725


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3107.in[1] (.names)                                                                                                              0.471     9.268
new_n3107.out[0] (.names)                                                                                                             0.235     9.503
new_n3103_1.in[1] (.names)                                                                                                            0.482     9.985
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.220
new_n3102.in[1] (.names)                                                                                                              0.330    10.551
new_n3102.out[0] (.names)                                                                                                             0.235    10.786
new_n3133_1.in[0] (.names)                                                                                                            0.482    11.268
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.503
new_n3148_1.in[1] (.names)                                                                                                            0.628    12.131
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.366
new_n3131.in[4] (.names)                                                                                                              0.482    12.848
new_n3131.out[0] (.names)                                                                                                             0.235    13.083
n408.in[3] (.names)                                                                                                                   0.337    13.420
n408.out[0] (.names)                                                                                                                  0.235    13.655
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.655
data arrival time                                                                                                                              13.655

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.655
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.679


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3128_1.in[2] (.names)                                                                                                            0.471     9.268
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.529
new_n3157.in[1] (.names)                                                                                                              0.473    10.003
new_n3157.out[0] (.names)                                                                                                             0.235    10.238
new_n3156.in[3] (.names)                                                                                                              0.477    10.714
new_n3156.out[0] (.names)                                                                                                             0.261    10.975
new_n3155.in[5] (.names)                                                                                                              0.468    11.443
new_n3155.out[0] (.names)                                                                                                             0.261    11.704
new_n3171.in[1] (.names)                                                                                                              0.328    12.032
new_n3171.out[0] (.names)                                                                                                             0.235    12.267
new_n3170.in[0] (.names)                                                                                                              0.100    12.367
new_n3170.out[0] (.names)                                                                                                             0.235    12.602
new_n3168_1.in[4] (.names)                                                                                                            0.482    13.085
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.320
n418.in[2] (.names)                                                                                                                   0.100    13.420
n418.out[0] (.names)                                                                                                                  0.235    13.655
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    13.655
data arrival time                                                                                                                              13.655

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.655
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.678


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3107.in[1] (.names)                                                                                                              0.471     9.268
new_n3107.out[0] (.names)                                                                                                             0.235     9.503
new_n3103_1.in[1] (.names)                                                                                                            0.482     9.985
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.220
new_n3102.in[1] (.names)                                                                                                              0.330    10.551
new_n3102.out[0] (.names)                                                                                                             0.235    10.786
new_n3133_1.in[0] (.names)                                                                                                            0.482    11.268
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.503
new_n3132.in[1] (.names)                                                                                                              0.480    11.983
new_n3132.out[0] (.names)                                                                                                             0.235    12.218
new_n3152.in[1] (.names)                                                                                                              0.100    12.318
new_n3152.out[0] (.names)                                                                                                             0.235    12.553
new_n3151.in[0] (.names)                                                                                                              0.100    12.653
new_n3151.out[0] (.names)                                                                                                             0.235    12.888
new_n3150.in[3] (.names)                                                                                                              0.100    12.988
new_n3150.out[0] (.names)                                                                                                             0.235    13.223
n413.in[2] (.names)                                                                                                                   0.100    13.323
n413.out[0] (.names)                                                                                                                  0.235    13.558
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.558
data arrival time                                                                                                                              13.558

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.558
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.582


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3048_1.in[1] (.names)                                                                                                            0.477     7.938
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.199
new_n3094_1.in[0] (.names)                                                                                                            0.337     8.536
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.797
new_n3107.in[1] (.names)                                                                                                              0.471     9.268
new_n3107.out[0] (.names)                                                                                                             0.235     9.503
new_n3103_1.in[1] (.names)                                                                                                            0.482     9.985
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.220
new_n3102.in[1] (.names)                                                                                                              0.330    10.551
new_n3102.out[0] (.names)                                                                                                             0.235    10.786
new_n3119_1.in[0] (.names)                                                                                                            0.482    11.268
new_n3119_1.out[0] (.names)                                                                                                           0.235    11.503
new_n3118_1.in[2] (.names)                                                                                                            0.476    11.979
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.214
new_n3117.in[2] (.names)                                                                                                              0.100    12.314
new_n3117.out[0] (.names)                                                                                                             0.261    12.575
n403.in[3] (.names)                                                                                                                   0.100    12.675
n403.out[0] (.names)                                                                                                                  0.235    12.910
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    12.910
data arrival time                                                                                                                              12.910

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.910
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.933


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3033_1.in[0] (.names)                                                                                                            0.477     7.938
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.173
new_n3051.in[4] (.names)                                                                                                              0.473     8.646
new_n3051.out[0] (.names)                                                                                                             0.261     8.907
new_n3050.in[5] (.names)                                                                                                              0.468     9.375
new_n3050.out[0] (.names)                                                                                                             0.261     9.636
new_n3072.in[2] (.names)                                                                                                              0.332     9.969
new_n3072.out[0] (.names)                                                                                                             0.261    10.230
new_n3112.in[0] (.names)                                                                                                              0.478    10.708
new_n3112.out[0] (.names)                                                                                                             0.235    10.943
new_n3101.in[2] (.names)                                                                                                              0.479    11.422
new_n3101.out[0] (.names)                                                                                                             0.235    11.657
new_n3099_1.in[2] (.names)                                                                                                            0.482    12.139
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.374
n398.in[4] (.names)                                                                                                                   0.100    12.474
n398.out[0] (.names)                                                                                                                  0.261    12.735
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.735
data arrival time                                                                                                                              12.735

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.735
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.759


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3033_1.in[0] (.names)                                                                                                            0.477     7.938
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.173
new_n3051.in[4] (.names)                                                                                                              0.473     8.646
new_n3051.out[0] (.names)                                                                                                             0.261     8.907
new_n3050.in[5] (.names)                                                                                                              0.468     9.375
new_n3050.out[0] (.names)                                                                                                             0.261     9.636
new_n3072.in[2] (.names)                                                                                                              0.332     9.969
new_n3072.out[0] (.names)                                                                                                             0.261    10.230
new_n3071.in[0] (.names)                                                                                                              0.478    10.708
new_n3071.out[0] (.names)                                                                                                             0.235    10.943
new_n3069_1.in[4] (.names)                                                                                                            0.470    11.413
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.648
n388.in[2] (.names)                                                                                                                   0.739    12.387
n388.out[0] (.names)                                                                                                                  0.235    12.622
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.622
data arrival time                                                                                                                              12.622

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.622
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.645


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3033_1.in[0] (.names)                                                                                                            0.477     7.938
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.173
new_n3051.in[4] (.names)                                                                                                              0.473     8.646
new_n3051.out[0] (.names)                                                                                                             0.261     8.907
new_n3050.in[5] (.names)                                                                                                              0.468     9.375
new_n3050.out[0] (.names)                                                                                                             0.261     9.636
new_n3072.in[2] (.names)                                                                                                              0.332     9.969
new_n3072.out[0] (.names)                                                                                                             0.261    10.230
new_n3071.in[0] (.names)                                                                                                              0.478    10.708
new_n3071.out[0] (.names)                                                                                                             0.235    10.943
new_n3087.in[2] (.names)                                                                                                              0.479    11.422
new_n3087.out[0] (.names)                                                                                                             0.235    11.657
new_n3086.in[2] (.names)                                                                                                              0.100    11.757
new_n3086.out[0] (.names)                                                                                                             0.261    12.018
n393.in[3] (.names)                                                                                                                   0.100    12.118
n393.out[0] (.names)                                                                                                                  0.235    12.353
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.353
data arrival time                                                                                                                              12.353

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.353
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.376


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2911.in[0] (.names)                                                                                                              0.608     4.418
new_n2911.out[0] (.names)                                                                                                             0.261     4.679
new_n2939_1.in[3] (.names)                                                                                                            0.331     5.010
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.271
new_n2986.in[0] (.names)                                                                                                              0.476     5.747
new_n2986.out[0] (.names)                                                                                                             0.261     6.008
new_n3001.in[0] (.names)                                                                                                              0.482     6.490
new_n3001.out[0] (.names)                                                                                                             0.235     6.725
new_n3020.in[3] (.names)                                                                                                              0.475     7.200
new_n3020.out[0] (.names)                                                                                                             0.261     7.461
new_n3033_1.in[0] (.names)                                                                                                            0.477     7.938
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.173
new_n3051.in[4] (.names)                                                                                                              0.473     8.646
new_n3051.out[0] (.names)                                                                                                             0.261     8.907
new_n3050.in[5] (.names)                                                                                                              0.468     9.375
new_n3050.out[0] (.names)                                                                                                             0.261     9.636
new_n3049_1.in[0] (.names)                                                                                                            0.332     9.969
new_n3049_1.out[0] (.names)                                                                                                           0.235    10.204
new_n3055.in[0] (.names)                                                                                                              0.100    10.304
new_n3055.out[0] (.names)                                                                                                             0.235    10.539
new_n3054_1.in[4] (.names)                                                                                                            0.482    11.021
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.256
n383.in[2] (.names)                                                                                                                   0.100    11.356
n383.out[0] (.names)                                                                                                                  0.235    11.591
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.591
data arrival time                                                                                                                              11.591

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.591
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.615


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.499     0.665
new_n2771.out[0] (.names)                                                                                                             0.235     0.900
new_n2804_1.in[0] (.names)                                                                                                            0.471     1.372
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.607
new_n2830.in[1] (.names)                                                                                                              0.616     2.222
new_n2830.out[0] (.names)                                                                                                             0.261     2.483
new_n2843_1.in[5] (.names)                                                                                                            0.469     2.952
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.213
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.549
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.810
new_n2895.in[0] (.names)                                                                                                              0.608     4.418
new_n2895.out[0] (.names)                                                                                                             0.235     4.653
new_n2894_1.in[2] (.names)                                                                                                            0.100     4.753
new_n2894_1.out[0] (.names)                                                                                                           0.235     4.988
new_n2942.in[1] (.names)                                                                                                              0.479     5.467
new_n2942.out[0] (.names)                                                                                                             0.261     5.728
new_n2973_1.in[1] (.names)                                                                                                            0.469     6.197
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.458
new_n2999_1.in[1] (.names)                                                                                                            0.620     7.078
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.339
new_n2998_1.in[0] (.names)                                                                                                            0.335     7.674
new_n2998_1.out[0] (.names)                                                                                                           0.235     7.909
new_n3007.in[0] (.names)                                                                                                              0.477     8.386
new_n3007.out[0] (.names)                                                                                                             0.235     8.621
new_n3027.in[4] (.names)                                                                                                              0.472     9.093
new_n3027.out[0] (.names)                                                                                                             0.261     9.354
new_n3040.in[0] (.names)                                                                                                              0.337     9.691
new_n3040.out[0] (.names)                                                                                                             0.235     9.926
new_n3038_1.in[2] (.names)                                                                                                            0.476    10.402
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.637
new_n3037.in[1] (.names)                                                                                                              0.100    10.737
new_n3037.out[0] (.names)                                                                                                             0.261    10.998
n378.in[2] (.names)                                                                                                                   0.100    11.098
n378.out[0] (.names)                                                                                                                  0.235    11.333
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.333
data arrival time                                                                                                                              11.333

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.333
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.356


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2945.in[1] (.names)                                                                                                              0.475     7.325
new_n2945.out[0] (.names)                                                                                                             0.261     7.586
new_n2975.in[3] (.names)                                                                                                              0.475     8.061
new_n2975.out[0] (.names)                                                                                                             0.261     8.322
new_n3009_1.in[3] (.names)                                                                                                            0.477     8.799
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.060
new_n3026.in[3] (.names)                                                                                                              0.611     9.671
new_n3026.out[0] (.names)                                                                                                             0.261     9.932
new_n3025.in[2] (.names)                                                                                                              0.481    10.413
new_n3025.out[0] (.names)                                                                                                             0.261    10.674
n373.in[3] (.names)                                                                                                                   0.100    10.774
n373.out[0] (.names)                                                                                                                  0.235    11.009
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    11.009
data arrival time                                                                                                                              11.009

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.009
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.033


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2945.in[1] (.names)                                                                                                              0.475     7.325
new_n2945.out[0] (.names)                                                                                                             0.261     7.586
new_n2975.in[3] (.names)                                                                                                              0.475     8.061
new_n2975.out[0] (.names)                                                                                                             0.261     8.322
new_n3009_1.in[3] (.names)                                                                                                            0.477     8.799
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.060
new_n3012.in[2] (.names)                                                                                                              0.605     9.664
new_n3012.out[0] (.names)                                                                                                             0.235     9.899
new_n3011.in[1] (.names)                                                                                                              0.100     9.999
new_n3011.out[0] (.names)                                                                                                             0.261    10.260
n368.in[2] (.names)                                                                                                                   0.100    10.360
n368.out[0] (.names)                                                                                                                  0.235    10.595
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.595
data arrival time                                                                                                                              10.595

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.595
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.619


#Path 16
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2945.in[1] (.names)                                                                                                              0.475     7.325
new_n2945.out[0] (.names)                                                                                                             0.261     7.586
new_n2975.in[3] (.names)                                                                                                              0.475     8.061
new_n2975.out[0] (.names)                                                                                                             0.261     8.322
new_n3009_1.in[3] (.names)                                                                                                            0.477     8.799
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.060
new_n2995.in[2] (.names)                                                                                                              0.605     9.664
new_n2995.out[0] (.names)                                                                                                             0.261     9.925
n363.in[3] (.names)                                                                                                                   0.100    10.025
n363.out[0] (.names)                                                                                                                  0.235    10.260
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.260
data arrival time                                                                                                                              10.260

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.260
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.284


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2931.in[2] (.names)                                                                                                              0.337     6.616
new_n2931.out[0] (.names)                                                                                                             0.235     6.851
new_n2966.in[4] (.names)                                                                                                              0.470     7.321
new_n2966.out[0] (.names)                                                                                                             0.261     7.582
new_n2964_1.in[1] (.names)                                                                                                            0.473     8.055
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.290
new_n2978_1.in[0] (.names)                                                                                                            0.330     8.621
new_n2978_1.out[0] (.names)                                                                                                           0.235     8.856
new_n2977.in[1] (.names)                                                                                                              0.100     8.956
new_n2977.out[0] (.names)                                                                                                             0.261     9.217
n358.in[2] (.names)                                                                                                                   0.766     9.982
n358.out[0] (.names)                                                                                                                  0.235    10.217
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.217
data arrival time                                                                                                                              10.217

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.217
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.241


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4020.in[0] (.names)                                                                 0.100     7.815
new_n4020.out[0] (.names)                                                                0.261     8.076
new_n4019_1.in[0] (.names)                                                               0.594     8.670
new_n4019_1.out[0] (.names)                                                              0.235     8.905
new_n4018_1.in[3] (.names)                                                               0.312     9.216
new_n4018_1.out[0] (.names)                                                              0.235     9.451
n3393.in[2] (.names)                                                                     0.485     9.936
n3393.out[0] (.names)                                                                    0.235    10.171
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000    10.171
data arrival time                                                                                 10.171

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.171
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.195


#Path 19
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3373_1.in[0] (.names)                                                               0.758     8.518
new_n3373_1.out[0] (.names)                                                              0.235     8.753
new_n3378_1.in[0] (.names)                                                               0.100     8.853
new_n3378_1.out[0] (.names)                                                              0.235     9.088
new_n3377.in[1] (.names)                                                                 0.100     9.188
new_n3377.out[0] (.names)                                                                0.235     9.423
n711.in[2] (.names)                                                                      0.452     9.874
n711.out[0] (.names)                                                                     0.235    10.109
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.109
data arrival time                                                                                 10.109

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.109
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.133


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4020.in[0] (.names)                                                                 0.100     7.815
new_n4020.out[0] (.names)                                                                0.261     8.076
new_n4028_1.in[2] (.names)                                                               0.737     8.813
new_n4028_1.out[0] (.names)                                                              0.261     9.074
new_n4034_1.in[0] (.names)                                                               0.100     9.174
new_n4034_1.out[0] (.names)                                                              0.235     9.409
new_n4033_1.in[2] (.names)                                                               0.100     9.509
new_n4033_1.out[0] (.names)                                                              0.261     9.770
n3413.in[3] (.names)                                                                     0.100     9.870
n3413.out[0] (.names)                                                                    0.235    10.105
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000    10.105
data arrival time                                                                                 10.105

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.105
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.129


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4020.in[0] (.names)                                                                 0.100     7.815
new_n4020.out[0] (.names)                                                                0.261     8.076
new_n4028_1.in[2] (.names)                                                               0.737     8.813
new_n4028_1.out[0] (.names)                                                              0.261     9.074
new_n4031.in[0] (.names)                                                                 0.100     9.174
new_n4031.out[0] (.names)                                                                0.261     9.435
new_n4030.in[3] (.names)                                                                 0.100     9.535
new_n4030.out[0] (.names)                                                                0.235     9.770
n3408.in[2] (.names)                                                                     0.100     9.870
n3408.out[0] (.names)                                                                    0.235    10.105
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000    10.105
data arrival time                                                                                 10.105

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.105
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.129


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4112.in[0] (.names)                                                                 0.617     8.411
new_n4112.out[0] (.names)                                                                0.235     8.646
new_n4115.in[0] (.names)                                                                 0.475     9.121
new_n4115.out[0] (.names)                                                                0.235     9.356
new_n4114_1.in[1] (.names)                                                               0.100     9.456
new_n4114_1.out[0] (.names)                                                              0.235     9.691
n3548.in[2] (.names)                                                                     0.100     9.791
n3548.out[0] (.names)                                                                    0.235    10.026
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000    10.026
data arrival time                                                                                 10.026

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.026
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.049


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4119_1.in[0] (.names)                                                               0.100     7.894
new_n4119_1.out[0] (.names)                                                              0.261     8.155
new_n4127.in[2] (.names)                                                                 0.100     8.255
new_n4127.out[0] (.names)                                                                0.261     8.516
new_n4129_1.in[0] (.names)                                                               0.450     8.966
new_n4129_1.out[0] (.names)                                                              0.261     9.227
n3568.in[4] (.names)                                                                     0.478     9.705
n3568.out[0] (.names)                                                                    0.261     9.966
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.966
data arrival time                                                                                  9.966

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.966
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.990


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4245.in[0] (.names)                                                                 0.430     8.305
new_n4245.out[0] (.names)                                                                0.261     8.566
new_n4250.in[0] (.names)                                                                 0.100     8.666
new_n4250.out[0] (.names)                                                                0.261     8.927
new_n4249_1.in[3] (.names)                                                               0.100     9.027
new_n4249_1.out[0] (.names)                                                              0.261     9.288
n3878.in[2] (.names)                                                                     0.414     9.701
n3878.out[0] (.names)                                                                    0.235     9.936
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.936
data arrival time                                                                                  9.936

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.936
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.960


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4119_1.in[0] (.names)                                                               0.100     7.894
new_n4119_1.out[0] (.names)                                                              0.261     8.155
new_n4127.in[2] (.names)                                                                 0.100     8.255
new_n4127.out[0] (.names)                                                                0.261     8.516
new_n4132.in[0] (.names)                                                                 0.100     8.616
new_n4132.out[0] (.names)                                                                0.235     8.851
new_n4131.in[2] (.names)                                                                 0.100     8.951
new_n4131.out[0] (.names)                                                                0.261     9.212
n3573.in[3] (.names)                                                                     0.476     9.688
n3573.out[0] (.names)                                                                    0.235     9.923
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.923
data arrival time                                                                                  9.923

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.923
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.947


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3373_1.in[0] (.names)                                                               0.758     8.518
new_n3373_1.out[0] (.names)                                                              0.235     8.753
new_n3381.in[0] (.names)                                                                 0.100     8.853
new_n3381.out[0] (.names)                                                                0.261     9.114
new_n3388_1.in[2] (.names)                                                               0.100     9.214
new_n3388_1.out[0] (.names)                                                              0.261     9.475
n726.in[1] (.names)                                                                      0.100     9.575
n726.out[0] (.names)                                                                     0.261     9.836
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.836
data arrival time                                                                                  9.836

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.836
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.859


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3373_1.in[0] (.names)                                                               0.758     8.518
new_n3373_1.out[0] (.names)                                                              0.235     8.753
new_n3381.in[0] (.names)                                                                 0.100     8.853
new_n3381.out[0] (.names)                                                                0.261     9.114
new_n3385.in[0] (.names)                                                                 0.100     9.214
new_n3385.out[0] (.names)                                                                0.261     9.475
n721.in[3] (.names)                                                                      0.100     9.575
n721.out[0] (.names)                                                                     0.261     9.836
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.836
data arrival time                                                                                  9.836

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.836
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.859


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3373_1.in[0] (.names)                                                               0.758     8.518
new_n3373_1.out[0] (.names)                                                              0.235     8.753
new_n3381.in[0] (.names)                                                                 0.100     8.853
new_n3381.out[0] (.names)                                                                0.261     9.114
new_n3380.in[0] (.names)                                                                 0.100     9.214
new_n3380.out[0] (.names)                                                                0.235     9.449
n716.in[4] (.names)                                                                      0.100     9.549
n716.out[0] (.names)                                                                     0.261     9.810
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.810
data arrival time                                                                                  9.810

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.810
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.833


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3373_1.in[0] (.names)                                                               0.758     8.518
new_n3373_1.out[0] (.names)                                                              0.235     8.753
new_n3375.in[0] (.names)                                                                 0.414     9.166
new_n3375.out[0] (.names)                                                                0.261     9.427
n706.in[4] (.names)                                                                      0.100     9.527
n706.out[0] (.names)                                                                     0.261     9.788
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.788
data arrival time                                                                                  9.788

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.788
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.812


#Path 30
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2945.in[1] (.names)                                                                                                              0.475     7.325
new_n2945.out[0] (.names)                                                                                                             0.261     7.586
new_n2975.in[3] (.names)                                                                                                              0.475     8.061
new_n2975.out[0] (.names)                                                                                                             0.261     8.322
new_n2963_1.in[1] (.names)                                                                                                            0.477     8.799
new_n2963_1.out[0] (.names)                                                                                                           0.235     9.034
n353.in[4] (.names)                                                                                                                   0.482     9.516
n353.out[0] (.names)                                                                                                                  0.261     9.777
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.777
data arrival time                                                                                                                               9.777

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.777
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.801


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4020.in[0] (.names)                                                                 0.100     7.815
new_n4020.out[0] (.names)                                                                0.261     8.076
new_n4028_1.in[2] (.names)                                                               0.737     8.813
new_n4028_1.out[0] (.names)                                                              0.261     9.074
new_n4027.in[2] (.names)                                                                 0.100     9.174
new_n4027.out[0] (.names)                                                                0.261     9.435
n3403.in[3] (.names)                                                                     0.100     9.535
n3403.out[0] (.names)                                                                    0.235     9.770
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.770
data arrival time                                                                                  9.770

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.770
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.794


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3373_1.in[0] (.names)                                                               0.758     8.518
new_n3373_1.out[0] (.names)                                                              0.235     8.753
new_n3372.in[1] (.names)                                                                 0.414     9.166
new_n3372.out[0] (.names)                                                                0.235     9.401
n701.in[2] (.names)                                                                      0.100     9.501
n701.out[0] (.names)                                                                     0.235     9.736
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.736
data arrival time                                                                                  9.736

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.736
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.760


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4112.in[0] (.names)                                                                 0.617     8.411
new_n4112.out[0] (.names)                                                                0.235     8.646
new_n4111.in[1] (.names)                                                                 0.476     9.122
new_n4111.out[0] (.names)                                                                0.235     9.357
n3543.in[2] (.names)                                                                     0.100     9.457
n3543.out[0] (.names)                                                                    0.235     9.692
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.692
data arrival time                                                                                  9.692

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.692
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.715


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4245.in[0] (.names)                                                                 0.430     8.305
new_n4245.out[0] (.names)                                                                0.261     8.566
new_n4253_1.in[2] (.names)                                                               0.100     8.666
new_n4253_1.out[0] (.names)                                                              0.261     8.927
new_n4255.in[0] (.names)                                                                 0.100     9.027
new_n4255.out[0] (.names)                                                                0.261     9.288
n3888.in[4] (.names)                                                                     0.100     9.388
n3888.out[0] (.names)                                                                    0.261     9.649
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.649
data arrival time                                                                                  9.649

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.649
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.672


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4245.in[0] (.names)                                                                 0.430     8.305
new_n4245.out[0] (.names)                                                                0.261     8.566
new_n4253_1.in[2] (.names)                                                               0.100     8.666
new_n4253_1.out[0] (.names)                                                              0.261     8.927
new_n4257.in[0] (.names)                                                                 0.100     9.027
new_n4257.out[0] (.names)                                                                0.235     9.262
n3893.in[1] (.names)                                                                     0.100     9.362
n3893.out[0] (.names)                                                                    0.261     9.623
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.623
data arrival time                                                                                  9.623

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.623
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.646


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4245.in[0] (.names)                                                                 0.430     8.305
new_n4245.out[0] (.names)                                                                0.261     8.566
new_n4244_1.in[0] (.names)                                                               0.457     9.023
new_n4244_1.out[0] (.names)                                                              0.235     9.258
n3873.in[4] (.names)                                                                     0.100     9.358
n3873.out[0] (.names)                                                                    0.261     9.619
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.619
data arrival time                                                                                  9.619

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.619
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.642


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4013_1.in[0] (.names)                                                               0.100     7.815
new_n4013_1.out[0] (.names)                                                              0.235     8.050
new_n4016.in[0] (.names)                                                                 0.100     8.150
new_n4016.out[0] (.names)                                                                0.235     8.385
new_n4015.in[2] (.names)                                                                 0.622     9.007
new_n4015.out[0] (.names)                                                                0.261     9.268
n3388.in[3] (.names)                                                                     0.100     9.368
n3388.out[0] (.names)                                                                    0.235     9.603
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.603
data arrival time                                                                                  9.603

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.603
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.627


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4245.in[0] (.names)                                                                 0.430     8.305
new_n4245.out[0] (.names)                                                                0.261     8.566
new_n4253_1.in[2] (.names)                                                               0.100     8.666
new_n4253_1.out[0] (.names)                                                              0.261     8.927
new_n4252.in[1] (.names)                                                                 0.100     9.027
new_n4252.out[0] (.names)                                                                0.235     9.262
n3883.in[2] (.names)                                                                     0.100     9.362
n3883.out[0] (.names)                                                                    0.235     9.597
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.597
data arrival time                                                                                  9.597

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.597
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.620


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4020.in[0] (.names)                                                                 0.100     7.815
new_n4020.out[0] (.names)                                                                0.261     8.076
new_n4025.in[2] (.names)                                                                 0.594     8.670
new_n4025.out[0] (.names)                                                                0.235     8.905
new_n4024_1.in[1] (.names)                                                               0.100     9.005
new_n4024_1.out[0] (.names)                                                              0.235     9.240
n3398.in[2] (.names)                                                                     0.100     9.340
n3398.out[0] (.names)                                                                    0.235     9.575
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.575
data arrival time                                                                                  9.575

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.575
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.598


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4119_1.in[0] (.names)                                                               0.100     7.894
new_n4119_1.out[0] (.names)                                                              0.261     8.155
new_n4127.in[2] (.names)                                                                 0.100     8.255
new_n4127.out[0] (.names)                                                                0.261     8.516
new_n4126.in[1] (.names)                                                                 0.450     8.966
new_n4126.out[0] (.names)                                                                0.235     9.201
n3563.in[2] (.names)                                                                     0.100     9.301
n3563.out[0] (.names)                                                                    0.235     9.536
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.536
data arrival time                                                                                  9.536

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.536
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.560


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4119_1.in[0] (.names)                                                               0.100     7.894
new_n4119_1.out[0] (.names)                                                              0.261     8.155
new_n4124_1.in[0] (.names)                                                               0.336     8.491
new_n4124_1.out[0] (.names)                                                              0.261     8.752
new_n4123_1.in[3] (.names)                                                               0.100     8.852
new_n4123_1.out[0] (.names)                                                              0.261     9.113
n3558.in[2] (.names)                                                                     0.100     9.213
n3558.out[0] (.names)                                                                    0.235     9.448
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.448
data arrival time                                                                                  9.448

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.448
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.472


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4239_1.in[0] (.names)                                                               0.100     7.974
new_n4239_1.out[0] (.names)                                                              0.235     8.209
new_n4238_1.in[1] (.names)                                                               0.100     8.309
new_n4238_1.out[0] (.names)                                                              0.235     8.544
n3863.in[2] (.names)                                                                     0.629     9.173
n3863.out[0] (.names)                                                                    0.235     9.408
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.408
data arrival time                                                                                  9.408

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.408
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.432


#Path 43
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2945.in[1] (.names)                                                                                                              0.475     7.325
new_n2945.out[0] (.names)                                                                                                             0.261     7.586
new_n2961.in[2] (.names)                                                                                                              0.475     8.061
new_n2961.out[0] (.names)                                                                                                             0.235     8.296
new_n2947.in[2] (.names)                                                                                                              0.476     8.772
new_n2947.out[0] (.names)                                                                                                             0.261     9.033
n348.in[3] (.names)                                                                                                                   0.100     9.133
n348.out[0] (.names)                                                                                                                  0.235     9.368
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.368
data arrival time                                                                                                                               9.368

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.368
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.391


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4235.in[0] (.names)                                                                 0.100     7.974
new_n4235.out[0] (.names)                                                                0.235     8.209
n3858.in[4] (.names)                                                                     0.756     8.965
n3858.out[0] (.names)                                                                    0.261     9.226
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     9.226
data arrival time                                                                                  9.226

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.226
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.250


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4236.in[0] (.names)                                                                 0.100     7.639
new_n4236.out[0] (.names)                                                                0.235     7.874
new_n4239_1.in[0] (.names)                                                               0.100     7.974
new_n4239_1.out[0] (.names)                                                              0.235     8.209
new_n4242.in[0] (.names)                                                                 0.100     8.309
new_n4242.out[0] (.names)                                                                0.235     8.544
new_n4241.in[1] (.names)                                                                 0.100     8.644
new_n4241.out[0] (.names)                                                                0.235     8.879
n3868.in[2] (.names)                                                                     0.100     8.979
n3868.out[0] (.names)                                                                    0.235     9.214
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     9.214
data arrival time                                                                                  9.214

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.214
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.238


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3370.in[0] (.names)                                                                 0.481     8.241
new_n3370.out[0] (.names)                                                                0.261     8.502
new_n3369_1.in[3] (.names)                                                               0.100     8.602
new_n3369_1.out[0] (.names)                                                              0.235     8.837
n696.in[2] (.names)                                                                      0.100     8.937
n696.out[0] (.names)                                                                     0.235     9.172
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.172
data arrival time                                                                                  9.172

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.172
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.196


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4119_1.in[0] (.names)                                                               0.100     7.894
new_n4119_1.out[0] (.names)                                                              0.261     8.155
new_n4118_1.in[0] (.names)                                                               0.100     8.255
new_n4118_1.out[0] (.names)                                                              0.235     8.490
new_n4117.in[3] (.names)                                                                 0.100     8.590
new_n4117.out[0] (.names)                                                                0.235     8.825
n3553.in[2] (.names)                                                                     0.100     8.925
n3553.out[0] (.names)                                                                    0.235     9.160
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     9.160
data arrival time                                                                                  9.160

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.160
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.184


#Path 48
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2945.in[1] (.names)                                                                                                              0.475     7.325
new_n2945.out[0] (.names)                                                                                                             0.261     7.586
new_n2934_1.in[1] (.names)                                                                                                            0.475     8.061
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.296
n343.in[4] (.names)                                                                                                                   0.479     8.775
n343.out[0] (.names)                                                                                                                  0.261     9.036
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     9.036
data arrival time                                                                                                                               9.036

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.036
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.060


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4109_1.in[0] (.names)                                                               0.615     7.559
new_n4109_1.out[0] (.names)                                                              0.235     7.794
new_n4108_1.in[0] (.names)                                                               0.617     8.411
new_n4108_1.out[0] (.names)                                                              0.235     8.646
n3538.in[4] (.names)                                                                     0.100     8.746
n3538.out[0] (.names)                                                                    0.261     9.007
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     9.007
data arrival time                                                                                  9.007

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.007
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.031


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4233_1.in[0] (.names)                                                               0.100     7.639
new_n4233_1.out[0] (.names)                                                              0.235     7.874
new_n4232.in[1] (.names)                                                                 0.478     8.352
new_n4232.out[0] (.names)                                                                0.235     8.587
n3853.in[2] (.names)                                                                     0.100     8.687
n3853.out[0] (.names)                                                                    0.235     8.922
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.922
data arrival time                                                                                  8.922

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.922
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.946


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4106.in[0] (.names)                                                                 0.615     7.559
new_n4106.out[0] (.names)                                                                0.235     7.794
new_n4105.in[2] (.names)                                                                 0.469     8.263
new_n4105.out[0] (.names)                                                                0.261     8.524
n3533.in[3] (.names)                                                                     0.100     8.624
n3533.out[0] (.names)                                                                    0.235     8.859
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.859
data arrival time                                                                                  8.859

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.859
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.883


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4007.in[0] (.names)                                                                 0.100     7.480
new_n4007.out[0] (.names)                                                                0.235     7.715
new_n4006.in[2] (.names)                                                                 0.465     8.179
new_n4006.out[0] (.names)                                                                0.261     8.440
n3373.in[3] (.names)                                                                     0.100     8.540
n3373.out[0] (.names)                                                                    0.235     8.775
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.775
data arrival time                                                                                  8.775

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.775
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.799


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n3995.in[0] (.names)                                                                 0.100     7.119
new_n3995.out[0] (.names)                                                                0.235     7.354
new_n4001.in[0] (.names)                                                                 0.309     7.662
new_n4001.out[0] (.names)                                                                0.235     7.897
new_n4000.in[1] (.names)                                                                 0.307     8.205
new_n4000.out[0] (.names)                                                                0.235     8.440
n3363.in[2] (.names)                                                                     0.100     8.540
n3363.out[0] (.names)                                                                    0.235     8.775
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.775
data arrival time                                                                                  8.775

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.775
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.798


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3358_1.in[0] (.names)                                                               0.100     7.499
new_n3358_1.out[0] (.names)                                                              0.235     7.734
new_n3364_1.in[0] (.names)                                                               0.100     7.834
new_n3364_1.out[0] (.names)                                                              0.235     8.069
new_n3363_1.in[2] (.names)                                                               0.100     8.169
new_n3363_1.out[0] (.names)                                                              0.261     8.430
n686.in[3] (.names)                                                                      0.100     8.530
n686.out[0] (.names)                                                                     0.235     8.765
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.765
data arrival time                                                                                  8.765

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.765
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.788


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4227.in[0] (.names)                                                                 0.100     7.304
new_n4227.out[0] (.names)                                                                0.235     7.539
new_n4226.in[2] (.names)                                                                 0.626     8.165
new_n4226.out[0] (.names)                                                                0.261     8.426
n3843.in[3] (.names)                                                                     0.100     8.526
n3843.out[0] (.names)                                                                    0.235     8.761
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.761
data arrival time                                                                                  8.761

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.761
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.785


#Path 56
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2919_1.in[0] (.names)                                                                                                            0.335     7.185
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.420
new_n2918_1.in[1] (.names)                                                                                                            0.742     8.163
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.424
n338.in[2] (.names)                                                                                                                   0.100     8.524
n338.out[0] (.names)                                                                                                                  0.235     8.759
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.759
data arrival time                                                                                                                               8.759

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.759
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.782


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4230.in[0] (.names)                                                                 0.100     7.304
new_n4230.out[0] (.names)                                                                0.235     7.539
new_n4229_1.in[0] (.names)                                                               0.615     8.154
new_n4229_1.out[0] (.names)                                                              0.235     8.389
n3848.in[4] (.names)                                                                     0.100     8.489
n3848.out[0] (.names)                                                                    0.261     8.750
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.750
data arrival time                                                                                  8.750

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.750
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.773


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4013_1.in[0] (.names)                                                               0.100     7.815
new_n4013_1.out[0] (.names)                                                              0.235     8.050
new_n4012.in[1] (.names)                                                                 0.100     8.150
new_n4012.out[0] (.names)                                                                0.235     8.385
n3383.in[0] (.names)                                                                     0.100     8.485
n3383.out[0] (.names)                                                                    0.261     8.746
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.746
data arrival time                                                                                  8.746

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.746
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.769


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3367.in[2] (.names)                                                                 0.100     7.499
new_n3367.out[0] (.names)                                                                0.261     7.760
new_n3366.in[2] (.names)                                                                 0.337     8.097
new_n3366.out[0] (.names)                                                                0.261     8.358
n691.in[3] (.names)                                                                      0.100     8.458
n691.out[0] (.names)                                                                     0.235     8.693
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     8.693
data arrival time                                                                                  8.693

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.693
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.716


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3359_1.in[0] (.names)                                                               0.100     7.138
new_n3359_1.out[0] (.names)                                                              0.261     7.399
new_n3358_1.in[0] (.names)                                                               0.100     7.499
new_n3358_1.out[0] (.names)                                                              0.235     7.734
new_n3357.in[2] (.names)                                                                 0.335     8.069
new_n3357.out[0] (.names)                                                                0.261     8.330
n681.in[3] (.names)                                                                      0.100     8.430
n681.out[0] (.names)                                                                     0.235     8.665
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.665
data arrival time                                                                                  8.665

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.665
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.688


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4010.in[0] (.names)                                                                 0.100     7.480
new_n4010.out[0] (.names)                                                                0.235     7.715
new_n4009_1.in[2] (.names)                                                               0.328     8.043
new_n4009_1.out[0] (.names)                                                              0.261     8.304
n3378.in[3] (.names)                                                                     0.100     8.404
n3378.out[0] (.names)                                                                    0.235     8.639
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.639
data arrival time                                                                                  8.639

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.639
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.662


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3352.in[0] (.names)                                                                 0.338     7.376
new_n3352.out[0] (.names)                                                                0.235     7.611
new_n3355.in[0] (.names)                                                                 0.100     7.711
new_n3355.out[0] (.names)                                                                0.235     7.946
new_n3354_1.in[1] (.names)                                                               0.100     8.046
new_n3354_1.out[0] (.names)                                                              0.235     8.281
n676.in[2] (.names)                                                                      0.100     8.381
n676.out[0] (.names)                                                                     0.235     8.616
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.616
data arrival time                                                                                  8.616

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.616
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.639


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4094_1.in[0] (.names)                                                               0.100     6.684
new_n4094_1.out[0] (.names)                                                              0.235     6.919
new_n4100.in[0] (.names)                                                                 0.334     7.252
new_n4100.out[0] (.names)                                                                0.235     7.487
new_n4099_1.in[2] (.names)                                                               0.100     7.587
new_n4099_1.out[0] (.names)                                                              0.261     7.848
n3523.in[3] (.names)                                                                     0.483     8.332
n3523.out[0] (.names)                                                                    0.235     8.567
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.567
data arrival time                                                                                  8.567

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.567
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.590


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3352.in[0] (.names)                                                                 0.338     7.376
new_n3352.out[0] (.names)                                                                0.235     7.611
new_n3351.in[2] (.names)                                                                 0.100     7.711
new_n3351.out[0] (.names)                                                                0.261     7.972
n671.in[3] (.names)                                                                      0.100     8.072
n671.out[0] (.names)                                                                     0.235     8.307
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.307
data arrival time                                                                                  8.307

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.307
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.330


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n4004_1.in[2] (.names)                                                               0.100     7.119
new_n4004_1.out[0] (.names)                                                              0.261     7.380
new_n4003_1.in[2] (.names)                                                               0.307     7.687
new_n4003_1.out[0] (.names)                                                              0.261     7.948
n3368.in[3] (.names)                                                                     0.100     8.048
n3368.out[0] (.names)                                                                    0.235     8.283
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.283
data arrival time                                                                                  8.283

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.283
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.307


#Path 66
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4224_1.in[0] (.names)                                                               0.100     6.969
new_n4224_1.out[0] (.names)                                                              0.235     7.204
new_n4223_1.in[2] (.names)                                                               0.471     7.676
new_n4223_1.out[0] (.names)                                                              0.261     7.937
n3838.in[3] (.names)                                                                     0.100     8.037
n3838.out[0] (.names)                                                                    0.235     8.272
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     8.272
data arrival time                                                                                  8.272

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.272
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.295


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3996.in[0] (.names)                                                                 0.100     6.758
new_n3996.out[0] (.names)                                                                0.261     7.019
new_n3995.in[0] (.names)                                                                 0.100     7.119
new_n3995.out[0] (.names)                                                                0.235     7.354
new_n3994_1.in[1] (.names)                                                               0.309     7.662
new_n3994_1.out[0] (.names)                                                              0.235     7.897
n3358.in[2] (.names)                                                                     0.100     7.997
n3358.out[0] (.names)                                                                    0.235     8.232
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     8.232
data arrival time                                                                                  8.232

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.232
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.256


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3989_1.in[0] (.names)                                                               0.306     6.964
new_n3989_1.out[0] (.names)                                                              0.235     7.199
new_n3992.in[0] (.names)                                                                 0.100     7.299
new_n3992.out[0] (.names)                                                                0.235     7.534
new_n3991.in[2] (.names)                                                                 0.100     7.634
new_n3991.out[0] (.names)                                                                0.261     7.895
n3353.in[3] (.names)                                                                     0.100     7.995
n3353.out[0] (.names)                                                                    0.235     8.230
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     8.230
data arrival time                                                                                  8.230

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.230
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.254


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3349_1.in[0] (.names)                                                               0.100     6.803
new_n3349_1.out[0] (.names)                                                              0.235     7.038
new_n3348_1.in[1] (.names)                                                               0.622     7.660
new_n3348_1.out[0] (.names)                                                              0.235     7.895
n666.in[2] (.names)                                                                      0.100     7.995
n666.out[0] (.names)                                                                     0.235     8.230
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.230
data arrival time                                                                                  8.230

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.230
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.254


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2861.in[5] (.names)                                                                                                              0.477     4.586
new_n2861.out[0] (.names)                                                                                                             0.261     4.847
new_n2876.in[5] (.names)                                                                                                              0.630     5.477
new_n2876.out[0] (.names)                                                                                                             0.261     5.738
new_n2887.in[0] (.names)                                                                                                              0.100     5.838
new_n2887.out[0] (.names)                                                                                                             0.235     6.073
new_n2890.in[2] (.names)                                                                                                              0.717     6.790
new_n2890.out[0] (.names)                                                                                                             0.235     7.025
new_n2889_1.in[2] (.names)                                                                                                            0.479     7.504
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.765
n328.in[3] (.names)                                                                                                                   0.100     7.865
n328.out[0] (.names)                                                                                                                  0.235     8.100
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.100
data arrival time                                                                                                                               8.100

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.100
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.123


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3985.in[1] (.names)                                                                 0.306     6.964
new_n3985.out[0] (.names)                                                                0.235     7.199
n3343.in[2] (.names)                                                                     0.590     7.789
n3343.out[0] (.names)                                                                    0.235     8.024
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     8.024
data arrival time                                                                                  8.024

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.024
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.047


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2880.in[1] (.names)                                                                                                              0.481     5.302
new_n2880.out[0] (.names)                                                                                                             0.261     5.563
new_n2901.in[4] (.names)                                                                                                              0.481     6.044
new_n2901.out[0] (.names)                                                                                                             0.235     6.279
new_n2906.in[1] (.names)                                                                                                              0.337     6.616
new_n2906.out[0] (.names)                                                                                                             0.235     6.851
new_n2905.in[0] (.names)                                                                                                              0.335     7.185
new_n2905.out[0] (.names)                                                                                                             0.235     7.420
n333.in[4] (.names)                                                                                                                   0.335     7.755
n333.out[0] (.names)                                                                                                                  0.261     8.016
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.016
data arrival time                                                                                                                               8.016

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.016
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.040


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.886     6.634
new_n4221.out[0] (.names)                                                                0.235     6.869
new_n4220.in[1] (.names)                                                                 0.100     6.969
new_n4220.out[0] (.names)                                                                0.235     7.204
n3833.in[2] (.names)                                                                     0.467     7.671
n3833.out[0] (.names)                                                                    0.235     7.906
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.906
data arrival time                                                                                  7.906

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.906
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.930


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3986.in[0] (.names)                                                                 0.100     6.423
new_n3986.out[0] (.names)                                                                0.235     6.658
new_n3989_1.in[0] (.names)                                                               0.306     6.964
new_n3989_1.out[0] (.names)                                                              0.235     7.199
new_n3988_1.in[2] (.names)                                                               0.100     7.299
new_n3988_1.out[0] (.names)                                                              0.261     7.560
n3348.in[3] (.names)                                                                     0.100     7.660
n3348.out[0] (.names)                                                                    0.235     7.895
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.895
data arrival time                                                                                  7.895

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.895
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.919


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4094_1.in[0] (.names)                                                               0.100     6.684
new_n4094_1.out[0] (.names)                                                              0.235     6.919
new_n4093_1.in[2] (.names)                                                               0.332     7.251
new_n4093_1.out[0] (.names)                                                              0.261     7.512
n3518.in[3] (.names)                                                                     0.100     7.612
n3518.out[0] (.names)                                                                    0.235     7.847
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.847
data arrival time                                                                                  7.847

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.847
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.871


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2861.in[5] (.names)                                                                                                              0.477     4.586
new_n2861.out[0] (.names)                                                                                                             0.261     4.847
new_n2876.in[5] (.names)                                                                                                              0.630     5.477
new_n2876.out[0] (.names)                                                                                                             0.261     5.738
new_n2887.in[0] (.names)                                                                                                              0.100     5.838
new_n2887.out[0] (.names)                                                                                                             0.235     6.073
new_n2878_1.in[2] (.names)                                                                                                            0.717     6.790
new_n2878_1.out[0] (.names)                                                                                                           0.261     7.051
n323.in[3] (.names)                                                                                                                   0.485     7.535
n323.out[0] (.names)                                                                                                                  0.235     7.770
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.770
data arrival time                                                                                                                               7.770

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.770
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.794


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3346.in[0] (.names)                                                                 0.100     6.468
new_n3346.out[0] (.names)                                                                0.235     6.703
new_n3345.in[1] (.names)                                                                 0.100     6.803
new_n3345.out[0] (.names)                                                                0.235     7.038
n661.in[2] (.names)                                                                      0.475     7.512
n661.out[0] (.names)                                                                     0.235     7.747
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.747
data arrival time                                                                                  7.747

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.747
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.771


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4095.in[0] (.names)                                                                 0.100     6.323
new_n4095.out[0] (.names)                                                                0.261     6.584
new_n4103_1.in[2] (.names)                                                               0.100     6.684
new_n4103_1.out[0] (.names)                                                              0.261     6.945
new_n4102.in[0] (.names)                                                                 0.100     7.045
new_n4102.out[0] (.names)                                                                0.235     7.280
n3528.in[4] (.names)                                                                     0.100     7.380
n3528.out[0] (.names)                                                                    0.261     7.641
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.641
data arrival time                                                                                  7.641

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.641
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.664


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4091.in[0] (.names)                                                                 0.433     6.655
new_n4091.out[0] (.names)                                                                0.235     6.890
new_n4090.in[2] (.names)                                                                 0.100     6.990
new_n4090.out[0] (.names)                                                                0.261     7.251
n3513.in[3] (.names)                                                                     0.100     7.351
n3513.out[0] (.names)                                                                    0.235     7.586
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.586
data arrival time                                                                                  7.586

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.586
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.610


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4085.in[2] (.names)                                                                 0.433     6.655
new_n4085.out[0] (.names)                                                                0.261     6.916
n3503.in[3] (.names)                                                                     0.290     7.206
n3503.out[0] (.names)                                                                    0.235     7.441
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.441
data arrival time                                                                                  7.441

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.441
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.465


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3343_1.in[0] (.names)                                                               0.100     6.133
new_n3343_1.out[0] (.names)                                                              0.235     6.368
new_n3342.in[2] (.names)                                                                 0.475     6.842
new_n3342.out[0] (.names)                                                                0.261     7.103
n656.in[3] (.names)                                                                      0.100     7.203
n656.out[0] (.names)                                                                     0.235     7.438
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.438
data arrival time                                                                                  7.438

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.438
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.462


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3983_1.in[0] (.names)                                                               0.100     6.088
new_n3983_1.out[0] (.names)                                                              0.235     6.323
new_n3982.in[2] (.names)                                                                 0.481     6.804
new_n3982.out[0] (.names)                                                                0.261     7.065
n3338.in[3] (.names)                                                                     0.100     7.165
n3338.out[0] (.names)                                                                    0.235     7.400
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.400
data arrival time                                                                                  7.400

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.400
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.424


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4086.in[0] (.names)                                                                 0.100     5.988
new_n4086.out[0] (.names)                                                                0.235     6.223
new_n4088_1.in[0] (.names)                                                               0.337     6.560
new_n4088_1.out[0] (.names)                                                              0.261     6.821
n3508.in[4] (.names)                                                                     0.100     6.921
n3508.out[0] (.names)                                                                    0.261     7.182
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.182
data arrival time                                                                                  7.182

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.182
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.205


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3336.in[2] (.names)                                                                 0.481     6.179
new_n3336.out[0] (.names)                                                                0.261     6.440
n646.in[3] (.names)                                                                      0.480     6.920
n646.out[0] (.names)                                                                     0.235     7.155
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.155
data arrival time                                                                                  7.155

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.155
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.179


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3337.in[0] (.names)                                                                 0.771     5.463
new_n3337.out[0] (.names)                                                                0.235     5.698
new_n3340.in[0] (.names)                                                                 0.100     5.798
new_n3340.out[0] (.names)                                                                0.235     6.033
new_n3339_1.in[1] (.names)                                                               0.100     6.133
new_n3339_1.out[0] (.names)                                                              0.235     6.368
n651.in[2] (.names)                                                                      0.476     6.844
n651.out[0] (.names)                                                                     0.235     7.079
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.079
data arrival time                                                                                  7.079

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.079
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.102


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4215.in[2] (.names)                                                                 0.720     6.468
new_n4215.out[0] (.names)                                                                0.261     6.729
n3823.in[3] (.names)                                                                     0.100     6.829
n3823.out[0] (.names)                                                                    0.235     7.064
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.064
data arrival time                                                                                  7.064

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.064
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.088


#Path 87
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4083_1.in[0] (.names)                                                               0.100     5.653
new_n4083_1.out[0] (.names)                                                              0.235     5.888
new_n4082.in[1] (.names)                                                                 0.592     6.479
new_n4082.out[0] (.names)                                                                0.235     6.714
n3498.in[2] (.names)                                                                     0.100     6.814
n3498.out[0] (.names)                                                                    0.235     7.049
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     7.049
data arrival time                                                                                  7.049

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.049
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.073


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3980.in[0] (.names)                                                                 0.762     5.753
new_n3980.out[0] (.names)                                                                0.235     5.988
new_n3979_1.in[2] (.names)                                                               0.465     6.452
new_n3979_1.out[0] (.names)                                                              0.261     6.713
n3333.in[3] (.names)                                                                     0.100     6.813
n3333.out[0] (.names)                                                                    0.235     7.048
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     7.048
data arrival time                                                                                  7.048

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.048
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.072


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2823_1.in[3] (.names)                                                                                                            0.482     3.874
new_n2823_1.out[0] (.names)                                                                                                           0.261     4.135
new_n2847.in[4] (.names)                                                                                                              0.337     4.472
new_n2847.out[0] (.names)                                                                                                             0.261     4.733
new_n2850.in[1] (.names)                                                                                                              1.336     6.069
new_n2850.out[0] (.names)                                                                                                             0.235     6.304
new_n2849_1.in[1] (.names)                                                                                                            0.100     6.404
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.665
n313.in[2] (.names)                                                                                                                   0.100     6.765
n313.out[0] (.names)                                                                                                                  0.235     7.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     7.000
data arrival time                                                                                                                               7.000

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.000
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.024


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2846.in[3] (.names)                                                                                                              0.482     3.874
new_n2846.out[0] (.names)                                                                                                             0.235     4.109
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.586
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.821
new_n2867.in[0] (.names)                                                                                                              0.625     5.445
new_n2867.out[0] (.names)                                                                                                             0.235     5.680
new_n2864_1.in[1] (.names)                                                                                                            0.100     5.780
new_n2864_1.out[0] (.names)                                                                                                           0.235     6.015
new_n2863_1.in[4] (.names)                                                                                                            0.337     6.352
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.587
n318.in[2] (.names)                                                                                                                   0.100     6.687
n318.out[0] (.names)                                                                                                                  0.235     6.922
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.922
data arrival time                                                                                                                               6.922

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.922
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.945


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2815.in[0] (.names)                                                                                                              0.472     2.089
new_n2815.out[0] (.names)                                                                                                             0.261     2.350
new_n2826.in[1] (.names)                                                                                                              0.471     2.821
new_n2826.out[0] (.names)                                                                                                             0.235     3.056
new_n2825.in[0] (.names)                                                                                                              0.100     3.156
new_n2825.out[0] (.names)                                                                                                             0.235     3.391
new_n2823_1.in[3] (.names)                                                                                                            0.482     3.874
new_n2823_1.out[0] (.names)                                                                                                           0.261     4.135
new_n2847.in[4] (.names)                                                                                                              0.337     4.472
new_n2847.out[0] (.names)                                                                                                             0.261     4.733
new_n2835.in[1] (.names)                                                                                                              1.336     6.069
new_n2835.out[0] (.names)                                                                                                             0.235     6.304
n308.in[2] (.names)                                                                                                                   0.334     6.638
n308.out[0] (.names)                                                                                                                  0.235     6.873
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.873
data arrival time                                                                                                                               6.873

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.873
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.896


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4080.in[0] (.names)                                                                 0.100     5.318
new_n4080.out[0] (.names)                                                                0.235     5.553
new_n4079_1.in[2] (.names)                                                               0.476     6.028
new_n4079_1.out[0] (.names)                                                              0.261     6.289
n3493.in[3] (.names)                                                                     0.100     6.389
n3493.out[0] (.names)                                                                    0.235     6.624
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.624
data arrival time                                                                                  6.624

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.624
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.648


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4212.in[1] (.names)                                                                 0.100     5.514
new_n4212.out[0] (.names)                                                                0.235     5.749
n3818.in[2] (.names)                                                                     0.597     6.346
n3818.out[0] (.names)                                                                    0.235     6.581
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.581
data arrival time                                                                                  6.581

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.581
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.604


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.635     0.801
new_n3945.out[0] (.names)                                                                0.261     1.062
new_n3950.in[0] (.names)                                                                 0.632     1.694
new_n3950.out[0] (.names)                                                                0.235     1.929
new_n3952.in[0] (.names)                                                                 0.100     2.029
new_n3952.out[0] (.names)                                                                0.235     2.264
new_n3959_1.in[0] (.names)                                                               0.100     2.364
new_n3959_1.out[0] (.names)                                                              0.235     2.599
new_n3962.in[0] (.names)                                                                 0.100     2.699
new_n3962.out[0] (.names)                                                                0.235     2.934
new_n3965.in[0] (.names)                                                                 0.100     3.034
new_n3965.out[0] (.names)                                                                0.235     3.269
new_n3968_1.in[0] (.names)                                                               0.100     3.369
new_n3968_1.out[0] (.names)                                                              0.235     3.604
new_n3971.in[0] (.names)                                                                 0.481     4.085
new_n3971.out[0] (.names)                                                                0.235     4.320
new_n3974_1.in[0] (.names)                                                               0.100     4.420
new_n3974_1.out[0] (.names)                                                              0.235     4.655
new_n3977.in[0] (.names)                                                                 0.100     4.755
new_n3977.out[0] (.names)                                                                0.235     4.990
new_n3976.in[1] (.names)                                                                 0.476     5.466
new_n3976.out[0] (.names)                                                                0.235     5.701
n3328.in[2] (.names)                                                                     0.610     6.311
n3328.out[0] (.names)                                                                    0.235     6.546
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     6.546
data arrival time                                                                                  6.546

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.546
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.570


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4218_1.in[0] (.names)                                                               0.100     5.849
new_n4218_1.out[0] (.names)                                                              0.261     6.110
n3828.in[4] (.names)                                                                     0.100     6.210
n3828.out[0] (.names)                                                                    0.261     6.471
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.471
data arrival time                                                                                  6.471

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.471
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.494


#Path 96
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.780     0.946
new_n4175.out[0] (.names)                                                                0.261     1.207
new_n4181.in[0] (.names)                                                                 0.100     1.307
new_n4181.out[0] (.names)                                                                0.235     1.542
new_n4184_1.in[0] (.names)                                                               0.100     1.642
new_n4184_1.out[0] (.names)                                                              0.235     1.877
new_n4186.in[0] (.names)                                                                 0.100     1.977
new_n4186.out[0] (.names)                                                                0.235     2.212
new_n4192.in[0] (.names)                                                                 0.100     2.312
new_n4192.out[0] (.names)                                                                0.235     2.547
new_n4195.in[0] (.names)                                                                 0.621     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4209_1.in[1] (.names)                                                               0.100     5.179
new_n4209_1.out[0] (.names)                                                              0.235     5.414
n3813.in[2] (.names)                                                                     0.762     6.176
n3813.out[0] (.names)                                                                    0.235     6.411
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.411
data arrival time                                                                                  6.411

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.411
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.434


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4077.in[0] (.names)                                                                 0.742     4.983
new_n4077.out[0] (.names)                                                                0.235     5.218
new_n4076.in[2] (.names)                                                                 0.453     5.670
new_n4076.out[0] (.names)                                                                0.261     5.931
n3488.in[3] (.names)                                                                     0.100     6.031
n3488.out[0] (.names)                                                                    0.235     6.266
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.266
data arrival time                                                                                  6.266

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.266
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.290


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.594     1.660
new_n4050.out[0] (.names)                                                                0.235     1.895
new_n4053_1.in[0] (.names)                                                               0.100     1.995
new_n4053_1.out[0] (.names)                                                              0.235     2.230
new_n4058_1.in[0] (.names)                                                               0.100     2.330
new_n4058_1.out[0] (.names)                                                              0.235     2.565
new_n4062.in[0] (.names)                                                                 0.100     2.665
new_n4062.out[0] (.names)                                                                0.235     2.900
new_n4065.in[0] (.names)                                                                 0.100     3.000
new_n4065.out[0] (.names)                                                                0.235     3.235
new_n4068_1.in[0] (.names)                                                               0.100     3.335
new_n4068_1.out[0] (.names)                                                              0.235     3.570
new_n4071.in[0] (.names)                                                                 0.100     3.670
new_n4071.out[0] (.names)                                                                0.235     3.905
new_n4074_1.in[0] (.names)                                                               0.100     4.005
new_n4074_1.out[0] (.names)                                                              0.235     4.240
new_n4073_1.in[1] (.names)                                                               0.742     4.983
new_n4073_1.out[0] (.names)                                                              0.235     5.218
n3483.in[2] (.names)                                                                     0.750     5.968
n3483.out[0] (.names)                                                                    0.235     6.203
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     6.203
data arrival time                                                                                  6.203

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.203
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.226


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.499     0.665
new_n2774.out[0] (.names)                                                                                                             0.235     0.900
new_n2805.in[0] (.names)                                                                                                              0.481     1.382
new_n2805.out[0] (.names)                                                                                                             0.235     1.617
new_n2803_1.in[0] (.names)                                                                                                            0.472     2.089
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.350
new_n2813_1.in[2] (.names)                                                                                                            0.476     2.826
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.061
new_n2811.in[1] (.names)                                                                                                              0.480     3.541
new_n2811.out[0] (.names)                                                                                                             0.261     3.802
new_n2809_1.in[3] (.names)                                                                                                            0.100     3.902
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.163
new_n2822.in[0] (.names)                                                                                                              0.337     4.500
new_n2822.out[0] (.names)                                                                                                             0.235     4.735
new_n2821.in[1] (.names)                                                                                                              0.100     4.835
new_n2821.out[0] (.names)                                                                                                             0.261     5.096
n303.in[2] (.names)                                                                                                                   0.762     5.858
n303.out[0] (.names)                                                                                                                  0.235     6.093
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.093
data arrival time                                                                                                                               6.093

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.093
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.117


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.501     0.668
new_n3301.out[0] (.names)                                                                0.261     0.929
new_n3304_1.in[0] (.names)                                                               0.100     1.029
new_n3304_1.out[0] (.names)                                                              0.235     1.264
new_n3310.in[0] (.names)                                                                 0.338     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.610     2.447
new_n3316.out[0] (.names)                                                                0.235     2.682
new_n3319_1.in[0] (.names)                                                               0.100     2.782
new_n3319_1.out[0] (.names)                                                              0.235     3.017
new_n3322.in[0] (.names)                                                                 0.100     3.117
new_n3322.out[0] (.names)                                                                0.235     3.352
new_n3325.in[0] (.names)                                                                 0.100     3.452
new_n3325.out[0] (.names)                                                                0.235     3.687
new_n3328_1.in[0] (.names)                                                               0.100     3.787
new_n3328_1.out[0] (.names)                                                              0.235     4.022
new_n3331.in[0] (.names)                                                                 0.100     4.122
new_n3331.out[0] (.names)                                                                0.235     4.357
new_n3334_1.in[0] (.names)                                                               0.100     4.457
new_n3334_1.out[0] (.names)                                                              0.235     4.692
new_n3333_1.in[2] (.names)                                                               0.771     5.463
new_n3333_1.out[0] (.names)                                                              0.261     5.724
n641.in[3] (.names)                                                                      0.100     5.824
n641.out[0] (.names)                                                                     0.235     6.059
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     6.059
data arrival time                                                                                  6.059

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.059
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.082


#End of timing report
