RTL:

`timescale 1ns / 1ps
//Date : 30/05/2025
//Name : Shankhalika Mallick

// DAY-85 SYNCHRONOUS RAM
// 4 BIT ADDRESS LINE: 16 ADDRESS LINES
// 8 BIT DATA

module RAM(clk, rst, wren, din, adr, dout);
input clk, rst, wren;
input [7:0] din;
input [3:0] adr;
output reg [7:0] dout;
reg [7:0] mem [15:0];
always @ (posedge clk)
begin
    if(rst==1)
    dout= 8'b0;
    else
    begin
        if(wren==1)
            mem[adr] = din;
        else if(wren==0)
            dout = mem[adr]; 
    end 
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`timescale 1ns/1ps
`include "RAM.v"

module SYNRAM_TB();
reg clk, rst, wren;
reg [7:0] din;
reg [3:0] adr;
wire [7:0] dout;
RAM ob(clk, rst, wren, din, adr, dout);
integer i, seed=8'd25;
initial 
begin
    $monitor("write enable=%b, data out=%d", wren, dout);
    clk=1'b0;
    rst=1'b1;
    #7; rst=1'b0; wren=1'b1;
    for(i=0; i<16; i=i+1)
    begin
        #10; adr=i;
        din= $random(seed);
    end
    #12; wren=1'b0;
    for(i=0; i<16; i=i+1)
    begin
        #10; adr=i;
    end
    #20; $finish;
end
always 
#5 clk=~clk;
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] RAM_TB.v
write enable=x, data out=  x
write enable=x, data out=  0
write enable=1, data out=  0
write enable=0, data out=  0
write enable=0, data out=112
write enable=0, data out=  0
write enable=0, data out=137
write enable=0, data out=214
write enable=0, data out= 94
write enable=0, data out=129
write enable=0, data out= 39
write enable=0, data out=163
write enable=0, data out= 56
write enable=0, data out= 67
write enable=0, data out=241
write enable=0, data out=  5
write enable=0, data out=204
write enable=0, data out=105
write enable=0, data out=247
write enable=0, data out=157
write enable=0, data out=112
RAM_TB.v:27: $finish called at 359000 (1ps)
[Done] exit with code=0 in 0.149 seconds

