# ERROR: No extended dataflow license exists
# do mp0_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/pc_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/rv32i_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package rv32i_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/pc_plus4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc_plus4
# 
# Top level modules:
# 	pc_plus4
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/ir.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package rv32i_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_sv_unit
# -- Importing package rv32i_types
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/cmp.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package rv32i_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/mp0.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp0_sv_unit
# -- Importing package rv32i_types
# -- Compiling module mp0
# 
# Top level modules:
# 	mp0
# 
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/magic_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module magic_memory
# 
# Top level modules:
# 	magic_memory
# vlog -sv -work work +incdir+/home/yanxu2/ece411/mp0 {/home/yanxu2/ece411/mp0/mp0_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp0_tb
# 
# Top level modules:
# 	mp0_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp0_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp0_tb 
# Loading sv_std.std
# Loading work.mp0_tb
# Loading work.rv32i_types
# Loading work.mp0_sv_unit
# Loading work.mp0
# Loading work.control_sv_unit
# Loading work.control
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.pc_plus4
# Loading work.mux2
# Loading work.pc_register
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.mux4
# Loading work.regfile
# Loading work.register
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.magic_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# cmpop wrong
# cmpop wrong
# cmpop wrong
do wave.do
restart -f; run 20000ns
# Loading sv_std.std
# Loading work.mp0_tb
# Loading work.rv32i_types
# Loading work.mp0_sv_unit
# Loading work.mp0
# Loading work.control_sv_unit
# Loading work.control
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.pc_plus4
# Loading work.mux2
# Loading work.pc_register
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.mux4
# Loading work.regfile
# Loading work.register
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.magic_memory
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# cmpop wrong
# ** Note: $finish    : /home/yanxu2/ece411/mp0/mp0_tb.sv(37)
#    Time: 4465 ns  Iteration: 1  Instance: /mp0_tb
# 1
# Break in Module mp0_tb at /home/yanxu2/ece411/mp0/mp0_tb.sv line 37
