library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity PC is port(
	PC_ld, PC_clr, PC_up, clk : in std_logic;
	PC_in : in std_logic_vector(15 downto 0);
	PC_out : out std_logic_vector(15 downto 0)
);
end PC;
architecture behavior_pc of PC is
begin
	process (clk, PC_ld, PC_clr, PC_up) begin
		if (PC_clr = '1') then
			PC_out <= "0000000000000000";
		elsif (clk'event and clk = '1') then
			if (PC_ld = '1') then
				PC_out <= PC_in;
			elsif (PC_up = '1') then
				PC_out <= PC_in + "000000000000001";
			end if;
		end if;
end behavior_pc;