# Matrix-Multiplication-Accelerator
This project implements a pipelined binary Matrix Multiplier using logic gates with 4-bit inputs for two matrices (18 inputs). It uses parallel processing, achieving efficient data handling and computation in 27 clock cycles.
