{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760075382214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760075382214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 23:49:42 2025 " "Processing started: Thu Oct 09 23:49:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760075382214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075382214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory_game -c Memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_game -c Memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075382214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760075382576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760075382581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "VGA_Controller/rectgen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/rectgen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA_Controller/pll.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/start.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/finish.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/finish.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finish " "Found entity 1: finish" {  } { { "VGA_Controller/finish.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/finish.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/triangle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/triangle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_symbol " "Found entity 1: triangle_symbol" {  } { { "Card_Symbols/triangle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/square_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/square_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_symbol " "Found entity 1: square_symbol" {  } { { "Card_Symbols/square_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/square_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/rectborder.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/rectborder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectborder " "Found entity 1: rectborder" {  } { { "Card_Symbols/rectborder.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/rectborder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/plus_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/plus_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_symbol " "Found entity 1: plus_symbol" {  } { { "Card_Symbols/plus_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/plus_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/minus_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/minus_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minus_symbol " "Found entity 1: minus_symbol" {  } { { "Card_Symbols/minus_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/minus_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/invtriangle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/invtriangle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 invtriangle_symbol " "Found entity 1: invtriangle_symbol" {  } { { "Card_Symbols/invtriangle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/hash_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/hash_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_symbol " "Found entity 1: hash_symbol" {  } { { "Card_Symbols/hash_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/hash_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/cros_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/cros_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cros_symbol " "Found entity 1: cros_symbol" {  } { { "Card_Symbols/cros_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/cros_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_symbols/circle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_symbols/circle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle_symbol " "Found entity 1: circle_symbol" {  } { { "Card_Symbols/circle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/shuffle.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/shuffle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shuffle " "Found entity 1: Shuffle" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/mostrar_carta_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/mostrar_carta_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mostrar_carta_random " "Found entity 1: mostrar_carta_random" {  } { { "Arr_Management/mostrar_carta_random.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/mostrar_carta_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/modify_arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/modify_arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modify_arr " "Found entity 1: modify_arr" {  } { { "Arr_Management/modify_arr.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/modify_arr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/bit_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/bit_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_shifter " "Found entity 1: bit_shifter" {  } { { "Arr_Management/bit_shifter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/bit_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_management/save_cards.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr_management/save_cards.sv" { { "Info" "ISGN_ENTITY_NAME" "1 save_cards " "Found entity 1: save_cards" {  } { { "Arr_Management/save_cards.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/save_cards.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/top_7seg_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters/top_7seg_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_7seg_counter " "Found entity 1: top_7seg_counter" {  } { { "Counters/top_7seg_counter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/top_7seg_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/clkcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters/clkcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkCounter " "Found entity 1: clkCounter" {  } { { "Counters/clkCounter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/clkCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/clk_counter_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters/clk_counter_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_counter_seg " "Found entity 1: clk_counter_seg" {  } { { "Counters/clk_counter_seg.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/clk_counter_seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helpers/binto7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file helpers/binto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinTo7Seg " "Found entity 1: BinTo7Seg" {  } { { "Helpers/BinTo7Seg.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Helpers/BinTo7Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carta.sv 1 1 " "Found 1 design units, including 1 entities, in source file carta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carta " "Found entity 1: carta" {  } { { "carta.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inicio INICIO FSM.sv(5) " "Verilog HDL Declaration information at FSM.sv(5): object \"inicio\" differs only in case from object \"INICIO\" in the same scope" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level_Memory " "Found entity 1: Top_Level_Memory" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card_controller " "Found entity 1: card_controller" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075388451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075388451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(21) " "Verilog HDL Instantiation warning at vga.sv(21): instance has no name" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vga.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760075388451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level_Memory.sv(94) " "Verilog HDL Instantiation warning at Top_Level_Memory.sv(94): instance has no name" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760075388451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level_Memory " "Elaborating entity \"Top_Level_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760075388575 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_OVER Top_Level_Memory.sv(20) " "Verilog HDL warning at Top_Level_Memory.sv(20): object r_OVER used but never assigned" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1760075388577 "|Top_Level_Memory"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g_OVER Top_Level_Memory.sv(20) " "Verilog HDL warning at Top_Level_Memory.sv(20): object g_OVER used but never assigned" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1760075388577 "|Top_Level_Memory"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b_OVER Top_Level_Memory.sv(20) " "Verilog HDL warning at Top_Level_Memory.sv(20): object b_OVER used but never assigned" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1760075388577 "|Top_Level_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_OVER 0 Top_Level_Memory.sv(20) " "Net \"r_OVER\" at Top_Level_Memory.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760075388579 "|Top_Level_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g_OVER 0 Top_Level_Memory.sv(20) " "Net \"g_OVER\" at Top_Level_Memory.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760075388579 "|Top_Level_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_OVER 0 Top_Level_Memory.sv(20) " "Net \"b_OVER\" at Top_Level_Memory.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760075388579 "|Top_Level_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "Top_Level_Memory.sv" "vgapll" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "Top_Level_Memory.sv" "vgaCont" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(25) " "Verilog HDL assignment warning at vgaController.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 "|Top_Level_Memory|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(29) " "Verilog HDL assignment warning at vgaController.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 "|Top_Level_Memory|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:pantalla_inicio " "Elaborating entity \"start\" for hierarchy \"start:pantalla_inicio\"" {  } { { "Top_Level_Memory.sv" "pantalla_inicio" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(24) " "Verilog HDL assignment warning at start.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(25) " "Verilog HDL assignment warning at start.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(26) " "Verilog HDL assignment warning at start.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(27) " "Verilog HDL assignment warning at start.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(28) " "Verilog HDL assignment warning at start.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388595 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGenI " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGenI\"" {  } { { "Top_Level_Memory.sv" "videoGenI" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "topS videoGen.sv(18) " "Verilog HDL or VHDL warning at videoGen.sv(18): object \"topS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760075388597 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "botS videoGen.sv(19) " "Verilog HDL or VHDL warning at videoGen.sv(19): object \"botS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760075388597 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leftS videoGen.sv(20) " "Verilog HDL or VHDL warning at videoGen.sv(20): object \"leftS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760075388597 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rightS videoGen.sv(21) " "Verilog HDL or VHDL warning at videoGen.sv(21): object \"rightS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760075388597 "|Top_Level_Memory|videoGen:videoGenI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carta videoGen:videoGenI\|carta:cartaA1 " "Elaborating entity \"carta\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\"" {  } { { "VGA_Controller/videoGen.sv" "cartaA1" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGen:videoGenI\|carta:cartaA1\|rectgen:rect_inst " "Elaborating entity \"rectgen\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|rectgen:rect_inst\"" {  } { { "carta.sv" "rect_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectborder videoGen:videoGenI\|carta:cartaA1\|rectborder:border_inst " "Elaborating entity \"rectborder\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|rectborder:border_inst\"" {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_symbol videoGen:videoGenI\|carta:cartaA1\|plus_symbol:plus_inst " "Elaborating entity \"plus_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|plus_symbol:plus_inst\"" {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minus_symbol videoGen:videoGenI\|carta:cartaA1\|minus_symbol:minus_inst " "Elaborating entity \"minus_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|minus_symbol:minus_inst\"" {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cros_symbol videoGen:videoGenI\|carta:cartaA1\|cros_symbol:cros_inst " "Elaborating entity \"cros_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|cros_symbol:cros_inst\"" {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_symbol videoGen:videoGenI\|carta:cartaA1\|square_symbol:square_inst " "Elaborating entity \"square_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|square_symbol:square_inst\"" {  } { { "carta.sv" "square_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_symbol videoGen:videoGenI\|carta:cartaA1\|hash_symbol:hash_inst " "Elaborating entity \"hash_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|hash_symbol:hash_inst\"" {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle_symbol videoGen:videoGenI\|carta:cartaA1\|circle_symbol:circle_inst " "Elaborating entity \"circle_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|circle_symbol:circle_inst\"" {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_symbol videoGen:videoGenI\|carta:cartaA1\|triangle_symbol:tri_inst " "Elaborating entity \"triangle_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|triangle_symbol:tri_inst\"" {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invtriangle_symbol videoGen:videoGenI\|carta:cartaA1\|invtriangle_symbol:invtri_inst " "Elaborating entity \"invtriangle_symbol\" for hierarchy \"videoGen:videoGenI\|carta:cartaA1\|invtriangle_symbol:invtri_inst\"" {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_arr modify_arr:crear_arr " "Elaborating entity \"modify_arr\" for hierarchy \"modify_arr:crear_arr\"" {  } { { "Top_Level_Memory.sv" "crear_arr" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "card_controller card_controller:cartasM " "Elaborating entity \"card_controller\" for hierarchy \"card_controller:cartasM\"" {  } { { "Top_Level_Memory.sv" "cartasM" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388737 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "doneMcr card_controller.sv(7) " "Output port \"doneMcr\" at card_controller.sv(7) has no driver" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760075388737 "|Top_Level_Memory|card_controller:cartasM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shifter card_controller:cartasM\|bit_shifter:bs " "Elaborating entity \"bit_shifter\" for hierarchy \"card_controller:cartasM\|bit_shifter:bs\"" {  } { { "card_controller.sv" "bs" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shuffle card_controller:cartasM\|Shuffle:sh " "Elaborating entity \"Shuffle\" for hierarchy \"card_controller:cartasM\|Shuffle:sh\"" {  } { { "card_controller.sv" "sh" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388737 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Shuffle.sv(39) " "Verilog HDL or VHDL warning at the Shuffle.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "Arr_Management/Shuffle.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Arr_Management/Shuffle.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1760075388737 "|Top_Level_Memory|card_controller:cartasM|Shuffle:sh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_cards save_cards:cartasG " "Elaborating entity \"save_cards\" for hierarchy \"save_cards:cartasG\"" {  } { { "Top_Level_Memory.sv" "cartasG" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:memory_fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:memory_fsm\"" {  } { { "Top_Level_Memory.sv" "memory_fsm" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.sv(95) " "Verilog HDL assignment warning at FSM.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 "|Top_Level_Memory|FSM:memory_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.sv(97) " "Verilog HDL assignment warning at FSM.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 "|Top_Level_Memory|FSM:memory_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.sv(62) " "Verilog HDL Case Statement information at FSM.sv(62): all case item expressions in this case statement are onehot" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 "|Top_Level_Memory|FSM:memory_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_7seg_counter top_7seg_counter:comb_10 " "Elaborating entity \"top_7seg_counter\" for hierarchy \"top_7seg_counter:comb_10\"" {  } { { "Top_Level_Memory.sv" "comb_10" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_counter.sv(35) " "Verilog HDL assignment warning at top_7seg_counter.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "Counters/top_7seg_counter.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/top_7seg_counter.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 "|Top_Level_Memory|top_7seg_counter:comb_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_counter_seg top_7seg_counter:comb_10\|clk_counter_seg:u_clk_counter " "Elaborating entity \"clk_counter_seg\" for hierarchy \"top_7seg_counter:comb_10\|clk_counter_seg:u_clk_counter\"" {  } { { "Counters/top_7seg_counter.sv" "u_clk_counter" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/top_7seg_counter.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_counter_seg.sv(26) " "Verilog HDL assignment warning at clk_counter_seg.sv(26): truncated value with size 32 to match size of target (26)" {  } { { "Counters/clk_counter_seg.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Counters/clk_counter_seg.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 "|Top_Level_Memory|top_7seg_counter:comb_27|clk_counter_seg:u_clk_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinTo7Seg BinTo7Seg:display_unidades " "Elaborating entity \"BinTo7Seg\" for hierarchy \"BinTo7Seg:display_unidades\"" {  } { { "Top_Level_Memory.sv" "display_unidades" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075388748 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389037 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389039 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389041 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389043 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389045 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389047 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389049 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389051 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389053 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389055 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389057 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389059 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389061 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389063 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389065 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389067 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389069 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389071 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389073 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389075 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389075 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389075 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389075 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389075 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389077 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389079 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389081 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389083 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389085 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389087 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389089 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389091 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389093 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389095 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389097 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389099 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389101 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389103 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389105 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389107 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389109 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 93 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389111 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 85 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 77 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 63 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bot border_inst 32 10 " "Port \"bot\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "left border_inst 32 10 " "Port \"left\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "right border_inst 32 10 " "Port \"right\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "top border_inst 32 10 " "Port \"top\" on the entity instantiation of \"border_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "border_inst" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1760075389113 "|Top_Level_Memory|videoGen:videoGenI|carta:cartaA1|rectborder:border_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "start:pantalla_inicio\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"start:pantalla_inicio\|Mult0~macmult\"" {  } { { "VGA_Controller/start.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "start:pantalla_inicio\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"start:pantalla_inicio\|Div0\"" {  } { { "VGA_Controller/start.sv" "Div0" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|Mult1~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult1~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|Mult0~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaF2\|circle_symbol:circle_inst\|Mult0~macmult\"" {  } { { "Card_Symbols/circle_symbol.sv" "Mult0~macmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/circle_symbol.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult5~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult5~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult3~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult3~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult11~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult11~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult9~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult9~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/invtriangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/invtriangle_symbol.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult1~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult1~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult7~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult7~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult4~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult4~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult2~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult2~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult10~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult10~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|Mult8~mult_llmacmult\"" {  } { { "Card_Symbols/triangle_symbol.sv" "Mult8~mult_llmacmult" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Card_Symbols/triangle_symbol.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075393331 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1760075393331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075393369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_69h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_69h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_69h " "Found entity 1: add_sub_69h" {  } { { "db/add_sub_69h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_69h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9h " "Found entity 1: add_sub_a9h" {  } { { "db/add_sub_a9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_a9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs start:pantalla_inicio\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"start:pantalla_inicio\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:pantalla_inicio\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_divide:Div0\"" {  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:pantalla_inicio\|lpm_divide:Div0 " "Instantiated megafunction \"start:pantalla_inicio\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393514 ""}  } { { "VGA_Controller/start.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/start.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075393514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_tcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_1 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_1 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaF1\|circle_symbol:circle_inst\|lpm_mult:Mult1_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393570 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075393570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3e01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3e01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3e01 " "Found entity 1: mult_3e01" {  } { { "db/mult_3e01.v" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/mult_3e01.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393620 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075393620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393625 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393661 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c9h " "Found entity 1: add_sub_c9h" {  } { { "db/add_sub_c9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_c9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9h " "Found entity 1: add_sub_b9h" {  } { { "db/add_sub_b9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_b9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|altshift:external_latency_ffs videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult2_rtl_4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075393743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7h " "Found entity 1: add_sub_s7h" {  } { { "db/add_sub_s7h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_s7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79h " "Found entity 1: add_sub_79h" {  } { { "db/add_sub_79h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_79h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_99h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_99h " "Found entity 1: add_sub_99h" {  } { { "db/add_sub_99h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_99h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393859 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|altshift:external_latency_ffs videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult5_rtl_5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393876 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075393876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t7h " "Found entity 1: add_sub_t7h" {  } { { "db/add_sub_t7h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_t7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d9h " "Found entity 1: add_sub_d9h" {  } { { "db/add_sub_d9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_d9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e9h " "Found entity 1: add_sub_e9h" {  } { { "db/add_sub_e9h.tdf" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/db/add_sub_e9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760075393999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075393999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|altshift:external_latency_ffs videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult4_rtl_7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_8 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075393999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_8 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult1_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075393999 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075393999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_9 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_9 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult8_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394020 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_10 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_10\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_10 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult11_rtl_10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394041 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_12 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_12\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_12 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH2\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult10_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394086 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_13 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_13\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_13 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaH1\|invtriangle_symbol:invtri_inst\|lpm_mult:Mult7_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394102 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_18 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_18\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_18 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult4_rtl_18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394195 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_19 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_19\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_19 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394216 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult1_rtl_20 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult1_rtl_20\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult1_rtl_20 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult1_rtl_20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394243 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_22 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_22\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_22 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG2\|triangle_symbol:tri_inst\|lpm_mult:Mult8_rtl_22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394280 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_25 " "Elaborated megafunction instantiation \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_25\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075394339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_25 " "Instantiated megafunction \"videoGen:videoGenI\|carta:cartaG1\|triangle_symbol:tri_inst\|lpm_mult:Mult2_rtl_25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760075394339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760075394339 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760075395147 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "411 " "Ignored 411 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "411 " "Ignored 411 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1760075395199 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1760075395199 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "card_controller:cartasM\|arr_out\[0\]\[0\] card_controller:cartasM\|arr_out\[0\]\[0\]~_emulated card_controller:cartasM\|arr_out\[0\]\[0\]~1 " "Register \"card_controller:cartasM\|arr_out\[0\]\[0\]\" is converted into an equivalent circuit using register \"card_controller:cartasM\|arr_out\[0\]\[0\]~_emulated\" and latch \"card_controller:cartasM\|arr_out\[0\]\[0\]~1\"" {  } { { "card_controller.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/card_controller.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760075395225 "|Top_Level_Memory|card_controller:cartasM|arr_out[0][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1760075395225 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "turno_de\[0\] VCC " "Pin \"turno_de\[0\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|turno_de[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "turno_de\[1\] GND " "Pin \"turno_de\[1\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|turno_de[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ1\[0\] GND " "Pin \"segPJ1\[0\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ1\[1\] GND " "Pin \"segPJ1\[1\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ1\[2\] GND " "Pin \"segPJ1\[2\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ1\[3\] GND " "Pin \"segPJ1\[3\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ1\[4\] GND " "Pin \"segPJ1\[4\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ1\[5\] GND " "Pin \"segPJ1\[5\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ1\[6\] VCC " "Pin \"segPJ1\[6\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ2\[0\] GND " "Pin \"segPJ2\[0\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ2\[1\] GND " "Pin \"segPJ2\[1\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ2\[2\] GND " "Pin \"segPJ2\[2\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ2\[3\] GND " "Pin \"segPJ2\[3\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ2\[4\] GND " "Pin \"segPJ2\[4\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ2\[5\] GND " "Pin \"segPJ2\[5\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segPJ2\[6\] VCC " "Pin \"segPJ2\[6\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|segPJ2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] VCC " "Pin \"r\[0\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] VCC " "Pin \"r\[2\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] VCC " "Pin \"r\[7\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] VCC " "Pin \"b\[1\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] VCC " "Pin \"b\[5\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] VCC " "Pin \"b\[6\]\" is stuck at VCC" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760075396619 "|Top_Level_Memory|b[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760075396619 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760075396751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "166 " "166 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760075398258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/output_files/Memory_game.map.smsg " "Generated suppressed messages file C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/output_files/Memory_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075398460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760075399061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760075399061 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CR " "No output dependent on input pin \"CR\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075399333 "|Top_Level_Memory|CR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Izq " "No output dependent on input pin \"Izq\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075399333 "|Top_Level_Memory|Izq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Der " "No output dependent on input pin \"Der\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075399333 "|Top_Level_Memory|Der"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel " "No output dependent on input pin \"Sel\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/laboratorio 3/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760075399333 "|Top_Level_Memory|Sel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1760075399333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4592 " "Implemented 4592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760075399343 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760075399343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4479 " "Implemented 4479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760075399343 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1760075399343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760075399343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 616 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 616 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5084 " "Peak virtual memory: 5084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760075399440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 23:49:59 2025 " "Processing ended: Thu Oct 09 23:49:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760075399440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760075399440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760075399440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760075399440 ""}
