/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov 17 17:40:28 2009
 *                 MD5 Checksum         7635c8e6fce632fc8dd4fb82126b3847
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7342/rdb/b0/bchp_vcxo_ctl_misc.h $
 * 
 * Hydra_Software_Devel/1   11/17/09 9:09p albertl
 * SW7342-78: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_VCXO_CTL_MISC_H__
#define BCHP_VCXO_CTL_MISC_H__

/***************************************************************************
 *VCXO_CTL_MISC - VCXO Core Registers
 ***************************************************************************/
#define BCHP_VCXO_CTL_MISC_VC0_CTRL              0x00420800 /* VCXO 0 PLL reset, ndiv_mode, powerdown */
#define BCHP_VCXO_CTL_MISC_VC0_PM_CLOCK_ENA_1    0x00420804 /* VCXO 0  clock outputs enable */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_1      0x00420808 /* VCXO 0 channel 1 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_2      0x0042080c /* VCXO 0 channel 2 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_3      0x00420810 /* VCXO 0 channel 3 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL              0x00420818 /* Audio PLL 0 reset and powerdown */
#define BCHP_VCXO_CTL_MISC_AC0_PM_CLOCK_ENA_1    0x0042081c /* Audio PLL 0  clock outputs enable */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_1      0x00420820 /* Audio PLL 0 channel 1 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_2      0x00420824 /* Audio PLL 0 channel 2 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_3      0x00420828 /* Audio PLL 0 channel 3 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_SC_CTRL               0x00420834 /* smart card PLL reset and powerdown */
#define BCHP_VCXO_CTL_MISC_SC_PM_CLOCK_ENA_1     0x00420838 /* smart card PLL  clock outputs enable */
#define BCHP_VCXO_CTL_MISC_SC_PM_DIS_CHL_1       0x0042083c /* smart card PLL channel 1 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL         0x00420840 /* EREF PLL reset and powerdown */
#define BCHP_VCXO_CTL_MISC_EREF_PM_CLOCK_ENA_1   0x00420844 /* EREF PLL clock outputs enable */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_1     0x00420848 /* EREF PLL channel 1 270 MHz SCAN TRN0 clock powerdown post divider */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_1  0x0042084c /* EREF PLL channel 1 270 MHz SCAN TRN0 clock CML buffer enable */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_2     0x00420850 /* EREF PLL channel 2 270 MHz SCAN TRN1 clock powerdown post divider */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_2  0x00420854 /* EREF PLL channel 2 270 MHz SCAN TRN1 clock CML buffer enable */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_3     0x00420858 /* EREF PLL channel 3 122.73 MHz QPSK clock powerdown post divider */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_3  0x0042085c /* EREF PLL channel 3 122.73 MHz QPSK clock CML buffer enable */
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL          0x00420860 /* AUDDSP PLL reset and powerdown */
#define BCHP_VCXO_CTL_MISC_RAP_PM_CLOCK_ENA_1    0x00420864 /* AUDDSP PLL  clock outputs enable */
#define BCHP_VCXO_CTL_MISC_RAP_PM_DIS_CHL_1      0x00420868 /* AUDDSP PLL channel 1 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_RAP_PM_EN_CML_BUF_1   0x0042086c /* AUDDSP PLL channel 1 CML buffer enable */
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL          0x00420870 /* AVD PLL reset and powerdown */
#define BCHP_VCXO_CTL_MISC_AVD_PM_CLOCK_ENA_1    0x00420874 /* AVD PLL  clock outputs enable */
#define BCHP_VCXO_CTL_MISC_AVD_PM_DIS_CHL_1      0x00420878 /* AVD PLL channel 1 powerdown post divider */
#define BCHP_VCXO_CTL_MISC_AVD_PM_EN_CML_BUF_1   0x0042087c /* AVD PLL channel 1 CML buffer enable */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL         0x00420880 /* MOCA PLL reset */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1        0x00420884 /* MOCA_PLL channel 1: 25 MHz genet clock,  PLL source post divider powerdown, channel gate on/off and cml buffer enable */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2        0x00420888 /* Not used */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3        0x0042088c /* MOCA PLL channel 3 , 225 MHz MocA PHY differential clocks, PLL source post divider powerdown, channel gate on/off and cml buffer enable */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4        0x00420890 /* MOCA PLL channel 4 , 225 MHz MocA CPU differential clocks, PLL source post divider powerdown, channel gate on/off and cml buffer enable */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5        0x00420894 /* MOCA PLL channel 5 , 50 MHz USDS PLL reference clocks,  PLL source post divider powerdown, channel gate on/off and cml buffer enable */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6        0x00420898 /* MOCA PLL channel 6 , 100 MHz MOCA NETWORK clock,  PLL source post divider powerdown, channel gate on/off and cml buffer enable */
#define BCHP_VCXO_CTL_MISC_LOCK                  0x0042089c /* VCXO core lock status */
#define BCHP_VCXO_CTL_MISC_VC0_DIV               0x004208a0 /* VCXO 0 PLL divider settings */
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_HI        0x004208a4 /* VCXO PLL control bus higher word */
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_LO        0x004208a8 /* VCXO PLL control bus lower word */
#define BCHP_VCXO_CTL_MISC_AVD_DIV               0x004208b4 /* AVD PLL divider settings */
#define BCHP_VCXO_CTL_MISC_RAP_DIV               0x004208b8 /* RAP PLL divider settings */
#define BCHP_VCXO_CTL_MISC_MOCA_DIV              0x004208c0 /* MOCA PLL divider settings */
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_HI        0x004208c4 /* MOCA PLL control bus higher word */
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_LO        0x004208c8 /* MOCA PLL control bus lower word */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET       0x004208d0 /* VCXO Lock Counter Reset */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT          0x004208d4 /* VCXO 0 PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT          0x004208d8 /* Audio PLL 0 Lock Counter */
#define BCHP_VCXO_CTL_MISC_SC_LOCK_CNT           0x004208dc /* Smart Card PLL  Lock Counter */
#define BCHP_VCXO_CTL_MISC_RAP_LOCK_CNT          0x004208e0 /* Audio DSP PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_MOCA_LOCK_CNT         0x004208e4 /* MOCA PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT         0x004208e8 /* EREF PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL          0x004208ec /* TOP LEVEL PLLs (except MIPS, AVD, MOCA and SYS PLL 1) test select */
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL 0x004208f0 /* MIPS and AVD PLLs test select */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL     0x004208f4 /* MOCA PLL test select */
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL    0x004208f8 /* SYS PLL 1 test select */

/***************************************************************************
 *VC0_CTRL - VCXO 0 PLL reset, ndiv_mode, powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_CTRL :: reserved0 [31:07] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_reserved0_MASK                 0xffffff80
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_reserved0_SHIFT                7

/* VCXO_CTL_MISC :: VC0_CTRL :: NDIV_MODE [06:04] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_MASK                 0x00000070
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_SHIFT                4

/* VCXO_CTL_MISC :: VC0_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: VC0_CTRL :: RESERVED [02:02] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_RESERVED_MASK                  0x00000004
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_RESERVED_SHIFT                 2

/* VCXO_CTL_MISC :: VC0_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_Normal                  0

/* VCXO_CTL_MISC :: VC0_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_MASK                    0x00000001
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_SHIFT                   0
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_Normal                  0

/***************************************************************************
 *VC0_PM_CLOCK_ENA_1 - VCXO 0  clock outputs enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_PM_CLOCK_ENA_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_CLOCK_ENA_1_reserved0_MASK       0xfffffffe
#define BCHP_VCXO_CTL_MISC_VC0_PM_CLOCK_ENA_1_reserved0_SHIFT      1

/* VCXO_CTL_MISC :: VC0_PM_CLOCK_ENA_1 :: CLOCK_ENA [00:00] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_CLOCK_ENA_1_CLOCK_ENA_MASK       0x00000001
#define BCHP_VCXO_CTL_MISC_VC0_PM_CLOCK_ENA_1_CLOCK_ENA_SHIFT      0
#define BCHP_VCXO_CTL_MISC_VC0_PM_CLOCK_ENA_1_CLOCK_ENA_Enable     1
#define BCHP_VCXO_CTL_MISC_VC0_PM_CLOCK_ENA_1_CLOCK_ENA_Disable    0

/***************************************************************************
 *VC0_PM_DIS_CHL_1 - VCXO 0 channel 1 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_PM_DIS_CHL_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_1_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_1_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: VC0_PM_DIS_CHL_1 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_1_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_1_DIS_CH_SHIFT           0

/***************************************************************************
 *VC0_PM_DIS_CHL_2 - VCXO 0 channel 2 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_PM_DIS_CHL_2 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_2_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_2_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: VC0_PM_DIS_CHL_2 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_2_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_2_DIS_CH_SHIFT           0

/***************************************************************************
 *VC0_PM_DIS_CHL_3 - VCXO 0 channel 3 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_PM_DIS_CHL_3 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_3_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_3_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: VC0_PM_DIS_CHL_3 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_3_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_VC0_PM_DIS_CHL_3_DIS_CH_SHIFT           0

/***************************************************************************
 *AC0_CTRL - Audio PLL 0 reset and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_CTRL :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved0_MASK                 0xfffffff8
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved0_SHIFT                3

/* VCXO_CTL_MISC :: AC0_CTRL :: POWERDOWN [02:02] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_SHIFT                2
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: AC0_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_MASK                     0x00000002
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_SHIFT                    1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_Reset                    1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_Normal                   0

/* VCXO_CTL_MISC :: AC0_CTRL :: RESERVED [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESERVED_MASK                  0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESERVED_SHIFT                 0

/***************************************************************************
 *AC0_PM_CLOCK_ENA_1 - Audio PLL 0  clock outputs enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_PM_CLOCK_ENA_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_CLOCK_ENA_1_reserved0_MASK       0xfffffffe
#define BCHP_VCXO_CTL_MISC_AC0_PM_CLOCK_ENA_1_reserved0_SHIFT      1

/* VCXO_CTL_MISC :: AC0_PM_CLOCK_ENA_1 :: CLOCK_ENA [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_CLOCK_ENA_1_CLOCK_ENA_MASK       0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_PM_CLOCK_ENA_1_CLOCK_ENA_SHIFT      0
#define BCHP_VCXO_CTL_MISC_AC0_PM_CLOCK_ENA_1_CLOCK_ENA_Enable     1
#define BCHP_VCXO_CTL_MISC_AC0_PM_CLOCK_ENA_1_CLOCK_ENA_Disable    0

/***************************************************************************
 *AC0_PM_DIS_CHL_1 - Audio PLL 0 channel 1 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_PM_DIS_CHL_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_1_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_1_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: AC0_PM_DIS_CHL_1 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_1_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_1_DIS_CH_SHIFT           0

/***************************************************************************
 *AC0_PM_DIS_CHL_2 - Audio PLL 0 channel 2 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_PM_DIS_CHL_2 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_2_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_2_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: AC0_PM_DIS_CHL_2 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_2_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_2_DIS_CH_SHIFT           0

/***************************************************************************
 *AC0_PM_DIS_CHL_3 - Audio PLL 0 channel 3 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_PM_DIS_CHL_3 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_3_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_3_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: AC0_PM_DIS_CHL_3 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_3_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_PM_DIS_CHL_3_DIS_CH_SHIFT           0

/***************************************************************************
 *SC_CTRL - smart card PLL reset and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: SC_CTRL :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_SC_CTRL_reserved0_MASK                  0xfffffff8
#define BCHP_VCXO_CTL_MISC_SC_CTRL_reserved0_SHIFT                 3

/* VCXO_CTL_MISC :: SC_CTRL :: POWERDOWN [02:02] */
#define BCHP_VCXO_CTL_MISC_SC_CTRL_POWERDOWN_MASK                  0x00000004
#define BCHP_VCXO_CTL_MISC_SC_CTRL_POWERDOWN_SHIFT                 2
#define BCHP_VCXO_CTL_MISC_SC_CTRL_POWERDOWN_Powerdown             1
#define BCHP_VCXO_CTL_MISC_SC_CTRL_POWERDOWN_Normal                0

/* VCXO_CTL_MISC :: SC_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_SC_CTRL_RESET_MASK                      0x00000002
#define BCHP_VCXO_CTL_MISC_SC_CTRL_RESET_SHIFT                     1
#define BCHP_VCXO_CTL_MISC_SC_CTRL_RESET_Reset                     1
#define BCHP_VCXO_CTL_MISC_SC_CTRL_RESET_Normal                    0

/* VCXO_CTL_MISC :: SC_CTRL :: RESERVED [00:00] */
#define BCHP_VCXO_CTL_MISC_SC_CTRL_RESERVED_MASK                   0x00000001
#define BCHP_VCXO_CTL_MISC_SC_CTRL_RESERVED_SHIFT                  0

/***************************************************************************
 *SC_PM_CLOCK_ENA_1 - smart card PLL  clock outputs enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: SC_PM_CLOCK_ENA_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_SC_PM_CLOCK_ENA_1_reserved0_MASK        0xfffffffe
#define BCHP_VCXO_CTL_MISC_SC_PM_CLOCK_ENA_1_reserved0_SHIFT       1

/* VCXO_CTL_MISC :: SC_PM_CLOCK_ENA_1 :: CLOCK_ENA [00:00] */
#define BCHP_VCXO_CTL_MISC_SC_PM_CLOCK_ENA_1_CLOCK_ENA_MASK        0x00000001
#define BCHP_VCXO_CTL_MISC_SC_PM_CLOCK_ENA_1_CLOCK_ENA_SHIFT       0
#define BCHP_VCXO_CTL_MISC_SC_PM_CLOCK_ENA_1_CLOCK_ENA_Enable      1
#define BCHP_VCXO_CTL_MISC_SC_PM_CLOCK_ENA_1_CLOCK_ENA_Disable     0

/***************************************************************************
 *SC_PM_DIS_CHL_1 - smart card PLL channel 1 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: SC_PM_DIS_CHL_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_SC_PM_DIS_CHL_1_reserved0_MASK          0xfffffffe
#define BCHP_VCXO_CTL_MISC_SC_PM_DIS_CHL_1_reserved0_SHIFT         1

/* VCXO_CTL_MISC :: SC_PM_DIS_CHL_1 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_SC_PM_DIS_CHL_1_DIS_CH_MASK             0x00000001
#define BCHP_VCXO_CTL_MISC_SC_PM_DIS_CHL_1_DIS_CH_SHIFT            0

/***************************************************************************
 *EREF_PLL_CTRL - EREF PLL reset and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PLL_CTRL :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_reserved0_MASK            0xfffffff8
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_reserved0_SHIFT           3

/* VCXO_CTL_MISC :: EREF_PLL_CTRL :: POWERDOWN [02:02] */
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_POWERDOWN_MASK            0x00000004
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_POWERDOWN_SHIFT           2
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_POWERDOWN_Powerdown       1
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_POWERDOWN_Normal          0

/* VCXO_CTL_MISC :: EREF_PLL_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_RESET_MASK                0x00000002
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_RESET_SHIFT               1
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_RESET_Reset               1
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_RESET_Normal              0

/* VCXO_CTL_MISC :: EREF_PLL_CTRL :: RESERVED [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_RESERVED_MASK             0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PLL_CTRL_RESERVED_SHIFT            0

/***************************************************************************
 *EREF_PM_CLOCK_ENA_1 - EREF PLL clock outputs enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PM_CLOCK_ENA_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_CLOCK_ENA_1_reserved0_MASK      0xfffffffe
#define BCHP_VCXO_CTL_MISC_EREF_PM_CLOCK_ENA_1_reserved0_SHIFT     1

/* VCXO_CTL_MISC :: EREF_PM_CLOCK_ENA_1 :: CLOCK_ENA [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_CLOCK_ENA_1_CLOCK_ENA_MASK      0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PM_CLOCK_ENA_1_CLOCK_ENA_SHIFT     0
#define BCHP_VCXO_CTL_MISC_EREF_PM_CLOCK_ENA_1_CLOCK_ENA_Enable    1
#define BCHP_VCXO_CTL_MISC_EREF_PM_CLOCK_ENA_1_CLOCK_ENA_Disable   0

/***************************************************************************
 *EREF_PM_DIS_CHL_1 - EREF PLL channel 1 270 MHz SCAN TRN0 clock powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PM_DIS_CHL_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_1_reserved0_MASK        0xfffffffe
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_1_reserved0_SHIFT       1

/* VCXO_CTL_MISC :: EREF_PM_DIS_CHL_1 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_1_DIS_CH_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_1_DIS_CH_SHIFT          0

/***************************************************************************
 *EREF_PM_EN_CML_BUF_1 - EREF PLL channel 1 270 MHz SCAN TRN0 clock CML buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PM_EN_CML_BUF_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_1_reserved0_MASK     0xfffffffe
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_1_reserved0_SHIFT    1

/* VCXO_CTL_MISC :: EREF_PM_EN_CML_BUF_1 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_1_EN_CMLBUF_MASK     0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_1_EN_CMLBUF_SHIFT    0

/***************************************************************************
 *EREF_PM_DIS_CHL_2 - EREF PLL channel 2 270 MHz SCAN TRN1 clock powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PM_DIS_CHL_2 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_2_reserved0_MASK        0xfffffffe
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_2_reserved0_SHIFT       1

/* VCXO_CTL_MISC :: EREF_PM_DIS_CHL_2 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_2_DIS_CH_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_2_DIS_CH_SHIFT          0

/***************************************************************************
 *EREF_PM_EN_CML_BUF_2 - EREF PLL channel 2 270 MHz SCAN TRN1 clock CML buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PM_EN_CML_BUF_2 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_2_reserved0_MASK     0xfffffffe
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_2_reserved0_SHIFT    1

/* VCXO_CTL_MISC :: EREF_PM_EN_CML_BUF_2 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_2_EN_CMLBUF_MASK     0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_2_EN_CMLBUF_SHIFT    0

/***************************************************************************
 *EREF_PM_DIS_CHL_3 - EREF PLL channel 3 122.73 MHz QPSK clock powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PM_DIS_CHL_3 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_3_reserved0_MASK        0xfffffffe
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_3_reserved0_SHIFT       1

/* VCXO_CTL_MISC :: EREF_PM_DIS_CHL_3 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_3_DIS_CH_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PM_DIS_CHL_3_DIS_CH_SHIFT          0

/***************************************************************************
 *EREF_PM_EN_CML_BUF_3 - EREF PLL channel 3 122.73 MHz QPSK clock CML buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_PM_EN_CML_BUF_3 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_3_reserved0_MASK     0xfffffffe
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_3_reserved0_SHIFT    1

/* VCXO_CTL_MISC :: EREF_PM_EN_CML_BUF_3 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_3_EN_CMLBUF_MASK     0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_PM_EN_CML_BUF_3_EN_CMLBUF_SHIFT    0

/***************************************************************************
 *RAP_PLL_CTRL - AUDDSP PLL reset and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: RAP_PLL_CTRL :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_reserved0_MASK             0xfffffff8
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_reserved0_SHIFT            3

/* VCXO_CTL_MISC :: RAP_PLL_CTRL :: POWERDOWN [02:02] */
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_POWERDOWN_MASK             0x00000004
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_POWERDOWN_SHIFT            2
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_POWERDOWN_Powerdown        1
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_POWERDOWN_Normal           0

/* VCXO_CTL_MISC :: RAP_PLL_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_RESET_MASK                 0x00000002
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_RESET_SHIFT                1
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_RESET_Reset                1
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_RESET_Normal               0

/* VCXO_CTL_MISC :: RAP_PLL_CTRL :: RESERVED [00:00] */
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_RESERVED_MASK              0x00000001
#define BCHP_VCXO_CTL_MISC_RAP_PLL_CTRL_RESERVED_SHIFT             0

/***************************************************************************
 *RAP_PM_CLOCK_ENA_1 - AUDDSP PLL  clock outputs enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: RAP_PM_CLOCK_ENA_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_RAP_PM_CLOCK_ENA_1_reserved0_MASK       0xfffffffe
#define BCHP_VCXO_CTL_MISC_RAP_PM_CLOCK_ENA_1_reserved0_SHIFT      1

/* VCXO_CTL_MISC :: RAP_PM_CLOCK_ENA_1 :: CLOCK_ENA [00:00] */
#define BCHP_VCXO_CTL_MISC_RAP_PM_CLOCK_ENA_1_CLOCK_ENA_MASK       0x00000001
#define BCHP_VCXO_CTL_MISC_RAP_PM_CLOCK_ENA_1_CLOCK_ENA_SHIFT      0
#define BCHP_VCXO_CTL_MISC_RAP_PM_CLOCK_ENA_1_CLOCK_ENA_Enable     1
#define BCHP_VCXO_CTL_MISC_RAP_PM_CLOCK_ENA_1_CLOCK_ENA_Disable    0

/***************************************************************************
 *RAP_PM_DIS_CHL_1 - AUDDSP PLL channel 1 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: RAP_PM_DIS_CHL_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_RAP_PM_DIS_CHL_1_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_RAP_PM_DIS_CHL_1_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: RAP_PM_DIS_CHL_1 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_RAP_PM_DIS_CHL_1_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_RAP_PM_DIS_CHL_1_DIS_CH_SHIFT           0

/***************************************************************************
 *RAP_PM_EN_CML_BUF_1 - AUDDSP PLL channel 1 CML buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: RAP_PM_EN_CML_BUF_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_RAP_PM_EN_CML_BUF_1_reserved0_MASK      0xfffffffe
#define BCHP_VCXO_CTL_MISC_RAP_PM_EN_CML_BUF_1_reserved0_SHIFT     1

/* VCXO_CTL_MISC :: RAP_PM_EN_CML_BUF_1 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_RAP_PM_EN_CML_BUF_1_EN_CMLBUF_MASK      0x00000001
#define BCHP_VCXO_CTL_MISC_RAP_PM_EN_CML_BUF_1_EN_CMLBUF_SHIFT     0

/***************************************************************************
 *AVD_PLL_CTRL - AVD PLL reset and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_PLL_CTRL :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_reserved0_MASK             0xfffffff8
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_reserved0_SHIFT            3

/* VCXO_CTL_MISC :: AVD_PLL_CTRL :: POWERDOWN [02:02] */
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_POWERDOWN_MASK             0x00000004
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_POWERDOWN_SHIFT            2
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_POWERDOWN_Powerdown        1
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_POWERDOWN_Normal           0

/* VCXO_CTL_MISC :: AVD_PLL_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_RESET_MASK                 0x00000002
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_RESET_SHIFT                1
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_RESET_Reset                1
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_RESET_Normal               0

/* VCXO_CTL_MISC :: AVD_PLL_CTRL :: RESERVED [00:00] */
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_RESERVED_MASK              0x00000001
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_RESERVED_SHIFT             0

/***************************************************************************
 *AVD_PM_CLOCK_ENA_1 - AVD PLL  clock outputs enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_PM_CLOCK_ENA_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_AVD_PM_CLOCK_ENA_1_reserved0_MASK       0xfffffffe
#define BCHP_VCXO_CTL_MISC_AVD_PM_CLOCK_ENA_1_reserved0_SHIFT      1

/* VCXO_CTL_MISC :: AVD_PM_CLOCK_ENA_1 :: CLOCK_ENA [00:00] */
#define BCHP_VCXO_CTL_MISC_AVD_PM_CLOCK_ENA_1_CLOCK_ENA_MASK       0x00000001
#define BCHP_VCXO_CTL_MISC_AVD_PM_CLOCK_ENA_1_CLOCK_ENA_SHIFT      0
#define BCHP_VCXO_CTL_MISC_AVD_PM_CLOCK_ENA_1_CLOCK_ENA_Enable     1
#define BCHP_VCXO_CTL_MISC_AVD_PM_CLOCK_ENA_1_CLOCK_ENA_Disable    0

/***************************************************************************
 *AVD_PM_DIS_CHL_1 - AVD PLL channel 1 powerdown post divider
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_PM_DIS_CHL_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_AVD_PM_DIS_CHL_1_reserved0_MASK         0xfffffffe
#define BCHP_VCXO_CTL_MISC_AVD_PM_DIS_CHL_1_reserved0_SHIFT        1

/* VCXO_CTL_MISC :: AVD_PM_DIS_CHL_1 :: DIS_CH [00:00] */
#define BCHP_VCXO_CTL_MISC_AVD_PM_DIS_CHL_1_DIS_CH_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_AVD_PM_DIS_CHL_1_DIS_CH_SHIFT           0

/***************************************************************************
 *AVD_PM_EN_CML_BUF_1 - AVD PLL channel 1 CML buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_PM_EN_CML_BUF_1 :: reserved0 [31:01] */
#define BCHP_VCXO_CTL_MISC_AVD_PM_EN_CML_BUF_1_reserved0_MASK      0xfffffffe
#define BCHP_VCXO_CTL_MISC_AVD_PM_EN_CML_BUF_1_reserved0_SHIFT     1

/* VCXO_CTL_MISC :: AVD_PM_EN_CML_BUF_1 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_AVD_PM_EN_CML_BUF_1_EN_CMLBUF_MASK      0x00000001
#define BCHP_VCXO_CTL_MISC_AVD_PM_EN_CML_BUF_1_EN_CMLBUF_SHIFT     0

/***************************************************************************
 *MOCA_PLL_CTRL - MOCA PLL reset
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_CTRL :: LDO_CTRL [31:30] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_LDO_CTRL_MASK             0xc0000000
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_LDO_CTRL_SHIFT            30

/* VCXO_CTL_MISC :: MOCA_PLL_CTRL :: reserved0 [29:08] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_reserved0_MASK            0x3fffff00
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_reserved0_SHIFT           8

/* VCXO_CTL_MISC :: MOCA_PLL_CTRL :: POWERDOWN [07:07] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_POWERDOWN_MASK            0x00000080
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_POWERDOWN_SHIFT           7
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_POWERDOWN_Powerdown       1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_POWERDOWN_Normal          0

/* VCXO_CTL_MISC :: MOCA_PLL_CTRL :: reserved1 [06:01] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_reserved1_MASK            0x0000007e
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_reserved1_SHIFT           1

/* VCXO_CTL_MISC :: MOCA_PLL_CTRL :: RESET [00:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_RESET_MASK                0x00000001
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_RESET_SHIFT               0
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_RESET_Reset               1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CTRL_RESET_Normal              0

/***************************************************************************
 *MOCA_PLL_CHL_1 - MOCA_PLL channel 1: 25 MHz genet clock,  PLL source post divider powerdown, channel gate on/off and cml buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_CHL_1 :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_reserved0_MASK           0xfffffff8
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_reserved0_SHIFT          3

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_1 :: DIS_CH [02:02] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_DIS_CH_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_DIS_CH_SHIFT             2

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_1 :: CLOCK_ENA [01:01] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_CLOCK_ENA_MASK           0x00000002
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_CLOCK_ENA_SHIFT          1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_CLOCK_ENA_Enable         1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_CLOCK_ENA_Disable        0

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_1 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_EN_CMLBUF_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_1_EN_CMLBUF_SHIFT          0

/***************************************************************************
 *MOCA_PLL_CHL_2 - Not used
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_CHL_2 :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_reserved0_MASK           0xfffffff8
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_reserved0_SHIFT          3

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_2 :: DIS_CH [02:02] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_DIS_CH_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_DIS_CH_SHIFT             2

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_2 :: CLOCK_ENA [01:01] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_CLOCK_ENA_MASK           0x00000002
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_CLOCK_ENA_SHIFT          1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_CLOCK_ENA_Enable         1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_CLOCK_ENA_Disable        0

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_2 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_EN_CMLBUF_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_2_EN_CMLBUF_SHIFT          0

/***************************************************************************
 *MOCA_PLL_CHL_3 - MOCA PLL channel 3 , 225 MHz MocA PHY differential clocks, PLL source post divider powerdown, channel gate on/off and cml buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_CHL_3 :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_reserved0_MASK           0xfffffff8
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_reserved0_SHIFT          3

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_3 :: DIS_CH [02:02] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_DIS_CH_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_DIS_CH_SHIFT             2

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_3 :: CLOCK_ENA [01:01] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_CLOCK_ENA_MASK           0x00000002
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_CLOCK_ENA_SHIFT          1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_CLOCK_ENA_Enable         1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_CLOCK_ENA_Disable        0

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_3 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_EN_CMLBUF_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_3_EN_CMLBUF_SHIFT          0

/***************************************************************************
 *MOCA_PLL_CHL_4 - MOCA PLL channel 4 , 225 MHz MocA CPU differential clocks, PLL source post divider powerdown, channel gate on/off and cml buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_CHL_4 :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_reserved0_MASK           0xfffffff8
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_reserved0_SHIFT          3

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_4 :: DIS_CH [02:02] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_DIS_CH_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_DIS_CH_SHIFT             2

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_4 :: CLOCK_ENA [01:01] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_CLOCK_ENA_MASK           0x00000002
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_CLOCK_ENA_SHIFT          1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_CLOCK_ENA_Enable         1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_CLOCK_ENA_Disable        0

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_4 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_EN_CMLBUF_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_4_EN_CMLBUF_SHIFT          0

/***************************************************************************
 *MOCA_PLL_CHL_5 - MOCA PLL channel 5 , 50 MHz USDS PLL reference clocks,  PLL source post divider powerdown, channel gate on/off and cml buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_CHL_5 :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_reserved0_MASK           0xfffffff8
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_reserved0_SHIFT          3

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_5 :: DIS_CH [02:02] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_DIS_CH_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_DIS_CH_SHIFT             2

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_5 :: CLOCK_ENA [01:01] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_CLOCK_ENA_MASK           0x00000002
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_CLOCK_ENA_SHIFT          1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_CLOCK_ENA_Enable         1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_CLOCK_ENA_Disable        0

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_5 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_EN_CMLBUF_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_5_EN_CMLBUF_SHIFT          0

/***************************************************************************
 *MOCA_PLL_CHL_6 - MOCA PLL channel 6 , 100 MHz MOCA NETWORK clock,  PLL source post divider powerdown, channel gate on/off and cml buffer enable
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_CHL_6 :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_reserved0_MASK           0xfffffff8
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_reserved0_SHIFT          3

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_6 :: DIS_CH [02:02] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_DIS_CH_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_DIS_CH_SHIFT             2

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_6 :: CLOCK_ENA [01:01] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_CLOCK_ENA_MASK           0x00000002
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_CLOCK_ENA_SHIFT          1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_CLOCK_ENA_Enable         1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_CLOCK_ENA_Disable        0

/* VCXO_CTL_MISC :: MOCA_PLL_CHL_6 :: EN_CMLBUF [00:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_EN_CMLBUF_MASK           0x00000001
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_CHL_6_EN_CMLBUF_SHIFT          0

/***************************************************************************
 *LOCK - VCXO core lock status
 ***************************************************************************/
/* VCXO_CTL_MISC :: LOCK :: reserved0 [31:07] */
#define BCHP_VCXO_CTL_MISC_LOCK_reserved0_MASK                     0xffffff80
#define BCHP_VCXO_CTL_MISC_LOCK_reserved0_SHIFT                    7

/* VCXO_CTL_MISC :: LOCK :: EREF [06:06] */
#define BCHP_VCXO_CTL_MISC_LOCK_EREF_MASK                          0x00000040
#define BCHP_VCXO_CTL_MISC_LOCK_EREF_SHIFT                         6

/* VCXO_CTL_MISC :: LOCK :: MOCA [05:05] */
#define BCHP_VCXO_CTL_MISC_LOCK_MOCA_MASK                          0x00000020
#define BCHP_VCXO_CTL_MISC_LOCK_MOCA_SHIFT                         5

/* VCXO_CTL_MISC :: LOCK :: AVD [04:04] */
#define BCHP_VCXO_CTL_MISC_LOCK_AVD_MASK                           0x00000010
#define BCHP_VCXO_CTL_MISC_LOCK_AVD_SHIFT                          4

/* VCXO_CTL_MISC :: LOCK :: AUDDSP [03:03] */
#define BCHP_VCXO_CTL_MISC_LOCK_AUDDSP_MASK                        0x00000008
#define BCHP_VCXO_CTL_MISC_LOCK_AUDDSP_SHIFT                       3

/* VCXO_CTL_MISC :: LOCK :: SC [02:02] */
#define BCHP_VCXO_CTL_MISC_LOCK_SC_MASK                            0x00000004
#define BCHP_VCXO_CTL_MISC_LOCK_SC_SHIFT                           2

/* VCXO_CTL_MISC :: LOCK :: AC0 [01:01] */
#define BCHP_VCXO_CTL_MISC_LOCK_AC0_MASK                           0x00000002
#define BCHP_VCXO_CTL_MISC_LOCK_AC0_SHIFT                          1

/* VCXO_CTL_MISC :: LOCK :: VC0 [00:00] */
#define BCHP_VCXO_CTL_MISC_LOCK_VC0_MASK                           0x00000001
#define BCHP_VCXO_CTL_MISC_LOCK_VC0_SHIFT                          0

/***************************************************************************
 *VC0_DIV - VCXO 0 PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_DIV :: reserved0 [31:26] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_reserved0_MASK                  0xfc000000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_reserved0_SHIFT                 26

/* VCXO_CTL_MISC :: VC0_DIV :: VCORNG [25:24] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_VCORNG_MASK                     0x03000000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_VCORNG_SHIFT                    24

/* VCXO_CTL_MISC :: VC0_DIV :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M3DIV_MASK                      0x00ff0000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M3DIV_SHIFT                     16

/* VCXO_CTL_MISC :: VC0_DIV :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M2DIV_MASK                      0x0000ff00
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M2DIV_SHIFT                     8

/* VCXO_CTL_MISC :: VC0_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *VCXO_CTLBUS_HI - VCXO PLL control bus higher word
 ***************************************************************************/
/* VCXO_CTL_MISC :: VCXO_CTLBUS_HI :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_HI_reserved0_MASK           0xffffffc0
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_HI_reserved0_SHIFT          6

/* VCXO_CTL_MISC :: VCXO_CTLBUS_HI :: CTL_BITS_37_32 [05:00] */
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_HI_CTL_BITS_37_32_MASK      0x0000003f
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_HI_CTL_BITS_37_32_SHIFT     0

/***************************************************************************
 *VCXO_CTLBUS_LO - VCXO PLL control bus lower word
 ***************************************************************************/
/* VCXO_CTL_MISC :: VCXO_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_LO_CTL_BITS_31_0_MASK       0xffffffff
#define BCHP_VCXO_CTL_MISC_VCXO_CTLBUS_LO_CTL_BITS_31_0_SHIFT      0

/***************************************************************************
 *AVD_DIV - AVD PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_DIV :: reserved0 [31:19] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved0_MASK                  0xfff80000
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved0_SHIFT                 19

/* VCXO_CTL_MISC :: AVD_DIV :: VCORNG [18:17] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_VCORNG_MASK                     0x00060000
#define BCHP_VCXO_CTL_MISC_AVD_DIV_VCORNG_SHIFT                    17

/* VCXO_CTL_MISC :: AVD_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_NDIV_INT_MASK                   0x0001ff00
#define BCHP_VCXO_CTL_MISC_AVD_DIV_NDIV_INT_SHIFT                  8

/* VCXO_CTL_MISC :: AVD_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_AVD_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *RAP_DIV - RAP PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: RAP_DIV :: reserved0 [31:19] */
#define BCHP_VCXO_CTL_MISC_RAP_DIV_reserved0_MASK                  0xfff80000
#define BCHP_VCXO_CTL_MISC_RAP_DIV_reserved0_SHIFT                 19

/* VCXO_CTL_MISC :: RAP_DIV :: VCORNG [18:17] */
#define BCHP_VCXO_CTL_MISC_RAP_DIV_VCORNG_MASK                     0x00060000
#define BCHP_VCXO_CTL_MISC_RAP_DIV_VCORNG_SHIFT                    17

/* VCXO_CTL_MISC :: RAP_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_RAP_DIV_NDIV_INT_MASK                   0x0001ff00
#define BCHP_VCXO_CTL_MISC_RAP_DIV_NDIV_INT_SHIFT                  8

/* VCXO_CTL_MISC :: RAP_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_RAP_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_RAP_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *MOCA_DIV - MOCA PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_DIV :: reserved0 [31:16] */
#define BCHP_VCXO_CTL_MISC_MOCA_DIV_reserved0_MASK                 0xffff0000
#define BCHP_VCXO_CTL_MISC_MOCA_DIV_reserved0_SHIFT                16

/* VCXO_CTL_MISC :: MOCA_DIV :: M4DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_MOCA_DIV_M4DIV_MASK                     0x0000ff00
#define BCHP_VCXO_CTL_MISC_MOCA_DIV_M4DIV_SHIFT                    8

/* VCXO_CTL_MISC :: MOCA_DIV :: M3DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_DIV_M3DIV_MASK                     0x000000ff
#define BCHP_VCXO_CTL_MISC_MOCA_DIV_M3DIV_SHIFT                    0

/***************************************************************************
 *MOCA_CTLBUS_HI - MOCA PLL control bus higher word
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_CTLBUS_HI :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_HI_reserved0_MASK           0xffffffc0
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_HI_reserved0_SHIFT          6

/* VCXO_CTL_MISC :: MOCA_CTLBUS_HI :: CTL_BITS_37_32 [05:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_HI_CTL_BITS_37_32_MASK      0x0000003f
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_HI_CTL_BITS_37_32_SHIFT     0

/***************************************************************************
 *MOCA_CTLBUS_LO - MOCA PLL control bus lower word
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_LO_CTL_BITS_31_0_MASK       0xffffffff
#define BCHP_VCXO_CTL_MISC_MOCA_CTLBUS_LO_CTL_BITS_31_0_SHIFT      0

/***************************************************************************
 *LOCK_CNTR_RESET - VCXO Lock Counter Reset
 ***************************************************************************/
/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: reserved0 [31:07] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved0_MASK          0xffffff80
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved0_SHIFT         7

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: EREF [06:06] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_EREF_MASK               0x00000040
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_EREF_SHIFT              6

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: MOCA [05:05] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_MOCA_MASK               0x00000020
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_MOCA_SHIFT              5

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AVD [04:04] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AVD_MASK                0x00000010
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AVD_SHIFT               4

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AUDDSP [03:03] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AUDDSP_MASK             0x00000008
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AUDDSP_SHIFT            3

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: SC [02:02] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_SC_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_SC_SHIFT                2

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AC0 [01:01] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC0_MASK                0x00000002
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC0_SHIFT               1

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: VC0 [00:00] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC0_MASK                0x00000001
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC0_SHIFT               0

/***************************************************************************
 *VC0_LOCK_CNT - VCXO 0 PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: VC0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *AC0_LOCK_CNT - Audio PLL 0 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: AC0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *SC_LOCK_CNT - Smart Card PLL  Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: SC_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_SC_LOCK_CNT_reserved0_MASK              0xfffff000
#define BCHP_VCXO_CTL_MISC_SC_LOCK_CNT_reserved0_SHIFT             12

/* VCXO_CTL_MISC :: SC_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_SC_LOCK_CNT_COUNT_MASK                  0x00000fff
#define BCHP_VCXO_CTL_MISC_SC_LOCK_CNT_COUNT_SHIFT                 0

/***************************************************************************
 *RAP_LOCK_CNT - Audio DSP PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: RAP_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_RAP_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_RAP_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: RAP_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_RAP_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_RAP_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *MOCA_LOCK_CNT - MOCA PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_MOCA_LOCK_CNT_reserved0_MASK            0xfffff000
#define BCHP_VCXO_CTL_MISC_MOCA_LOCK_CNT_reserved0_SHIFT           12

/* VCXO_CTL_MISC :: MOCA_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_LOCK_CNT_COUNT_MASK                0x00000fff
#define BCHP_VCXO_CTL_MISC_MOCA_LOCK_CNT_COUNT_SHIFT               0

/***************************************************************************
 *EREF_LOCK_CNT - EREF PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_reserved0_MASK            0xfffff000
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_reserved0_SHIFT           12

/* VCXO_CTL_MISC :: EREF_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_COUNT_MASK                0x00000fff
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_COUNT_SHIFT               0

/***************************************************************************
 *PLL_TEST_SEL - TOP LEVEL PLLs (except MIPS, AVD, MOCA and SYS PLL 1) test select
 ***************************************************************************/
/* VCXO_CTL_MISC :: PLL_TEST_SEL :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: PLL_TEST_SEL :: reserved_for_eco1 [11:07] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved_for_eco1_MASK     0x00000f80
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved_for_eco1_SHIFT    7

/* VCXO_CTL_MISC :: PLL_TEST_SEL :: PLL_SEL [06:04] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_MASK               0x00000070
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_SHIFT              4
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_SDS0_PLL           7
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_EREF_PLL           6
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_SC_PLL             5
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_AC0_PLL            4
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_RAPDSP_PLL         3
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_VC0_PLL            2
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_SYSTEM_PLL0        1
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_None               0

/* VCXO_CTL_MISC :: PLL_TEST_SEL :: SUB_SEL [03:00] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_MASK               0x0000000f
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_SHIFT              0
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_VCO_Vcontrol       0
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_VCO_divid_BY_8_clock 1
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_frefi              2
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_fdbki              3
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_watchdog_timer_reset_output 4
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_clkout1            5
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_clkout2            6
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_clkout3            7
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_clkout4            8
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_clkout5            9
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_clkout6            10

/***************************************************************************
 *MIPS_AVD_PLL_TEST_SEL - MIPS and AVD PLLs test select
 ***************************************************************************/
/* VCXO_CTL_MISC :: MIPS_AVD_PLL_TEST_SEL :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_reserved0_MASK    0xffffffc0
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_reserved0_SHIFT   6

/* VCXO_CTL_MISC :: MIPS_AVD_PLL_TEST_SEL :: PLL_SEL [05:04] */
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_PLL_SEL_MASK      0x00000030
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_PLL_SEL_SHIFT     4
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_PLL_SEL_Reserved_0 3
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_PLL_SEL_AVD_PLL   2
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_PLL_SEL_MIPS_PLL  1
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_PLL_SEL_None      0

/* VCXO_CTL_MISC :: MIPS_AVD_PLL_TEST_SEL :: SUB_SEL [03:00] */
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_MASK      0x0000000f
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_SHIFT     0
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_VCO_Vcontrol 0
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_VCO_divid_BY_8_clock 1
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_frefi     2
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_fdbki     3
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_watchdog_timer_reset_output 4
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_clkout1   5
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_clkout2   6
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_clkout3   7
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_clkout4   8
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_clkout5   9
#define BCHP_VCXO_CTL_MISC_MIPS_AVD_PLL_TEST_SEL_SUB_SEL_clkout6   10

/***************************************************************************
 *MOCA_PLL_TEST_SEL - MOCA PLL test select
 ***************************************************************************/
/* VCXO_CTL_MISC :: MOCA_PLL_TEST_SEL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_reserved0_MASK        0xfffffff0
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_reserved0_SHIFT       4

/* VCXO_CTL_MISC :: MOCA_PLL_TEST_SEL :: PLL_SEL [03:03] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_PLL_SEL_MASK          0x00000008
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_PLL_SEL_SHIFT         3
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_PLL_SEL_MOCA_PLL      1
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_PLL_SEL_None          0

/* VCXO_CTL_MISC :: MOCA_PLL_TEST_SEL :: SUB_SEL [02:00] */
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_SUB_SEL_MASK          0x00000007
#define BCHP_VCXO_CTL_MISC_MOCA_PLL_TEST_SEL_SUB_SEL_SHIFT         0

/***************************************************************************
 *SYS_PLL_1_TEST_SEL - SYS PLL 1 test select
 ***************************************************************************/
/* VCXO_CTL_MISC :: SYS_PLL_1_TEST_SEL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_reserved0_MASK       0xfffffff0
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_reserved0_SHIFT      4

/* VCXO_CTL_MISC :: SYS_PLL_1_TEST_SEL :: PLL_SEL [03:03] */
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_PLL_SEL_MASK         0x00000008
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_PLL_SEL_SHIFT        3
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_PLL_SEL_SYS_PLL_1    1
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_PLL_SEL_None         0

/* VCXO_CTL_MISC :: SYS_PLL_1_TEST_SEL :: SUB_SEL [02:00] */
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_SUB_SEL_MASK         0x00000007
#define BCHP_VCXO_CTL_MISC_SYS_PLL_1_TEST_SEL_SUB_SEL_SHIFT        0

#endif /* #ifndef BCHP_VCXO_CTL_MISC_H__ */

/* End of File */
