---
title: (ä½œæ¥­ç³»çµ±) Main Memory Management
categories:
  - ä½œæ¥­ç³»çµ±
  - Memory Management
tags:
  - ä½œæ¥­ç³»çµ±
abbrlink: 6575bc75
mathjax: true
date: '2025-12-19 14:15:00'
---

> æœ¬ç« å…§å®¹ : ä½œæ¥­ç³»çµ±å¦‚ä½•ç®¡ç†ã€Œä¸»è¨˜æ†¶é«”ï¼ˆRAMï¼‰ã€ï¼šè®“å¤šå€‹è¡Œç¨‹å®‰å…¨ã€æœ‰æ•ˆç‡åœ°å…±ç”¨æœ‰é™çš„è¨˜æ†¶é«”ã€‚
# å‰å° 
- ç‚ºä»€éº¼ã€Œä¸»è¨˜æ†¶é«”ç®¡ç†ã€å¾ˆé‡è¦ï¼Ÿ
    - CPU åªèƒ½ç›´æ¥å­˜å–ä¸»è¨˜æ†¶é«”

    - è¨˜æ†¶é«”æ˜¯ï¼š
        - æ˜‚è²´
        - æœ‰é™

    - å¤šå€‹è¡Œç¨‹è¦ä¸€èµ·ç”¨
        - OS å¿…é ˆè§£æ±ºä¸‰å€‹æ ¸å¿ƒå•é¡Œï¼š
        - èª°ç”¨å“ªä¸€å¡Šè¨˜æ†¶é«”ï¼Ÿ
        - æ€éº¼é˜²æ­¢ç¨‹å¼äº‚è®€ï¼äº‚å¯«åˆ¥äººçš„è¨˜æ†¶é«”ï¼Ÿ
        - æ€éº¼è®“è¨˜æ†¶é«”ä½¿ç”¨ç‡æœ€é«˜ï¼Ÿ

--- 

# æ‘˜è¦
## BackGround

- CPU èƒ½ç›´æ¥å­˜å–çš„å¾ˆå°‘ï¼Œåªæœ‰**Main Memory**å’Œ **Registers**è€Œå·²
- Disk ä¸Šçš„ç¨‹å¼ï¼Œåªæ˜¯ã€Œæª”æ¡ˆã€è€Œå·²ï¼Œ**è¦è¢«Loaderè¼‰å…¥memoryæ‰æœƒè®ŠæˆProcess**
- æŠŠå¤šå€‹ç¨‹å¼æ”¾é€² RAM â†’ å¤šç¨‹å¼ï¼ˆmultiprogrammingï¼‰: **æ”¹å–„CPUä½¿ç”¨ç‡**ä»¥åŠ**åŠ å¿«åæ‡‰æ™‚é–“**
- process æœƒç§»å‹•åœ¨**Disk**å’Œ**memory**ä¹‹é–“

## Memory Management Issues
- How to refer to memory in a program? â†’ Address binding
- How to load a program into memory? â†’ static/dynamic loading & linking
- How to move a program between memory and disk? â†’ Swapping
- How to allocate memory? â†’ Paging, Segmentation

## Multistep Processing
1. Source programï¼ˆåŸå§‹ç¢¼ï¼‰
2. Compiler/Assembler â†’ Object moduleï¼ˆç›®æ¨™æª” .oï¼‰
3. Linkage editorï¼ˆlinkerï¼‰
    - æŠŠä½ çš„ object æª” + å…¶ä»– object æª” + library æ¥èµ·ä¾†
4. ç”¢ç”Ÿ Load moduleï¼ˆå¯è¼‰å…¥æª” / executableï¼‰
5. Loader
    - OS/loader æŠŠ load module æ”¾åˆ° RAMï¼Œå½¢æˆ in-memory binary imageï¼ˆè¨˜æ†¶é«”ä¸­çš„ç¨‹å¼æ˜ åƒï¼‰
6. Dynamic linkingï¼ˆå‹•æ…‹é€£çµï¼‰
    - æœ‰äº› library ä¸æœƒåœ¨ linker æ™‚å°±å¡é€²å»
    æœƒåœ¨ã€ŒåŸ·è¡Œæ™‚ã€æ‰è¼‰å…¥/é€£çµï¼ˆä¾‹å¦‚å…±äº«å‡½å¼åº« .so / .dllï¼‰

- å› ç‚ºã€Œä½å€åˆ°åº•ä½•æ™‚æ±ºå®šã€æœ‰ä¸‰ç¨®ï¼š

    - ç·¨è­¯æœŸæ±ºå®šï¼ˆcompile timeï¼‰
    - è¼‰å…¥æœŸæ±ºå®šï¼ˆload timeï¼‰
    - åŸ·è¡ŒæœŸæ±ºå®šï¼ˆexecution timeï¼‰

--- 

# Address Binding

## Compile Timeï¼ˆç·¨è­¯æœŸç¶å®šï¼‰
- ç¨‹å¼ä¸€é–‹å§‹å¯«çš„æ˜¯symbolic address(ç¬¦è™Ÿä½å€)
    > symbolic address : åœ¨å¯«ç¨‹å¼ã€ç·¨è­¯ä¹‹å‰æˆ–å‰›ç·¨è­¯å®Œï¼Œç¨‹å¼è£¡å‡ºç¾çš„ä½å€é€šå¸¸æ˜¯ï¼šè®Šæ•¸åç¨±ã€å‡½å¼åç¨±ã€labelã€ç›¸å°ä½ç½®
- åœ¨ç·¨è­¯æœŸå°±æ±ºå®šä»–åœ¨Memoryçš„**çµ•å°ä½å€**ï¼Œç·¨è­¯å™¨å°±æœƒç”¢ç”Ÿ**çµ•å°ä½å€**

âœ… çµè«–
- å„ªé»ï¼šç°¡å–®ã€å¿«ï¼ˆä¸ç”¨ relocationï¼‰
- ç¼ºé»ï¼šèµ·å§‹ä½ç½®ä¸€æ”¹å°±å®Œè›‹ â†’ å¿…é ˆ**é‡æ–°ç·¨è­¯**ï¼ˆrecompileï¼‰
- ä¾‹å­ï¼šè€ç³»çµ± MS-DOS .COM ç¨‹å¼ï¼ˆå›ºå®šè¼‰å…¥ä½ç½®ï¼‰

## Load Timeï¼ˆè¼‰å…¥æœŸç¶å®šï¼‰
- ç·¨è­¯å™¨ä¸ç”¢ç”Ÿå¯«æ­»çš„çµ•å°ä½å€ï¼Œè€Œæ˜¯ç”¢ç”Ÿ relocatable codeï¼ˆå¯é‡å®šä½ç¢¼ï¼‰
- ç¨‹å¼ç¢¼è£¡ç”¨ã€Œç›¸å°æ–¼èµ·é»ã€çš„æ–¹å¼è¡¨ç¤ºä½å€ï¼ˆEx. BS + 0x18ï¼‰

âœ… çµè«–ï¼ˆè€ƒé»ï¼‰
- å„ªé»ï¼šåŒä¸€ä»½ executable å¯ä»¥è¼‰å…¥åˆ°ä¸åŒä½ç½®
- ç¼ºé»ï¼šå¦‚æœèµ·é»æ”¹äº† â†’ ä¸ç”¨é‡ç·¨è­¯ï¼Œä½†è¦**é‡æ–°è¼‰å…¥**ï¼ˆreloadï¼‰
- é€™éœ€è¦ loader åš relocationï¼ˆé‡å®šä½ï¼‰ï¼ˆé€šå¸¸é  relocation tableï¼‰

## Execution Timeï¼ˆåŸ·è¡ŒæœŸç¶å®šï¼‰
> ç¾ä»£ OS å¹¾ä¹éƒ½ç”¨é€™å€‹ã€‚
- ç¨‹å¼çœ‹åˆ°çš„æ˜¯ **logical address**(i.e., virtual address)
    - ä¾‹å¦‚å®ƒå¯èƒ½ä»¥ç‚º data åœ¨ 0x18
- çœŸæ­£çš„ physical addressï¼ˆä¾‹å¦‚ 0x2018ï¼‰ç”±**special hardware**(ex.the MMU) åœ¨æ¯æ¬¡è¨˜æ†¶é«”å­˜å–æ™‚ã€Œ**å³æ™‚è½‰æ›**ã€
    - MMU : CPU ç™¼å‡º virtual address â†’ MMU ç¿»æˆ physical address

âœ… çµè«–ï¼ˆè¶…å¸¸è€ƒï¼‰
- å„ªé»ï¼š
    - ç¨‹å¼å¯ä»¥åœ¨åŸ·è¡Œé€”ä¸­è¢«æ¬å®¶ï¼ˆæ”¯æ´ swapping / relocation / virtual memoryï¼‰
    - æ¯å€‹ process éƒ½å¯ä»¥æœ‰ã€Œ**è‡ªå·±çš„ä½å€ç©ºé–“**ã€ï¼ˆå®‰å…¨ã€éš”é›¢ï¼‰
- ç¼ºé»ï¼š
    - éœ€è¦ç¡¬é«”æ”¯æ´ï¼ˆMMUï¼‰ï¼Œæœƒæœ‰è½‰æ›æˆæœ¬ï¼ˆé  TLB åŠ é€Ÿï¼‰


## Memory-Management Unit(MMU)
- MMU æ˜¯ CPU è£¡çš„ç¡¬é«”å…ƒä»¶ï¼Œåœ¨ç¨‹å¼åŸ·è¡Œæ™‚æŠŠ **Virtual/Logical Addressï¼ˆè™›æ“¬/é‚è¼¯ä½å€ï¼‰â†’ Physical Addressï¼ˆå¯¦é«”ä½å€ï¼‰**ã€‚
- Translation mechanism : Physical Address = Base Register (relocation register) + Logical Address
    - ä¾‹å­ : 
        - CPU ç”¢ç”Ÿ Logical Address = `346` 
        - relocation register ä½å€ `12000`
        - Physical Address = Base + Logical = `12000` + `346` = `12346`
        - æœ€å¾Œå» Memory å­˜å– `12346`
- âœ…å„ªé»ï¼š
    - Memory protectionï¼ˆä¿è­·ï¼‰
        - æ¯å€‹ process åªèƒ½åœ¨è‡ªå·±çš„ç¯„åœå…§æ´»å‹•ã€‚
    - Dynamic relocationï¼ˆå‹•æ…‹æ¬å®¶ï¼‰
        - base æ”¹æ‰ï¼Œæ•´å€‹ç¨‹å¼çš„ä½å€å°±ã€Œç­‰æ•ˆæ¬å®¶ã€ï¼Œä¸ç”¨é‡ç·¨è­¯ã€‚
    - æ”¯æ´ virtual memory

## Logical v.s. Physical Address

> User program åªç”¨ logical addressï¼Œä¸éœ€è¦çŸ¥é“ physical memory åœ¨å“ªã€‚

- Logical Addressï¼ˆ= Virtual Addressï¼‰
    - **CPU åœ¨åŸ·è¡Œæ™‚ç”¢ç”Ÿçš„ä½å€**
    - ä½¿ç”¨è€…ç¨‹å¼çœ‹å¾—åˆ°ã€æ“ä½œçš„ä½å€ç©ºé–“

- Physical Address
    - **RAM è£¡çœŸæ­£çš„ä½å€**
    - æœ€çµ‚ç”±è¨˜æ†¶é«”ç¡¬é«”å»å­˜å–

- è·Ÿ Address Binding çš„é—œä¿‚

    | é …ç›®                        | Compile-time / Load-time Binding | Execution-time Binding |
    | ------------------------- | -------------------------------- | ---------------------- |
    | **ä½å€ç¶å®šæ™‚æ©Ÿ**                | **åŸ·è¡Œå‰**ï¼ˆcompile æˆ– load æ™‚ï¼‰        | **åŸ·è¡Œä¸­**ï¼ˆrun timeï¼‰      |
    | **ä½å€æ˜¯å¦å…ˆå®šæ­»**               | âœ… æ˜¯ï¼Œå·²å®šæˆå¯¦é«”ä½å€                      | âŒ å¦ï¼ŒåŸ·è¡Œæ™‚æ‰è½‰æ›             |
    | **Logical address**       | = Physical address               | â‰  Physical address     |
    | **æ˜¯å¦éœ€è¦ MMU**              | âŒ ä¸éœ€è¦                            | âœ… éœ€è¦                   |

--- 

# Load Program  into Memory â†’ static/dynamic loading & linking

## Dynamic Loading

> ä¸éœ€è¦æ•´å€‹ Program è¼‰å…¥ Memory â†’ ç”¨åˆ°å†è¼‰å…¥å°±å¥½
- åªéœ€è¼‰å…¥**è¢«å‘¼å«**çš„ç¨‹å¼ç¢¼é€²è¨˜æ†¶é«”å°±å¥½
- æ²’è¢«åŸ·è¡Œçš„å°±æ”¾åœ¨ç¡¬ç¢Ÿå°±å¥½äº†

- âœ…å„ªé»ï¼š **æ”¹å–„Memory utilization**
- å¯¦ä½œ : å…¶å¯¦ä»–ç†è«–ä¸Šä¾†èªª**å¯ä»¥ä¸ç”¨OSæä¾›æ–°çš„æ”¯æ´**ï¼Œå¯ä»¥ç”¨ä½¿ç”¨è€…å±¤çš„æ–¹æ³•åšåˆ°

## Static Linking
- **åœ¨link timeæ™‚**ï¼Œå°‡æœ‰ç”¨åˆ°çš„Librariesæ‰“åŒ…é€²å¯åŸ·è¡Œæª” â†’ **å–®ä¸€åŒ…å«æ‰€æœ‰éœ€è¦ç¨‹å¼çš„åŸ·è¡Œæª”**
- ç‰¹æ€§ :
    - ç¼ºé»ï¼šè¨˜æ†¶é«”æµªè²»ï¼ˆduplicate library codeï¼‰: å¤šå€‹ç¨‹å¼å„è‡ªå¸¶ä¸€ä»½ libc â†’ RAM æœƒå‡ºç¾**å¤šä»½é‡è¤‡**

âœ…å„ªé»ï¼š
- åŸ·è¡Œå¿«
    -  ä¸ç”¨åœ¨ runtime åšç¬¦è™Ÿè§£æï¼ˆresolveï¼‰ï¼Œå‘¼å«å¯ç›´æ¥è·³
- è‡ªçµ¦è‡ªè¶³
    - ä¸æ€•æ©Ÿå™¨ä¸Šç¼º libraryï¼ˆéƒ¨ç½²æ¯”è¼ƒç›´è¦ºï¼‰

**Static Linking with Dynamic Loading**
- æ ¸å¿ƒ/å¸¸ç”¨éƒ¨åˆ†ï¼šéœæ…‹é€£çµ
- æŸäº›æ¨¡çµ„ï¼šç”¨ dynamic loading æŒ‰éœ€è¼‰å…¥
- **ä½†é‡è¤‡ç¢¼å•é¡Œä»åœ¨**ï¼šå› ç‚ºéœæ…‹é€£çµçš„ library æ¯å€‹ process ä»å„æœ‰ä¸€ä»½ã€‚

**Trade-off Analysis**

| é¢å‘                  | é‡é»                                   |
| ------------------- | ------------------------------------ |
| **Memory usage**    | âŒ æµªè²»ï¼ˆlibrary **ç„¡æ³•å…±ç”¨**ï¼Œæ¯å€‹ process ä¸€ä»½ï¼‰ |
| **Execution speed** | âœ… å¿«ï¼ˆ**direct calls**ï¼‰                |
| **Deployment**      | âœ… ç°¡å–®ï¼ˆ**ç„¡ç›¸ä¾ library**ï¼‰                |
| **Updates**         | âŒ ä¸å½ˆæ€§ï¼ˆlibrary æ›´æ–° â†’ **éœ€é‡æ–°ç·¨è­¯/ç™¼ä½ˆ**ï¼‰     |

## Dynamic Linking
> Dynamic linking = ç¬¬ä¸€æ¬¡å‘¼å«è¦è¾¦æ‰‹çºŒï¼Œä¹‹å¾Œå°±èµ°å¿«é€Ÿé€šé—œ
- æ¦‚å¿µ : 
    - é€£çµæ™‚æ©Ÿå»¶å¾Œåˆ°åŸ·è¡ŒæœŸï¼ˆrun timeï¼‰
    - Executable ä¸ç›´æ¥åŒ…å«æ•´å¥— library
    - åªæ”¾ library function çš„å¼•ç”¨é»ï¼ˆreferencesï¼‰
- é—œéµæ©Ÿåˆ¶:
    - åœ¨ executable ä¸­ ï¼Œ æ¯å€‹ library function å‘¼å«é» ï¼Œ æ’å…¥ä¸€å°æ®µç¨‹å¼ç¢¼ â†’ stub

![alt text](/img/OS_CH8_1.png)

âœ…å„ªé» : **Memory Efficiency**
- **Single copy of library code shared across all processes**
- å¤šå€‹ç¨‹å¼ä½¿ç”¨åŒä¸€å€‹ libraryï¼ˆå¦‚ libcï¼‰
- RAM ä¸­åªéœ€è¦ä¸€ä»½ library codeï¼ˆå…±äº«ï¼‰


ç¬¬ä¸€æ¬¡å‘¼å« library functionï¼ˆFirst callï¼‰
- ç¨‹å¼å…ˆè·³åˆ° stub
- stub æª¢æŸ¥ï¼š
    - library æ˜¯å¦å·²è¼‰å…¥
    - è©² function symbol æ˜¯å¦å·²è§£æ
- è‹¥å°šæœªå®Œæˆï¼š
    - è¼‰å…¥ library 
    - è§£æ symbolï¼ˆbindingï¼‰
- è·³åˆ°çœŸæ­£çš„ library function åŸ·è¡Œ

å¾ŒçºŒå‘¼å«ï¼ˆSubsequent callsï¼‰:
- ä¸å†åšè¼‰å…¥èˆ‡è§£æ
- stub å·²æ›´æ–°è·³è½‰ä½å€
- ç›´æ¥è·³åˆ° function
â†’ åŸ·è¡Œé€Ÿåº¦æ¥è¿‘ static linking

## Static / Dynamic Loading & Linkingï¼šFour Combinations
> Loadingï¼šä»€éº¼æ™‚å€™æŠŠ code æ”¾é€² RAMï¼ˆstartup vs on-demandï¼‰
> Linkingï¼šä»€éº¼æ™‚å€™æŠŠå¤–éƒ¨ç¬¦è™Ÿ/library æ¥èµ·ä¾†ï¼ˆlink time vs run timeï¼‰

| çµ„åˆ                                               | Linkingï¼ˆé€£çµï¼‰ | Loadingï¼ˆè¼‰å…¥ï¼‰               | Prosï¼ˆå„ªé»ï¼‰        | Consï¼ˆç¼ºé»ï¼‰                            | å¸¸è¦‹ Use case       |
| ------------------------------------------------ | ----------- | ------------------------- | --------------- | ----------------------------------- | ----------------- |
| **(1) Static Linking + Static Loading**          | ç·¨è­¯/é€£çµæ™‚å…¨éƒ¨æ‰“åŒ…  | ç¨‹å¼å•Ÿå‹•æ™‚æ•´åŒ…è¼‰å…¥                 | æœ€å¿«ã€æœ€å–®ç´”ã€å®Œå…¨è‡ªçµ¦è‡ªè¶³   | Executable æœ€å¤§ã€RAM æœ€æµªè²»               | Embeddedã€é—œéµç³»çµ±å·¥å…·   |
| **(2) Static Linking + Dynamic Loading**         | ä»æ˜¯éœæ…‹é€£çµï¼ˆä¸å…±äº«ï¼‰ | ç”¨åˆ°æ¨¡çµ„æ‰è¼‰å…¥                   | èµ·å§‹ RAM è¼ƒçœã€ä¸æ€•ç¼ºåº«  | è·¨ process çš„ library duplication ä»å­˜åœ¨ | Plugin æ¶æ§‹         |
| **(3) Dynamic Linking + Static Loading**         | åŸ·è¡ŒæœŸè§£æã€å¯å…±äº«   | å•Ÿå‹•æ™‚å°±è¼‰å…¥æ‰€æœ‰ shared libraries | å…±äº«ã€çœ RAMã€æ›´æ–°è¼ƒå½ˆæ€§  | å•Ÿå‹•è¼ƒæ…¢ã€å¯èƒ½è¼‰äº†ç”¨ä¸åˆ°çš„åº«                      | å‚³çµ± shared library |
| **(4) Dynamic Linking + Dynamic Loading (Lazy)** | åŸ·è¡ŒæœŸæ‰è§£æ      | ç”¨åˆ°æ‰è¼‰ã€ç”¨åˆ°æ‰è§£æ                | æœ€çœ RAMã€å•Ÿå‹•å¿«ã€å½ˆæ€§æœ€é«˜ | ç¬¬ä¸€æ¬¡å‘¼å«æœ‰ overheadã€å¯¦ä½œè¼ƒè¤‡é›œ               | å¤§å‹æ‡‰ç”¨ã€ç¾ä»£ OS é è¨­     |

æ˜“æ··æ·†è§€å¿µå°ç…§

| å•é¡Œ                       | æ­£ç¢ºç†è§£                                                       |
| ------------------------ | ---------------------------------------------------------- |
| **Dynamic loading æ˜¯ä»€éº¼ï¼Ÿ** | æ±ºå®šã€Œ**ç¨‹å¼ç¢¼ä½•æ™‚é€² RAM**ã€ï¼ˆç”¨åˆ°æ‰è¼‰ï¼‰                                   |
| **Dynamic linking æ˜¯ä»€éº¼ï¼Ÿ** | æ±ºå®šã€Œ**ä½•æ™‚è§£æ/æ¥ä¸Š library ç¬¦è™Ÿ**ã€ï¼ˆåŸ·è¡ŒæœŸï¼Œé  stubï¼‰                     |
| **å·®åˆ¥ä¸€å¥è©±**                | ä¸€å€‹ç®¡ **è¼‰å…¥æ™‚æ©Ÿ**ï¼Œä¸€å€‹ç®¡ **é€£çµè§£ææ™‚æ©Ÿ**                                |
| **dlopen ç®—ä»€éº¼ï¼Ÿ**          | èª²ä»¶ä¸­è¦–ç‚º **dynamic loading çš„å…¸å‹ä¾‹å­**ï¼ˆå¯¦å‹™ä¸ŠåŒæ™‚ç‰½æ¶‰ loading + linkingï¼‰ |

--- 

# Swapping

## å®šç¾© : 
- Swapping = æŠŠæ•´å€‹ process åœ¨ **Memory** èˆ‡ **backing store**ä¹‹é–“æ¬ç§»ï¼Œä¹‹å¾Œå¯ä»¥å†æ¬å›ä¾†æ¥è‘—åŸ·è¡Œ

ä¸åŒçš„é» : 
- Scope : Entire process image
- Scheduler : **Medium-term scheduler operation**
- Swapping vs Context Switch :  
    - Swapping : æŠŠ process ç›´æ¥æ¬å» diskï¼ˆäººéƒ½ä¸åœ¨ RAM äº†ï¼‰
    - Context Switch : åªæ˜¯æ› CPU è·‘èª°ï¼ˆprocess éƒ½é‚„åœ¨ RAMï¼‰

**Bccking Store**
- Dedicated disk partition separate from file system
- direct block access to memory images
- Must accommodate **all swapped processes**

**Swapping Triggers**
- Memory pressure : RAM å¿«ä¸å¤ 
- Priority-based scheduling (Roll-out/Roll-in) : é«˜å„ªå…ˆæ¬Šçš„ process éœ€è¦ RAM â†’ æŠŠä½å„ªå…ˆæ¬Šçš„ã€Œroll-outã€å‡ºå»

## Swap-back Memory Address Requirements

| Binding é¡å‹                 | Swap in å¯å¦åˆ°ä¸åŒä½å€ï¼Ÿ        | åŸå› ï¼ˆè€ƒè©¦é‡é»ï¼‰                                                             |
| -------------------------- | ----------------------- | -------------------------------------------------------------------- |
| **Compile-time binding**   | âŒ ä¸è¡Œï¼ˆsame addressï¼‰      | ä½¿ç”¨**å¯«æ­»çš„çµ•å°ä½å€**ï¼Œæ”¾åˆ°åˆ¥çš„ä½å€æœƒé€ æˆæ‰€æœ‰æŒ‡ä»¤ä½å€éŒ¯èª¤                                      |
| **Load-time binding**      | âŒ ä¸è¡Œï¼ˆsame addressï¼‰      | **Relocation åœ¨è¼‰å…¥æ™‚å·²å®Œæˆ**ï¼Œä½å€å·²è¢«å®šæ­»                            |
| **Execution-time binding** | âœ… å¯ä»¥ï¼ˆdifferent addressï¼‰ | æœ‰ **MMU**ï¼ŒLogical â†’ Physical æ–¼ **runtime** è½‰æ›ï¼Œåªéœ€æ›´æ–° base / page table |

## Swapping: I/O Problem
- The I/O Problem
    - Process P æ­£åœ¨ç­‰ I/O
    - OS è¦ºå¾— RAM ä¸å¤  â†’ æŠŠ P swap out
    - I/O å®Œæˆæ™‚ï¼ŒDMA æœƒæŠŠè³‡æ–™å¯«åˆ°ã€ŒP åŸæœ¬çš„è¨˜æ†¶é«”ä½ç½®ã€
- çµæœï¼š**Data corruption**ï¼ˆè³‡æ–™æ¯€æï¼‰

## Solution to I/O-Swapping Conflict:

### Solution 1 : Never swap processes with pending I/O
- swap ä¹‹å‰å…ˆæª¢æŸ¥ I/O queue
- I/O é€²è¡Œä¸­å°±æŠŠè©² process æ¨™è¨˜ç‚º non-swappable

### Solution 2 : Use OS-managed I/O buffersï¼ˆkernel bufferï¼‰
- I/O ä¸è¦ç›´æ¥å¯«åˆ° user space çš„ buffer
- æ”¹æˆå…ˆå¯«åˆ° kernel bufferï¼ˆä¸æœƒè¢« swapï¼‰
- ç­‰ process swap å›ä¾†å¾Œï¼Œå†æŠŠè³‡æ–™ copy å› user space

## Process Swapping to Backing Store

Swap time components : 
- **Transfer Time (dominant factor)** - Moving dadata between memory and disk
>   **æ­£æ¯”æ–¼process size** : process è¶Šå¤§æ¬è¶Šä¹…
- Latency : ç£ç¢Ÿçš„ seek + rotational delay
- Context switch overhead - OS bookkeeping 

--- 

# Memory Allocation Schemes (é€£çºŒè¨˜æ†¶é«”é…ç½®)

## Fixed-Partition Allocation
- åšæ³• ï¼š ç³»çµ±ä¸€é–‹æ©Ÿå°±æŠŠ RAM åˆ‡æˆ**å›ºå®šå¤§å°çš„ partitions**
- è¦å‰‡ ï¼š æ¯å€‹ process åªèƒ½ä½”ä¸€æ ¼ partitionã€‚
    - âœ… **Multiprogramming degree** = partitions æ•¸é‡
        - å› ç‚ºåŒæ™‚æœ€å¤šå°±å¡å¾—ä¸‹ã€Œpartition å€‹ processã€
- **Partition selection** - First-fit or Best-fit within available partitions
- âœ… å„ªé»ï¼šç°¡å–®ï¼ˆè¡¨æ ¼ä¹Ÿèªª Simpleï¼‰
- âŒ ä¸»è¦å•é¡Œï¼š**Internal fragmentationï¼ˆå…§éƒ¨ç¢è£‚ï¼‰** - å› ç‚º partition å›ºå®šå¤§å°ï¼Œprocess å¯èƒ½ç”¨ä¸æ»¿

## Variable-Partition Allocation
- åšæ³•ï¼š ä½ è¦å¤šå°‘å°±åˆ‡å¤šå°‘çµ¦ä½ ï¼ˆä¾éœ€æ±‚åˆ‡ä¸€å¡Šé€£çºŒçš„ï¼‰
- **hole**ï¼šä¸€æ®µé€£çºŒçš„ç©ºé–’è¨˜æ†¶é«”å€å¡Š
- å¤šæ¬¡ allocate/free å¾Œï¼Œhole æœƒæ•£è½å„è™•ï¼ˆå„ç¨®å¤§å°ï¼‰
- âœ… å„ªé»ï¼šå½ˆæ€§é«˜ã€åˆæœŸåˆ©ç”¨ç‡æ›´å¥½
- âŒ ä¸»è¦å•é¡Œï¼š**External fragmentationï¼ˆå¤–éƒ¨ç¢è£‚ï¼‰**

## Multiple Partition (Variable-Size) Methodï¼ˆå¯è®Šåˆ†å‰²åˆ°åº•æ€éº¼é‹ä½œï¼‰
- å¦‚æœè¦åˆ†é… ï¼Œ æ‰¾ä¸€å€‹å¤ å¤§çš„hole åˆ‡ä¸‹ä¾†åˆ†é…ï¼Œæœƒè®Šæˆä¸€å€‹è¼ƒå°çš„hole(split)
- Data Structure
    - **Allocation Tableï¼ˆå·²é…ç½®è¡¨ï¼‰**
        è¨˜æ¯å€‹ process ç”¨å“ªä¸€æ®µï¼š(PID, base, limit)
    - **Free Listï¼ˆç©ºé–’è¡¨ï¼‰**
        - è¨˜æ‰€æœ‰ holesï¼š(base address, size)
    - allocate/free éƒ½è¦å‹•æ…‹æ›´æ–°
- ç›¸é„°çš„ holes æ‡‰è©²è‡ªå‹•åˆä½µï¼ˆmergeï¼‰
- Implementation 
    - allocateï¼šå¦‚æœ hole æ¯”éœ€æ±‚å¤§ â†’ åˆ‡å‰²
    - deallocateï¼šé‡‹æ”¾å¾Œè®Š hole â†’ çœ‹å·¦å³æ˜¯å¦ä¹Ÿæ˜¯ holeï¼Œèƒ½åˆå°±åˆ

## Dynamic Storage Allocation Problem
> 3å€‹æ¼”ç®—æ³•
1. First-fitï¼ˆç¬¬ä¸€å€‹æ”¾å¾—ä¸‹å°±ç”¨ï¼‰(O(n))
    - âœ… å„ªé»ï¼šå¹³å‡æœ€å¿«
    - ç¼ºé»ï¼šå‰é¢å€åŸŸå®¹æ˜“è¢«åˆ‡å¾—å¾ˆç¢ï¼ˆå¾ˆå¤šå°æ´é›†ä¸­å‰é¢ï¼‰
2. Best-fitï¼ˆæ‰¾ã€Œæœ€å°ä½†å¤ ç”¨ã€çš„ holeï¼‰(O(n))
    - âœ… å¥½è™•ï¼šé€™æ¬¡å‰©ä¸‹çš„ç¢ç‰‡æœ€å°ï¼ˆâ€œçœ‹èµ·ä¾†â€å¾ˆçœï¼‰
    - âŒ å£è™•ï¼ˆæŠ•å½±ç‰‡ç´…å­—ï¼‰ï¼šæœƒç”¢ç”Ÿå¾ˆå¤šè¶…å°ã€ç”¨ä¸åˆ°çš„æ´
3. Worst-fitï¼ˆæ‰¾æœ€å¤§çš„ holeï¼‰(O(n))
    - æŒ‘æœ€å¤§çš„ hole ä¾†åˆ‡
    - ç†è«–ï¼šç•™ä¸‹çš„å¤§ç¢ç‰‡æ¯”è¼ƒå¯èƒ½å†æ”¾å¤§ process

- First-fit å’Œ Best-fit é€šå¸¸**å‹é** Worst-fit
- First-fit é€šå¸¸**æœ€å¿«**ï¼Œè€Œä¸”åˆ©ç”¨ç‡è·Ÿ best-fit å·®ä¸å¤š
- Best-fit ä¸ä¸€å®šçœŸçš„æœ€å„ª

## Memory Fragmentation
### External Fragmentationï¼ˆå¤–éƒ¨ç¢è£‚ï¼‰
- Total free memory â‰¥ request sizeï¼Œä½†ä¸é€£çºŒï¼ˆnot contiguousï¼‰
- å‡ºç¾åœ¨ Variable-size partitionï¼ˆå¯è®Šåˆ†å‰²ï¼‰
### Internal Fragmentationï¼ˆå…§éƒ¨ç¢è£‚ï¼‰
- å·²åˆ†é…å‡ºå»çš„ partition è£¡é¢ï¼Œä½† process æ²’ç”¨åˆ°çš„ç©ºé–“
- å‡ºç¾åœ¨ Fixed-partitionï¼ˆå›ºå®šåˆ†å‰²ï¼‰

### Solution : **Memory Compaction**
æŠŠæ‰€æœ‰ processesã€Œæ¬åˆ°ä¸€èµ·ã€ï¼ŒæŠŠ holes é›†ä¸­æˆä¸€å€‹å¤§æ´
- éœ€è¦ **Dynamic binding**ï¼ˆexecution-time bindingï¼‰

- Constraints : 
    - éœ€è¦ relocatable code / MMU
    - overhead å¾ˆé«˜ï¼šè¦æ¬ã€Œæ‰€æœ‰ã€process
    - ç³»çµ±å¯èƒ½è¦æš«åœ/å‡çµ åœ¨ compaction æœŸé–“


---

# Non-Contiguous Memory Allocation - Paging

## Paging Concept
- Core mechanism
    - **Physical memoryï¼ˆå¯¦é«”è¨˜æ†¶é«” RAMï¼‰**åˆ‡æˆå›ºå®šå¤§å°å°æ ¼å­ï¼šå« frames
    - **Logical memoryï¼ˆé‚è¼¯/è™›æ“¬ä½å€ç©ºé–“ï¼‰**ä¹Ÿåˆ‡æˆä¸€æ¨£å¤§å°å°æ ¼å­ï¼šå« pages
    - page/frame å¤§å°é€šå¸¸æ˜¯ 2 çš„æ¬¡æ–¹ï¼ˆ4KBã€8KBâ€¦ï¼‰
        - å› ç‚ºé€™æ¨£ã€Œä½å€åˆ‡å‰²ã€å¯ä»¥ç”¨ bit åˆ‡ï¼šå³é‚Š n bits ç•¶ offset

- Process è¦èƒ½åŸ·è¡Œï¼Œéœ€è¦ä»€éº¼ï¼Ÿ
    - ç¨‹å¼å¦‚æœæœ‰ n pagesï¼Œå°±éœ€è¦ n å€‹å¯ç”¨ frames(ä¸è¦æ±‚é€£çºŒ)
- OS æœƒç¶­è­·ï¼š
    - **free frame list**ï¼šå“ªäº› frame é‚„ç©ºè‘—
    - **page table**ï¼šæŠŠæ¯å€‹ page å°åˆ°å“ªå€‹ frameï¼ˆåšä½å€è½‰æ›ï¼‰
- Address translation
    - Logical Address = [Page Number | Page Offset] 
    â†’ (via page Table)â†’ 
    Pysical Address = [Frame Number | Page Offset]
    - é‡é»ï¼š**offset ä¸è®Š**ï¼ˆå› ç‚º page å’Œ frame å¤§å°ä¸€æ¨£ï¼‰

## Paging çš„ 4 å¤§å¥½è™•
é€™é å°±æ˜¯ã€Œç‚ºä»€éº¼ paging æ¯” variable partition å¥½ã€ã€‚

1) **Noncontiguous** allocationï¼ˆå¯ä¸é€£çºŒï¼‰
- pages å¯ä»¥æ•£è½åœ¨ä»»ä½• frames
- OS ä¸ç”¨å†ç…©æƒ±æ‰¾ä¸€å¤§æ®µé€£çºŒæ´

2) Eliminates external fragmentationï¼ˆæ¶ˆé™¤å¤–éƒ¨ç¢è£‚ï¼‰
- å› ç‚ºä¸å†éœ€è¦é€£çºŒçš„å¤§æ´
- æ‰€æœ‰ç©ºé–“éƒ½ä»¥ frame ç‚ºå–®ä½å¯ç”¨
> Paging è§£æ‰ external fragmentationã€‚

3) Minimal internal fragmentationï¼ˆä»æœ‰å°‘é‡å…§éƒ¨ç¢è£‚ï¼‰
- åªå¯èƒ½ç™¼ç”Ÿåœ¨ æœ€å¾Œä¸€é ï¼ˆå› ç‚ºç¨‹å¼å¤§å°ä¸ä¸€å®šå‰›å¥½æ•´é™¤ page sizeï¼‰
- å¹³å‡æµªè²»ï¼šåŠé  / process
> Paging æ²’æœ‰ external fragmentationï¼Œä½†æœ‰ internal fragmentationï¼ˆå¹³å‡åŠé ï¼‰ã€‚

4) Enables memory sharingï¼ˆæ”¯æ´å…±äº«ï¼‰
- å¤šå€‹ process å¯ä»¥æŠŠæŸäº›é  map åˆ°åŒä¸€å€‹ physical frame
- å¸¸è¦‹ï¼š**å…±äº«çš„ç¨‹å¼ç¢¼æ®µ**ï¼ˆshared librariesï¼‰ã€å…±äº«è¨˜æ†¶é«”

## Page table fundamentals
- æŠŠ logical page number â†’ physical frame number
- æ¯å€‹ process ä¸€å¼µ page table
- page table entryï¼ˆPTEï¼‰è‡³å°‘è¦å­˜ï¼š**frame number**

3 å¤§ç‰¹æ€§ : 
1. Process isolationï¼ˆéš”é›¢ï¼‰
2. Memory protectionï¼ˆä¿è­·ï¼‰
3. Address translationï¼ˆè½‰æ›ï¼‰

## Address Translation Scheme
Logical address çµæ§‹

- m-bit logical address
    - page number `p`ï¼šm-n bits
    - offset `d`ï¼šn bits

- `p`ï¼ˆpage numberï¼‰çš„æ„ç¾©
    - `p` æ˜¯ page table çš„ç´¢å¼•ï¼ˆindexï¼‰
    - m-n bits â†’ æœ€å¤šå¯è¡¨ç¤º 2^(m-n) å€‹ pages
    - æœ€å¤§ logical memoryï¼š
        - pages æ•¸é‡ 2^(m-n) Ã— æ¯é å¤§å° 2^n bytes
        - = `2^m` bytesï¼ˆå‰›å¥½å°æ‡‰ m-bit ä½å€ç©ºé–“ï¼‰

- `d`ï¼ˆpage offsetï¼‰çš„æ„ç¾©
    - `d` æ˜¯ã€Œåœ¨ page/frame è£¡é¢çš„ä½ç§»ã€
    - n bits â†’ page size = 2^n bytes
    - translation æ™‚ d ä¸è®Š
    - æœ€å¾Œ physical address = frame base address + d

**Translation formula**
- Physical Address = (Frame Number Ã— Page Size) + Offset
= Frame base + d

## Address Translation
- Page size = 4KB = 2Â¹Â²â†’ Offset bits = 12
> å…ˆçœ‹ page size â†’ ç®— offset bits
ä½å€ç¸½ bits âˆ’ offset bits = page / frame number bits
2^(number bits) = pages / frames æ•¸é‡
2^(address bits) = æœ€å¤§è¨˜æ†¶é«”å¤§å°

1. Logical Address Spaceï¼ˆ32-bitï¼‰

    | é …ç›®                   | è¨ˆç®—        | çµæœ           |
    | -------------------- | --------- | ------------ |
    | Logical address bits | å·²çŸ¥        | 32 bits      |
    | Offset bits          | 4KB = 2Â¹Â² | 12 bits      |
    | **Page number bits** | 32 âˆ’ 12   | **20 bits**  |
    | Pages per process    | 2Â²â°       | **1M pages** |
    | Max process size     | 2Â³Â² bytes | **4 GB**     |

2. Physical Address Spaceï¼ˆ36-bitï¼‰

    | é …ç›®                    | è¨ˆç®—        | çµæœ             |
    | --------------------- | --------- | -------------- |
    | Physical address bits | å·²çŸ¥        | 36 bits        |
    | Offset bits           | 4KB = 2Â¹Â² | 12 bits        |
    | **Frame number bits** | 36 âˆ’ 12   | **24 bits**    |
    | Total frames          | 2Â²â´       | **16M frames** |
    | Total physical memory | 2Â³â¶ bytes | **64 GB**      |

3. Page Tableï¼ˆæ¯å€‹ processï¼‰

    | é …ç›®                 | è¨ˆç®—            | çµæœ                   |
    | ------------------ | ------------- | -------------------- |
    | Page table æ•¸é‡      | æ¯å€‹ process ä¸€å¼µ | 1                    |
    | Page table entries | = pages æ•¸é‡    | **2Â²â° = 1M entries** |

## Page/Frame Size Considerations

1) ç‚ºä»€éº¼ page size ç”±ç¡¬é«”æ±ºå®šã€ä¸”å¿…é ˆæ˜¯ 2 çš„æ¬¡æ–¹ï¼Ÿ
- å› ç‚ºä½å€è¦ç”¨ bit åˆ‡ï¼š
    - ä½ n bits = offset
    - é«˜ä½ = page/frame number
- ä¸æ˜¯ 2 çš„æ¬¡æ–¹å°±ä¸å¥½ç”¨ä½å…ƒé‹ç®—åˆ‡å‰²

2) å¸¸è¦‹å¤§å°èˆ‡è¶¨å‹¢
- å¸¸è¦‹ï¼š4KBã€8KB
- ç¯„åœï¼š512B åˆ° 16MB
- ç¾ä»£ä¹Ÿæœ‰ huge pagesï¼ˆ2MBã€1GBï¼‰çµ¦ç‰¹å®šå·¥ä½œè² è¼‰

3) Internal fragmentation åˆ†æ
- å¹³å‡æ¯å€‹ process çš„å…§éƒ¨ç¢è£‚ â‰ˆ page_size / 2
- **page è¶Šå¤§ â†’ æµªè²»è¶Šå¤š**ï¼ˆæœ€å¾Œä¸€é å¹³å‡åŠé æµªè²»æœƒè®Šå¤§ï¼‰

4) ç‚ºä»€éº¼æ­·å²ä¸Š page size è®Šå¤§ï¼Ÿ
- è¨˜æ†¶é«”ç³»çµ±è®Šå¤§ï¼ˆGB/TB æ™‚ä»£ï¼‰
- dataset è®Šå¤§ï¼ˆDBã€ç§‘å­¸é‹ç®—ï¼‰
- I/O æœ€ä½³åŒ–ï¼špage fault overhead ç›¸å°è®Šé«˜ï¼Œé å¤§å¯ä»¥æ¸›å°‘ fault æ¬¡æ•¸ï¼ˆæŸäº›æƒ…å¢ƒï¼‰
- TLB å£“åŠ›ï¼šTLB entries æœ‰é™ï¼Œé å¤§å¯ä»¥è®“ TLB cover æ›´å¤šè¨˜æ†¶é«”ï¼ˆTLB reach è®Šå¤§ï¼‰

## Paging Summary
1. Memory Abstraction Achievement

| ä½¿ç”¨è€…çœ‹åˆ°                     | OS / ç¡¬é«”å¯¦éš›åšçš„          |
| ------------------------- | -------------------- |
| é€£çºŒçš„ logical address space | Pages åˆ†æ•£åœ¨ä¸é€£çºŒçš„ frames |
| 0 ï½ max çš„é€£çºŒç©ºé–“             | MMU + page table åšè½‰æ› |
| æ„Ÿè¦ºä¸åˆ°æ¬å®¶                    | ä½å€è½‰æ›å°ç¨‹å¼ **é€æ˜**       |

2. OS å…©å¤§é—œéµè³‡æ–™çµæ§‹

**Page Tableï¼ˆper-processï¼‰**
| é …ç›®             | èªªæ˜                              |
| -------------- | ------------------------------- |
| æ•¸é‡             | æ¯å€‹ process ä¸€å¼µ                   |
| åŠŸèƒ½             | Logical pages â†’ Physical frames |
| æä¾›             | éš”é›¢ã€ä¿è­·                           |
| Context switch | éœ€è¦åˆ‡æ› page table base            |


**Frame Tableï¼ˆsystem-wideï¼‰**
| é …ç›®          | èªªæ˜                                     |
| ----------- | -------------------------------------- |
| æ•¸é‡          | å…¨ç³»çµ±ä¸€å¼µ                                  |
| å°è±¡          | æ¯å€‹ physical frame ä¸€å€‹ entry             |
| è¨˜éŒ„å…§å®¹        | free / allocated                       |
| è‹¥è¢«ä½”ç”¨        | ownerï¼šPID + page#ï¼ˆå…±äº«å‰‡æ˜¯æ¸…å–®ï¼‰              |
| å…¶ä»– metadata | reference countã€dirty bitã€lock statusâ€¦ |


---

# Implementation of Page Table

1) Page table å­˜æ”¾ï¼ˆStorageï¼‰
- Page tables reside in **main memory** (too large for registers)
- **PTBRï¼ˆPage-Table Base Registerï¼‰**
    - å­˜ã€Œé€™å€‹ process çš„ page table åœ¨å¯¦é«”è¨˜æ†¶é«”çš„èµ·å§‹ä½å€ã€
- PTBR **å­˜åœ¨ PCB(Process Control Block)**
- æ‰€ä»¥ context switch æ™‚ï¼ŒOS æœƒæŠŠæ–° process çš„ PTBR è¼‰å…¥ï¼ˆç­‰æ–¼æ›ä¸€å¼µ page tableï¼‰

2) Memory access overhead
- æ²’æœ‰ TLB æ™‚ï¼Œæ¯æ¬¡å­˜å–ä¸€å€‹ logical address è¦åšå…©æ¬¡è¨˜æ†¶é«”å­˜å–ï¼š
    - å…ˆå» memory è£¡æ‰¾ page table entryï¼ˆç”¨ PTBR + page#ï¼‰
    - å†å» memory è£¡æ‹¿çœŸæ­£è³‡æ–™ï¼ˆframe# + offsetï¼‰

    | æƒ…æ³           | ä½ è¦æ‹¿åˆ°ã€Œè³‡æ–™ã€å‰è¦åšä»€éº¼      | éœ€è¦å¹¾æ¬¡ memory access |
    | ------------ | ------------------ | -----------------: |
    | æ²’æœ‰ TLB       | å…ˆæŸ¥ page tableï¼Œå†è®€è³‡æ–™ |                  2 |
    | æœ‰ TLB ä¸” hit  | ç›´æ¥å¾—åˆ° frame#ï¼Œè®€è³‡æ–™    |                  1 |
    | æœ‰ TLB ä½† miss | æŸ¥ page table + è®€è³‡æ–™ |                  2 |

3) Solutionï¼šTLB
- **TLB = Translation Look-aside Buffer**
    - æ˜¯åœ¨ MMU è£¡çš„ç¡¬é«” cache
    - è¨˜æœ€è¿‘ç”¨éçš„ pageâ†’frame å°æ‡‰
    - ç›®çš„ï¼šè®“å¤§å¤šæ•¸å­˜å–è®Šæˆã€Œä¸€æ¬¡ memory accessã€

## Associative Memory / CAM
TLB ç”¨çš„è¨˜æ†¶é«”å‹æ…‹æ˜¯ Associative Memory / CAMï¼ˆContent-Addressable Memoryï¼‰
- ç‰¹è‰²ï¼šä¸æ˜¯ç”¨ã€Œä½å€ã€æ‰¾è³‡æ–™ï¼Œè€Œæ˜¯ç”¨ã€Œå…§å®¹ã€æ‰¾ã€‚

- Key characteristics

    - Parallel searchï¼šæ‰€æœ‰ entries åŒæ™‚æ¯”å°

    - Search by contentï¼šè¼¸å…¥ page numberï¼ˆé€šå¸¸é‚„æœƒåŠ  ASIDï¼‰ï¼Œè¼¸å‡º frame number

    - Access time O(1)ï¼šä¸ç®¡å¹¾ç­†ï¼Œéƒ½åƒä¸€æ¬¡æŸ¥æ‰¾

| é …ç›®   | CAM / TLB çš„ç‰¹æ€§         | ä»£åƒ¹       |
| ---- | --------------------- | -------- |
| æŸ¥æ‰¾é€Ÿåº¦ | å¹³è¡Œæ¯”å°ï¼Œæ¥è¿‘ O(1)          | é›»è·¯è¤‡é›œã€æˆæœ¬é«˜ |
| åŠŸè€—   | å¤šè·¯åŒæ™‚æ¯”è¼ƒ                | è€—é›»é«˜      |
| å®¹é‡   | ä¸èƒ½å¤ªå¤§ï¼ˆ64â€“1024 entriesï¼‰ | å‘½ä¸­ç‡å—é™    |

- Performance characteristics
    - TLB hitï¼š åªè¦ 1 æ¬¡ memory accessï¼ˆç›´æ¥å»æ‹¿ dataï¼‰
    - TLB missï¼š è®Šå› 2 æ¬¡ï¼ˆpage table + dataï¼‰
    - Replacement policyï¼šå¸¸è¦‹ LRUï¼ˆTLB æ»¿äº†è¦è¸¢èª°ï¼‰



## Translation Lookaside Buffer (TLB) 
TLB æ˜¯ä»€éº¼ï¼Ÿ
- ã€Œç¡¬é«”å¿«å–ã€ä¿å­˜æœ€è¿‘çš„ virtualâ†’physical è½‰æ›
- shared by all processesï¼ˆåŒä¸€é¡† CPU çš„ TLB ä¸æ˜¯æ¯å€‹ process ä¸€ä»½ï¼‰

ä½† shared æœƒæœ‰å•é¡Œï¼šcontext switch å¾Œï¼ŒèˆŠ process çš„è½‰æ›é‚„ç•™åœ¨ TLB

| æ–¹æ³•                 | åšæ³•                           | å„ªé»       | ç¼ºé»               |
| ------------------ | ---------------------------- | -------- | ---------------- |
| Option 1ï¼šFlush TLB | context switch æ™‚æ•´å€‹ TLB æ¸…ç©º    | ç°¡å–®ã€å®‰å…¨    | å¾ˆè²´ï¼šåˆ‡æ›å¾Œå‘½ä¸­ç‡æ‰ï¼Œè®Šæ…¢    |
| Option 2ï¼šASID tag  | æ¯å€‹ TLB entry åŠ ä¸Š ASID(PID) æ¨™ç±¤ | ä¸ç”¨æ¸…ç©ºï¼Œæ•ˆèƒ½å¥½ | ç¡¬é«”è¼ƒè¤‡é›œï¼Œè¦æœ‰ ASID æ”¯æ´ |


## EMATï¼ˆEffective Memory-Access Timeï¼‰
> ã€Œå¹³å‡ä¸€æ¬¡è¨˜æ†¶é«”å­˜å–è¦å¤šä¹…ã€ï¼Œå–æ±ºæ–¼ hit ratioã€‚

å…¬å¼ : 
$$
EMAT = TLB hit ratio * TLB hit Time + (1 - hit ratio) * miss Time
$$

## Memory Protectionï¼ˆPage table entry è£¡çš„ä¿è­·ä½ï¼‰
å¸¸è¦‹ protection bits
- R/W/Xï¼šå¯è®€ã€å¯å¯«ã€å¯åŸ·è¡Œ

Valid/Invalid bit
- Valid vs Invalidï¼ˆé€™æ˜¯ OS ä¿è­·çš„é—œéµï¼‰
    - Valid (v)ï¼šæ­¤ page åœ¨è©² process åˆæ³•çš„ logical address space å…§ï¼Œå¯è¢«å­˜å–
    - Invalid (i)ï¼šä¸åœ¨åˆæ³•ç¯„åœå…§
        - ç¨‹å¼ä¸€æ—¦å­˜å– invalid page â†’ page faultï¼ˆtrap to OSï¼‰

**Valid-Invalid Bitï¼šImplementation Issues**

Issue 1ï¼šUnused page table entries

- process ä¸ä¸€å®šç”¨æ»¿æ•´å€‹ logical space
    ä½†å‚³çµ± page table çœ‹èµ·ä¾†åƒè¦æº–å‚™ã€Œæ‰€æœ‰å¯èƒ½ pagesã€çš„ entriesï¼ˆå¾ˆæµªè²»ï¼‰
- è§£æ³•ï¼šPTLRï¼ˆPage Table Length Registerï¼‰

Issue 2ï¼šNon-page-aligned process memory

- process çš„ã€ŒçµæŸä½å€ã€å¯èƒ½ä¸å‰›å¥½åˆ‡é½Š page boundary
- æ‰€ä»¥æœ€å¾Œä¸€é è£¡é¢æœƒæœ‰ä¸€æ®µã€Œåœ¨ valid page è£¡ï¼Œä½†å…¶å¯¦è¶…å‡ºç¨‹å¼çœŸæ­£å¤§å°ã€çš„å€åŸŸ **valid but illegal**
- è§£æ³•ï¼šé‚„éœ€è¦ limit registe

| æ©Ÿåˆ¶             | ç®¡ä»€éº¼                          | è§£æ±ºå“ªå€‹å•é¡Œ                           |
| -------------- | ---------------------------- | -------------------------------- |
| PTLR           | page table æœ‰æ•ˆ entries çš„æ•¸é‡/ç¯„åœ | é˜²æ­¢å­˜å–è¶…å‡ºã€Œæœ€å¾Œä¸€å€‹ pageã€ä¹‹å¤–              |
| limit register | process çœŸæ­£çµæŸçš„ã€Œä½å€ã€            | é˜²æ­¢å­˜å–æœ€å¾Œä¸€é å…§ã€Œvalid page ä½†è¶…å‡ºç¨‹å¼å¤§å°ã€çš„å€åŸŸ |

## Shared Pages
- Paging å¯ä»¥è®“å¤šå€‹ process å…±äº«åŒä¸€ä»½ code
> å…±äº«çš„å‰æï¼šshared code å¿…é ˆæ˜¯ reentrantï¼ˆpure codeï¼‰

é‡é»ç‰¹æ€§ï¼š
- Read-onlyï¼šåŸ·è¡Œä¸­ä¸ä¿®æ”¹ï¼ˆä¸ç„¶å¤§å®¶æ”¹åŒä¸€ä»½æœƒäº’ç›¸å½±éŸ¿ï¼‰
- Self-containedï¼šä¸ä¾è³´æ¯å€‹ process è‡ªå·±çš„ç§æœ‰ç‹€æ…‹

Memory efficiency :
- ç‰©ç†è¨˜æ†¶é«”åªæ”¾ **ä¸€ä»½** shared code

- å¤šå€‹ process çš„ä¸åŒ virtual addresseséƒ½å¯ä»¥ map åˆ°**åŒä¸€å€‹ physical frame**

- æ¯å€‹ process ä»**ä¿æœ‰è‡ªå·±çš„ private** : dataã€heapã€stackã€process-specific code

## Shared Pages via Page Tables
> å…±äº«çš„ code å¿…é ˆå‡ºç¾åœ¨æ‰€æœ‰å…±äº« process çš„ **same virtual address**
Why ? 
- reentrant code ä»å¯èƒ½å« **position-dependent instructions**
    - ä¾‹å¦‚ jump/call ç”¨ã€Œç›¸å°ä½å€ã€æˆ–æŸäº›åŸºæ–¼ä½ç½®çš„è¨ˆç®—
- å¦‚æœåŒä¸€ä»½ shared code åœ¨ä¸åŒ process è¢«æ˜ å°„åˆ°ä¸åŒ virtual address
    â†’ é€™äº›ä½ç½®ç›¸é—œæŒ‡ä»¤å¯èƒ½æŒ‡åˆ°éŒ¯åœ°æ–¹

## Page Table Structureï¼šScalability Problem
> ã€Œå–®å±¤ page table æœƒçˆ†ç‚¸ã€

Challenges : 
- page table å¤ªå¤§ï¼Œä¸å¯èƒ½æ”¾ registers/cache
- æ”¾åœ¨ memory åˆæœƒå½±éŸ¿æ•ˆèƒ½
- sparse address spaceï¼šå¾ˆå¤š entries æ ¹æœ¬ç”¨ä¸åˆ°ï¼Œå»ä½”ç©ºé–“

Design goals: 

- æŠŠå¤§ page table åˆ‡æˆå°å–®å…ƒï¼ˆç†æƒ³æ¯å–®å…ƒ â‰¤ 4KBï¼‰

- é™ä½ç¸½ memory overhead

- ä»è¦èƒ½æœ‰æ•ˆTranslation

Solutions
- Hierarchical (multi-level) pagingï¼šå¤šå±¤é è¡¨ï¼ˆå¸¸è¦‹ï¼‰
- Hashed page tablesï¼šç”¨ hash æ¸›å°‘è¡¨å¤§å°ï¼ˆå¤§ä½å€ç©ºé–“ç”¨ï¼‰
- Inverted page tablesï¼šæ¯å€‹ physical frame ä¸€ç­†ï¼ˆä¸æ˜¯æ¯å€‹ virtual page ä¸€ç­†ï¼‰

| æ–¹æ³•                  | æ ¸å¿ƒæƒ³æ³•                                | ç›´è¦ºè¨˜æ³•         |
| ------------------- | ----------------------------------- | ------------ |
| Multi-level paging  | åªç‚ºã€Œç”¨åˆ°çš„é‚£éƒ¨åˆ†ã€å»ºä¸‹ä¸€å±¤è¡¨                     | ç”¨åˆ°æ‰å±•é–‹        |
| Hashed page table   | virtual page å…ˆ hashï¼ŒæŸ¥ bucket        | ç”¨é›œæ¹Šç¸®å°æŸ¥æ‰¾      |
| Inverted page table | ä»¥ physical frame ç‚ºä¸»ï¼Œä¸€ frame ä¸€ entry | è¡¨å¤§å°è·Ÿ RAM æˆæ­£æ¯” |


## Hierarchical Pagingã€Hashed Page Tableã€Inverted Page Table, IPT

| æ–¹æ³•                            | æ ¸å¿ƒæƒ³æ³•                                    | é©åˆç”¨åœ¨å“ª                        |
| ----------------------------- | -------------------------------------------- | ---------------------------- |
| **Hierarchical Paging**ï¼ˆå¤šå±¤é è¡¨ï¼‰ | æŠŠã€Œè¶…å¤§çš„é è¡¨ã€åˆ‡æˆå¤šå±¤ï¼Œç”¨**ç´¢å¼•åˆ†æ®µ**ï¼Œåªç‚ºç”¨åˆ°çš„å€å¡Šé…ç½®ä¸‹å±¤è¡¨          | å¸¸è¦‹ CPU æ¶æ§‹ï¼ˆx86-64/ARM64ï¼‰ï¼Œé€šç”¨ã€ç©© |
| **Hashed Page Table**ï¼ˆé›œæ¹Šé è¡¨ï¼‰   | ç”¨ **hash(VPN)** å¿«é€Ÿå®šä½å¯èƒ½çš„é è¡¨é …ï¼Œç¢°æ’å°±ç”¨ chainï¼ˆéˆçµä¸²åˆ—ï¼‰  | è¶…å¤§ä½å€ç©ºé–“ã€è€Œä¸”å¾ˆ**ç¨€ç–**ï¼ˆå¾ˆå¤šè™›æ“¬é æ ¹æœ¬æ²’ç”¨åˆ°ï¼‰ |
| **IPT**ï¼ˆåå‘é è¡¨ï¼‰                 | ä¸å†ã€Œæ¯å€‹è™›æ“¬é ä¸€ç­†ã€ï¼Œæ”¹æˆã€Œæ¯å€‹**å¯¦é«” frame ä¸€ç­†**ã€â†’ æ•´å°æ©Ÿå™¨åªæœ‰ä¸€å¼µè¡¨ | 64-bit å¤§ç³»çµ±æƒ³å¤§å¹…çœé è¡¨è¨˜æ†¶é«”ï¼Œä½†æŸ¥æ‰¾æœƒæ›´éº»ç…©  |

> VPN = Virtual Page Numberï¼ˆè™›æ“¬é è™Ÿï¼‰ï¼ŒPFN/Frame# = Physical Frame Numberï¼ˆå¯¦é«” frame ç·¨è™Ÿï¼‰

### Hierarchical pagingçš„ç›®æ¨™ï¼šã€Œé è¡¨ä¸è¦ä¸€æ¬¡æ•´å¼µéƒ½é…ç½®ï¼Œç”¨åˆ°å“ªä¸€æ®µæ‰é–‹å“ªä¸€æ®µã€‚ã€
- Logical address = [ p1 | p2 | d ]
- åªæœ‰ç•¶æŸæ®µè™›æ“¬ä½å€çœŸçš„è¢«ç”¨åˆ°ï¼Œæ‰éœ€è¦é‚£å¼µ inner table å­˜åœ¨
- Example :
    ![alt text](/img/TwoLevelH.png)
- çµè«–ï¼šä¸å¯¦éš›ã€‚

### Hashed page table : æƒ³ç”¨ hash ç›´æ¥è·³åˆ°ã€Œå¯èƒ½çš„ä½ç½®ã€ï¼Œå°‘èµ°å¥½å¹¾å±¤ã€‚
- æ ¸å¿ƒçµæ§‹ï¼š
    - ç”¨ VPN åš hashï¼šindex = hash(VPN)
    - hash_table[index] æŒ‡å‘ä¸€æ¢ chainï¼ˆlinked listï¼‰
    - chain æ¯å€‹ç¯€é»é€šå¸¸åŒ…å«ï¼š
        - VPNï¼ˆç”¨ä¾†æ¯”å°æ˜¯ä¸æ˜¯ä½ è¦çš„ï¼‰
        - PFN/frameï¼ˆå°æ‡‰åˆ°å“ªå€‹å¯¦é«” frameï¼‰
        - next pointerï¼ˆä¸‹ä¸€å€‹ç¯€é»ï¼‰
- ç¼ºé»: 
    - Collision é€ æˆ chain è®Šé•·
        - table è¶Šå¤§ â†’ collision è¶Šå°‘ â†’ chain è¶ŠçŸ­ â†’ è¶Šå¿«
        - table è¶Šå° â†’ collision è¶Šå¤š â†’ chain è¶Šé•· â†’ è¶Šæ…¢
    - æŒ‡æ¨™é–‹éŠ·ï¼ˆå°¤å…¶ 64-bit æŒ‡æ¨™ 8 bytesï¼‰
        - æ¯å€‹ç¯€é»/entry éœ€è¦ pointerï¼Œè¨˜æ†¶é«”æœƒå¤šä¸€äº›ã€‚

- Translation 
    - å–å‡º VPNï¼ˆpï¼‰

    - ç®— index = hash(VPN)

    - åˆ° hash table çš„é‚£å€‹ bucket

    - æ²¿è‘— chain ä¸€å€‹å€‹æ¯” VPN

    - æ‰¾åˆ° â†’ æ‹¿ frame numberï¼›æ‰¾ä¸åˆ° â†’ page fault
### Inverted Page Table
- IPTï¼šæ•´å°æ©Ÿå™¨ åªæœ‰ä¸€å¼µè¡¨
- æ¯å€‹å¯¦é«” frame ä¸€ç­†
    - ä¸€ç­†å…§å®¹å¤§æ¦‚æ˜¯ï¼š
    - **PID(Process ID)**ï¼šé€™å€‹ frame ç¾åœ¨å±¬æ–¼å“ªå€‹ process
    - **VPN(Virtual Page Number)**ï¼šå°æ‡‰åˆ°è©² process çš„å“ªå€‹è™›æ“¬é 
    - control bitsï¼ˆvalid/dirty/reference/protectionâ€¦ï¼‰
- æ‰€ä»¥è¡¨å¤§å° â‰ˆ **å¯¦é«”è¨˜æ†¶é«”æœ‰å¤šå°‘ frames**

- Translation:
    - CPU çµ¦ logical addressï¼Œç¾åœ¨æœƒæ˜¯ï¼š

        - PIDï¼ˆç•¶å‰ processï¼‰

        - VPNï¼ˆpï¼‰

        - offsetï¼ˆdï¼‰
    - ç›®æ¨™æ˜¯æ‰¾åˆ°ã€Œå“ªå€‹ frame i å°æ‡‰åˆ° (PID, VPN)ã€
    - æ•´å¼µ IPT å¾é ­æƒåˆ°å°¾æ‰¾ (PID,VPN) â‡’ O(n)ï¼ˆn = frames æ•¸ï¼‰å¾ˆæ…¢
    - æœƒç”¨ **hash**(PID, VPN) åŠ é€Ÿï¼ˆå¹³å‡æŸ¥æ‰¾æ™‚é–“ä¸‹é™ï¼‰ï¼Œè€Œä¸”é‚„æ˜¯è¦é  **TLB** æ‰èƒ½å¯¦ç”¨ã€‚

IPT çš„å…±äº«è¨˜æ†¶é«”ï¼ˆshared pagesï¼‰ç‚ºä»€éº¼éº»ç…©ï¼Ÿ
- **å¤šå€‹ process çš„ä¸åŒ VPNï¼Œè¦æ˜ åˆ°åŒä¸€å€‹ PFN/frame**
- ä½† IPT æ¯å€‹ frame é€šå¸¸åªæ”¾ ä¸€çµ„ (PID, VPN)
    æ‰€ä»¥å…±äº«æ™‚æœƒå¡ä½ï¼šã€Œé€™å€‹ frame åˆ°åº•è¦è¨˜èª°çš„ PID/VPNï¼Ÿã€

- IPT shared-memory ä¸‰å€‹è§£æ³•æ¯”è¼ƒè¡¨

    | è§£æ³•                                              | æ€éº¼åš                                                     | å„ªé»                 | ç¼ºé»/ä»£åƒ¹                             | ä½ å¯ä»¥æ€éº¼è¨˜          |
    | ----------------------------------------------- | ------------------------------------------------------- | ------------------ | --------------------------------- | --------------- |
    |  **Allow multiple entries per frame**         | ä¸€å€‹ frame å°æ‡‰å¤šçµ„ (PID,VPN)ï¼ˆåƒä¸€å°å¤šæ¸…å–®ï¼‰                         | æœ€ç›´è§€ï¼Œèƒ½å®Œæ•´è¡¨ç¤ºå…±äº«        | æŸ¥æ‰¾/ç¶­è­·æ›´è¤‡é›œï¼›æ¯å€‹ frame entry è®Šå¤§ï¼ˆæ›´å¤šè¨˜æ†¶é«”ï¼‰ | ã€Œframe è£¡æ”¾åå†Šã€    |
    |  **Separate data structure for shared pages** | IPT ç¶­æŒ private pagesï¼›å…±äº«é å¦å¤–æœ‰ä¸€å¼µçµæ§‹ï¼ˆshared tableï¼‰è¨˜æ˜ å°„        | IPT æœ¬é«”ç°¡æ½”ï¼›å…±äº«ç®¡ç†é›†ä¸­    | å¤šä¸€å¥—è³‡æ–™çµæ§‹è¦åŒæ­¥ç¶­è­·ï¼›ç³»çµ±æ›´è¤‡é›œ                | ã€Œå…±äº«å¦é–‹ä¸€æœ¬ç°¿ã€       |
    |  **Hybrid approach**                          | **private pages ç”¨ IPT**ï¼›**shared pages ç”¨å‚³çµ± page table** | å¯¦å‹™ä¸Šå¸¸ç”¨çš„æŠ˜è¡·ï¼šçœå¾ˆå¤šåˆèƒ½è™•ç†å…±äº« | å…©å¥—æ©Ÿåˆ¶ä¸¦å­˜ï¼Œè¨­è¨ˆæ›´è¤‡é›œ                      | ã€Œç§ç”¨èµ° IPTï¼Œå…±äº«èµ°å‚³çµ±ã€ |

ç¸½æ¯”è¼ƒ:

| é¢å‘           | Hierarchical Paging | Hashed Page Table        | Inverted Page Table (IPT)  |
| ------------ | ------------------- | ------------------------ | -------------------------- |
| é è¡¨ä»¥èª°ç‚ºå–®ä½      | æ¯å€‹ process ä¸€å¥—ï¼ˆå¤šå±¤ï¼‰   | é€šå¸¸æ¯å€‹ process ä¸€å¥—ï¼ˆhash çµæ§‹ï¼‰ | å…¨ç³»çµ±ä¸€å¥—ï¼ˆæ¯å€‹ frame ä¸€ç­†ï¼‰         |
| ä¸»è¦è§£æ±º         | é è¡¨å¤ªå¤§ â†’ åˆ†å±¤ã€æŒ‰éœ€é…ç½®      | 64-bit ç¨€ç–ç©ºé–“ â†’ ç”¨ hash å¿«æ‰¾  | é è¡¨è¨˜æ†¶é«”çˆ†ç‚¸ â†’ è¡¨å¤§å°è·Ÿ frames ç¶å®š   |
| TLB miss æ™‚æˆæœ¬ | è¦èµ°å¤šå±¤ï¼ˆå±¤æ•¸è¶Šå¤šè¶Šæ…¢ï¼‰        | hash + traverse chain    | æ‰¾ (PID,VPN)â†’frameï¼ˆå¸¸æ­ hashï¼‰ |
| æœ€å¤§å„ªé»         | é€šç”¨ã€ç¡¬é«”å¸¸è¦‹ã€å¥½ä¿è­·         | ç¨€ç–æ™‚çœã€å¯å¿«                  | çœé è¡¨è¨˜æ†¶é«”ã€Œéå¸¸å¤šã€                |
| æœ€å¤§ç¼ºé»         | å±¤æ•¸å¤šæ™‚ï¼ŒTLB miss å¾ˆç—›    | collision/chain æœƒæ‹–æ…¢ï¼›æŒ‡æ¨™é–‹éŠ· | å…±äº«é éº»ç…©ï¼›æŸ¥æ‰¾è¤‡é›œï¼Œä»éœ€ TLB          |

---

# Segmentation
Segmentation = è®“è¨˜æ†¶é«”çœ‹èµ·ä¾†åƒã€Œç¨‹å¼è¨­è¨ˆå¸«ç†è§£çš„æ¨¡çµ„ã€

> è·Ÿ Paging æœ€å¤§å·®åˆ¥ï¼š
Paging æŠŠè¨˜æ†¶é«”åˆ‡æˆå›ºå®šå¤§å° page/frameï¼ˆå°ç¨‹å¼å“¡ã€Œçœ‹ä¸è¦‹ã€ï¼‰
Segmentation ç›´æ¥ç”¨ç¨‹å¼çš„é‚è¼¯çµæ§‹ä¾†åˆ‡ï¼ˆå°ç¨‹å¼å“¡ã€Œçœ‹å¾—æ‡‚ã€ï¼‰

é‡è¦ç‰¹æ€§ :
- æ¯å€‹ segment **æœ‰åç¨±æˆ–ç·¨è™Ÿ**ï¼ˆsegment numberï¼‰
- segment å¤§å°æ˜¯**å¯è®Šçš„**ï¼ˆvariable sizeï¼‰
- æ¯å€‹ segment éƒ½æ˜¯**èªæ„ä¸Šæœ‰æ„ç¾©çš„å–®ä½**
- ä¸åŒ segment å¯æœ‰**ä¸åŒæ¬Šé™**ï¼ˆä¾‹å¦‚ codeï¼šå¯åŸ·è¡Œä½†å”¯è®€ï¼›dataï¼šå¯è®€å¯«ï¼‰ 

Segmentation çš„ Logical Address
- Logical Address = <segment number,offset> 
    > s (segment number)ï¼šä½ è¦å­˜å–å“ªä¸€æ®µï¼ˆç¬¬å¹¾æ®µï¼‰
    > d (offset)ï¼šåœ¨è©²æ®µè£¡é¢ç¬¬å¹¾å€‹ byte

æ¯å€‹ segment åœ¨å¯¦é«”è¨˜æ†¶é«”ä¸­å¯ä»¥è¢«æ”¾åœ¨ä»»ä½•åœ°æ–¹ï¼ˆä¸å¿…é€£çºŒã€ä¹Ÿä¸å¿…é åœ¨ä¸€èµ·ï¼‰
> æ³¨æ„ï¼šæ¯å€‹ segment è‡ªå·±æœ¬èº«é€šå¸¸éœ€è¦ä¸€å¡Šé€£çºŒçš„å¯¦é«”ç©ºé–“ï¼ˆå› ç‚ºå®ƒæ˜¯ base+offset é€™ç¨®ç®—æ³•ï¼‰ã€‚

## Segmentation Tableï¼ˆåˆ†æ®µè¡¨ï¼‰

| æ¬„ä½        | æ„æ€                                     | ç”¨é€”                |
| --------- | -------------------------------------- | ----------------- |
| **base**  | é€™å€‹ segment åœ¨ **physical memory çš„èµ·å§‹ä½å€** | ç”¨ä¾†åš base + offset |
| **limit** | é€™å€‹ segment çš„**é•·åº¦**ï¼ˆæˆ–æœ€å¤§åˆæ³• offsetï¼‰       | ç”¨ä¾†åšä¿è­·/ç•Œé™æª¢æŸ¥        |

## ç¡¬é«”æš«å­˜å™¨ï¼šSTBR / STLR
> æ¯å€‹ process éƒ½æœ‰è‡ªå·±çš„ segment tableã€ï¼Œæ‰€ä»¥ç¡¬é«”è¦çŸ¥é“
>   - é€™å¼µè¡¨åœ¨å“ªï¼Ÿ
>   - é€™å¼µè¡¨å¤šé•·ï¼Ÿï¼ˆæœ‰å¹¾å€‹ segmentsï¼‰

| æš«å­˜å™¨      | å…¨å                            | æ”¾ä»€éº¼                       | ä½•æ™‚æ›´æ–°                |
| -------- | ----------------------------- | ------------------------- | ------------------- |
| **STBR** | Segment-Table Base Register   | segment table åœ¨**å¯¦é«”è¨˜æ†¶é«”çš„èµ·å§‹ä½å€** | context switch æ›è¡Œç¨‹æ™‚ |
| **STLR** | Segment-Table Length Register | é€™å€‹è¡Œç¨‹æœ‰å¹¾å€‹ segments          | context switch æ›è¡Œç¨‹æ™‚ |

> STLR çš„ç”¨æ„ï¼šé¿å…ä½ ç”¨ä¸å­˜åœ¨çš„ segment number
> è‹¥ s â‰¥ STLR â†’ ç›´æ¥ trapï¼ˆéæ³•æ®µï¼‰

## Translation

çµ¦å®š logical address âŸ¨ğ‘ ,ğ‘‘âŸ©

1. Step 1ï¼šæ®µè™Ÿåˆæ³•å—ï¼Ÿ

    - å¦‚æœ s â‰¥ STLR â†’ TRAPï¼ˆsegment faultï¼‰

2. Step 2ï¼šå» segment table æ‹¿ entry

    - entry_address = STBR + s Ã— entry_size
    - è®€å‡º base èˆ‡ limit

3. Step 3ï¼šoffset åˆæ³•å—ï¼Ÿ

    - å¦‚æœ d â‰¥ limit â†’ TRAPï¼ˆè¶Šç•Œï¼‰

4. Step 4ï¼šç®— physical address
    - PA=base+d

5. Step 5ï¼šå»è¨˜æ†¶é«”å­˜å–è³‡æ–™
    - Memory access costï¼ˆç‚ºä»€éº¼é€™é ææˆæœ¬ï¼‰

- å¦‚æœæ²’å¿«å–ï¼ˆåƒ TLBï¼‰ï¼š

    - ç¬¬ 1 æ¬¡ memory accessï¼šè®€ segment table entryï¼ˆbase/limitï¼‰

    - ç¬¬ 2 æ¬¡ memory accessï¼šè®€çœŸæ­£è³‡æ–™
        â†’ æ‰€ä»¥æ˜¯ 2 æ¬¡ memory access / æ¯æ¬¡ä½å€è½‰æ›

## MMU æœƒåšä¸‰ä»¶äº‹
- åš address translationï¼ˆlogical â†’ physicalï¼‰

- åš bounds checkingï¼ˆç”¨ limit æª¢æŸ¥ dï¼‰

- é•è¦å°±ç”¢ç”Ÿ trapï¼ˆä¿è­·ï¼‰

> Segmentation =ï¼ˆSTBR æ‰¾è¡¨ï¼‰â†’ï¼ˆs æ‰¾ entryï¼‰â†’ï¼ˆlimit æª¢æŸ¥ dï¼‰â†’ï¼ˆbase + dï¼‰

## Segmentation vs Paging

Logical address æ ¼å¼æ¯”è¼ƒ

| Scheme           | Logical Address Format | ä½ åœ¨æŒ‡å®šä»€éº¼       |
| ---------------- | ---------------------- | ------------ |
| **Segmentation** | âŸ¨segment#, offsetâŸ©     | ã€Œç¬¬å¹¾æ®µã€+ã€Œæ®µå…§ä½ç§»ã€ |
| **Paging**       | âŸ¨page#, offsetâŸ©        | ã€Œç¬¬å¹¾é ã€+ã€Œé å…§ä½ç§»ã€ |

Table entry çµæ§‹æ¯”è¼ƒ

| é …ç›®         | Segmentation Table Entry        | Page Table Entry                      |
| ---------- | ------------------------------- | ------------------------------------- |
| æ ¸å¿ƒæ¬„ä½       | **base + limit + control bits** | **frame# + control bits**             |
| ç‚ºä»€éº¼è¦ limit | segment **å¤§å°å¯è®Š**ï¼Œå¿…é ˆé˜²è¶Šç•Œ          | page **å›ºå®šå¤§å°**ï¼Œoffset å¤©ç”Ÿä¸æœƒè¶…é page size |
| æ”¾ç½®æ–¹å¼       | æ¯æ®µåœ¨å¯¦é«”è¨˜æ†¶é«”å¯æ”¾ä»»æ„èµ·é»ï¼ˆbase ä»»æ„ï¼‰         | frame èµ·é» = frame# Ã— page_sizeï¼ˆå›ºå®šå°é½Šï¼‰   |


## Sharing of Segments
> å…±äº« = å…©å€‹ process çš„ segment table entry æŒ‡å‘åŒä¸€å€‹ physical base
Segmentation å¾ˆè‡ªç„¶æ”¯æ´å…±äº«ï¼šæŠŠã€ŒåŒä¸€æ®µã€æ˜ å°„åˆ°ã€ŒåŒä¸€å¡Šå¯¦é«”è¨˜æ†¶é«”ã€


## Protection and Sharing in Segmentation
>åˆ†æ®µçš„æ¯å€‹ segment entry ä¸åªæœ‰ base/limitï¼Œé‚„æœ‰ **protection bits**ï¼›
å…±äº«å°±æ˜¯ã€Œä¸åŒ process çš„ segment table æŒ‡åˆ°åŒä¸€å¡Šå¯¦é«”è¨˜æ†¶é«”ï¼ˆåŒä¸€å€‹ baseï¼‰ã€ã€‚

- Segment Entry: [ Base | Limit | Protection Bits ] â† R/RW/RX/RWX

    - Baseï¼šé€™å€‹ segment åœ¨è¨˜æ†¶é«”ä¸­çš„èµ·å§‹ä½å€ï¼ˆå¯¦å‹™ä¸Šå¯ç†è§£ç‚ºç·šæ€§/å¯¦é«”æŸå€‹èµ·é»ï¼Œå–æ±ºæ–¼ä½ çš„æ¶æ§‹ï¼‰
    - Limitï¼šsegment çš„é•·åº¦ï¼ˆæˆ–æœ€å¤§åˆæ³• offsetï¼‰
    - Protection Bitsï¼šæ¬Šé™æ§åˆ¶

- Code sharing occurs at **segment level**
    - æ•´åŒ… code ä¸€æ®µï¼ˆtext segmentï¼‰
    - æ•´åŒ… data ä¸€æ®µï¼ˆdata segmentï¼‰
    - stack ä¸€æ®µã€heap ä¸€æ®µ
    - shared lib ä¸€æ®µ
- Key Principleï¼šæ¯æ¬¡å­˜å–éƒ½æª¢æŸ¥ä¿è­·ï¼›å…±äº«é å…±åŒæ˜ å°„
---


# Segmentation with Paging

- Apply segmentation in logical address space
    - ç¨‹å¼å“¡/OS æƒ³åƒä¸­çš„è¨˜æ†¶é«”ï¼ˆLogical / Virtual viewï¼‰â†’ ç”¨ Segmentation
- Apply paging in physical address space
    - çœŸæ­£ç¡¬é«”çš„ RAMï¼ˆPhysical memoryï¼‰â†’ ç”¨ Paging

Address Translationï¼ˆlogical â†’ linear â†’ physicalï¼‰

| åç¨±                         | ä½ å¯ä»¥æŠŠå®ƒæƒ³æˆ                                | ç”±èª°ç”¢ç”Ÿ/çœ‹åˆ°              | ä¸‹ä¸€æ­¥                      |
| -------------------------- | -------------------------------------- | -------------------- | ------------------------ |
| **Logical address**ï¼ˆé‚è¼¯ä½å€ï¼‰  | ã€Œç¨‹å¼ç”¨çš„ä½å€ã€(å¸¸è¦‹ï¼š`<segment, offset>` æˆ–è™›æ“¬ä½å€) | CPU åœ¨åŸ·è¡ŒæŒ‡ä»¤æ™‚ç”¢ç”Ÿ         | äº¤çµ¦ **segmentation unit** |
| **Linear address**ï¼ˆç·šæ€§ä½å€ï¼‰   | ã€ŒæŠŠ segment ç¿»è­¯å®Œå¾Œçš„çµæœã€ï¼šä¸€æ¢ 0..max çš„é€£çºŒä½å€    | segmentation unit è¼¸å‡º | äº¤çµ¦ **paging unit**       |
| **Physical address**ï¼ˆå¯¦é«”ä½å€ï¼‰ | çœŸæ­£ RAM ä¸Šçš„ä½ç½®                            | paging unit è¼¸å‡º       | å» RAM è®€/å¯«                |
