--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf AMIIBA2_RevA.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SDA         |    4.595(R)|      SLOW  |   -0.229(R)|      SLOW  |clk_BUFGP         |   0.000|
boton_stop  |    1.782(R)|      SLOW  |   -0.389(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA_LCD<0> |         9.603(R)|      SLOW  |         4.119(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<1> |         9.409(R)|      SLOW  |         3.953(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<2> |         9.275(R)|      SLOW  |         3.864(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<3> |         8.956(R)|      SLOW  |         3.581(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<4> |         8.986(R)|      SLOW  |         3.638(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<5> |         9.248(R)|      SLOW  |         3.792(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<6> |         9.186(R)|      SLOW  |         3.750(R)|      FAST  |clk_BUFGP         |   0.000|
DATA_LCD<7> |         9.312(R)|      SLOW  |         3.798(R)|      FAST  |clk_BUFGP         |   0.000|
ENA         |        13.604(R)|      SLOW  |         4.019(R)|      FAST  |clk_BUFGP         |   0.000|
PWM_base    |        10.387(R)|      SLOW  |         4.467(R)|      FAST  |clk_BUFGP         |   0.000|
PWM_gripper |        10.746(R)|      SLOW  |         4.664(R)|      FAST  |clk_BUFGP         |   0.000|
RS          |         9.329(R)|      SLOW  |         3.794(R)|      FAST  |clk_BUFGP         |   0.000|
SCL         |         9.597(R)|      SLOW  |         3.940(R)|      FAST  |clk_BUFGP         |   0.000|
SDA         |        10.765(R)|      SLOW  |         4.154(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<0>    |        12.250(R)|      SLOW  |         5.560(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<1>    |        10.470(R)|      SLOW  |         4.429(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<2>    |        10.807(R)|      SLOW  |         4.587(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<3>    |        12.637(R)|      SLOW  |         5.765(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<4>    |        11.557(R)|      SLOW  |         5.122(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<5>    |        10.836(R)|      SLOW  |         4.633(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<6>    |        11.414(R)|      SLOW  |         4.979(R)|      FAST  |clk_BUFGP         |   0.000|
ledsG<7>    |         9.831(R)|      SLOW  |         4.068(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<0>    |         9.793(R)|      SLOW  |         4.158(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<1>    |        10.123(R)|      SLOW  |         4.355(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<2>    |         9.847(R)|      SLOW  |         4.143(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<3>    |        11.046(R)|      SLOW  |         4.937(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<4>    |        10.112(R)|      SLOW  |         4.329(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<5>    |         9.838(R)|      SLOW  |         4.097(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<6>    |         9.744(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
ledsR<7>    |         9.560(R)|      SLOW  |         3.940(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.172|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 12 18:40:46 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



