# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_10" "+UVM_VERBOSITY=LOW" work.testbench -do "coverage save -onexit saved.ucdb; run -all; quit -f; exit" 
# Start time: 12:12:46 on Feb 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch(fast)
# Loading work.fifo(fast)
# Loading work.port_fsm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# coverage save -onexit saved.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'test_no_10' because it is not registered with the factory.
# UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=test_no_10 not found.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    0
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
# Saving coverage database on exit...
# End time: 12:12:49 on Feb 09,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
