
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-107-generic) on Sat May 18 12:34:20 EDT 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma'
Sourcing Tcl script '/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/script.tcl'
INFO: [HLS 200-1510] Running: open_project userdma_upsb_1204_refine 
INFO: [HLS 200-10] Opening project '/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine'.
INFO: [HLS 200-1510] Running: set_top userdma 
INFO: [HLS 200-1510] Running: add_files userdma.cpp 
INFO: [HLS 200-10] Adding design file 'userdma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files userdma.h 
INFO: [HLS 200-10] Adding design file 'userdma.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb userdma_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'userdma_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name userdma userdma 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../userdma_test.cpp in debug mode
   Compiling ../../../../userdma.cpp in debug mode
   Generating csim.exe
before-phase s2m_buf_sts is 0
Prepare data stream
before-phase m2s_buf_sts is 65
Call S2MM/MM2S design

after-phase s2m_buf_sts is 1
after-phase m2s_buf_sts is 1

s2m_err: 0
S2M data
out_b, address: a02ff640
3e8 3e9 3ea 3eb 3ec 3ed 3ee 3ef 3f0 3f1 3f2 3f3 3f4 3f5 3f6 3f7 3f8 3f9 3fa 3fb 3fc 3fd 3fe 3ff 400 401 402 403 404 405 406 407 
408 409 40a 40b 40c 40d 40e 40f 410 411 412 413 414 415 416 417 418 419 41a 41b 41c 41d 41e 41f 420 421 422 423 424 425 426 427 

M2S data

0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013 0014 0015 0016 0017 0018 0019 0020 0021 0022 0023 0024 0025 0026 0027 0028 0029 0030 0031 
0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 

m2s_sof_err-->0 
m2s_sof_err-->0 
clear s2m_buf_sts -> 0
clear m2s_buf_sts -> 0
s2m_err: 0

WARNING: Hls::stream 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.98 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.312 MB.
INFO: [HLS 200-10] Analyzing design file 'userdma.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (userdma.cpp:203:53)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (userdma.cpp:204:61)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (userdma.cpp:206:51)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file userdma.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.29 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.11 seconds; current allocated memory: 462.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inbuf' with compact=bit mode in 33-bits (userdma.cpp:198:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outbuf' with compact=bit mode in 40-bits (userdma.cpp:200:37)
INFO: [HLS 214-241] Aggregating maxi variable 'm2sbuf' with compact=none mode in 32-bits (userdma.cpp:177:0)
INFO: [HLS 214-241] Aggregating maxi variable 's2mbuf' with compact=none mode in 32-bits (userdma.cpp:177:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_23_2'(userdma.cpp:23:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (userdma.cpp:23:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_106_2'(userdma.cpp:106:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (userdma.cpp:106:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i33.s_struct.datas.1' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.datas' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<1>s.i1' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<7>s.i7' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ssdm_int<32, true>s' into '_llvm.fpga.unpack.bits.s_struct.datas.i33.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.datas.i33.1' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.out_datas' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i40.s_struct.out_datas.1' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<32>ss_struct.ap_uint<7>ss_struct.ap_int<1>ss' into '_llvm.fpga.unpack.bits.s_struct.out_datas.i40.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.out_datas.i40.1' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_int<1>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint<7>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.08 seconds. CPU system time: 0.75 seconds. Elapsed time: 8.24 seconds; current allocated memory: 464.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 464.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 473.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 484.828 MB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'userdma' (userdma.cpp:164:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'userdma' (userdma.cpp:164:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'getinstream'
	 'streamtoparallelwithburst'
	 'paralleltostreamwithburst'
	 'sendoutstream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (userdma.cpp:107:9) to (userdma.cpp:106:23) in function 'paralleltostreamwithburst'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (userdma.cpp:49:9) to (userdma.cpp:71:10) in function 'getinstream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 518.156 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'streamtoparallelwithburst' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_147_1' (userdma.cpp:140:17) in function 'sendoutstream' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_1' (userdma.cpp:99:18) in function 'paralleltostreamwithburst' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-1450] Process getinstream has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1450.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 599.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'userdma' ...
WARNING: [SYN 201-107] Renaming port name 'userdma/m2s_len' to 'userdma/m2s_len_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 600.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 600.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getinstream_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 601.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 601.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getinstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 601.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 601.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 602.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 602.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamtoparallelwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 602.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 602.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 603.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 603.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paralleltostreamwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 603.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 603.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sendoutstream_Pipeline_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 604.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sendoutstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 604.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 604.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'userdma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 604.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 604.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 604.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getinstream_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'width_count' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'getinstream_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'getinstream_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 605.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getinstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'in_len_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getinstream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 606.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_23_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 608.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamtoparallelwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamtoparallelwithburst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 609.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' pipeline 'VITIS_LOOP_106_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 611.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paralleltostreamwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'first' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paralleltostreamwithburst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 612.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sendoutstream_Pipeline_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sendoutstream_Pipeline_VITIS_LOOP_149_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 614.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sendoutstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sendoutstream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 615.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'userdma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_buf_sts' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_sts_clear' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_enb_clrsts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2mbuf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_err' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/Img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2sbuf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_buf_sts' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_sts_clear' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_enb_clrsts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'userdma' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 's2m_buf_sts', 's2m_sts_clear', 's2m_len', 's2m_enb_clrsts', 's2mbuf', 's2m_err', 'Img_width', 'm2sbuf', 'm2s_buf_sts', 'm2s_sts_clear', 'm2s_len', 'm2s_enb_clrsts' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'userdma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 617.961 MB.
INFO: [RTMG 210-285] Implementing FIFO 's2m_sts_clear_c_U(userdma_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's2mbuf_c_U(userdma_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm2s_sts_clear_c_U(userdma_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inbuf_U(userdma_fifo_w33_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'incount_U(userdma_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's2m_len_c_U(userdma_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's2m_enb_clrsts_c_U(userdma_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outbuf_U(userdma_fifo_w40_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outcount_U(userdma_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm2s_enb_clrsts_c_U(userdma_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_streamtoparallelwithburst_U0_U(userdma_start_for_streamtoparallelwithburst_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sendoutstream_U0_U(userdma_start_for_sendoutstream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 622.984 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.06 seconds; current allocated memory: 630.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for userdma.
INFO: [VLOG 209-307] Generating Verilog RTL for userdma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.8 seconds. CPU system time: 1.65 seconds. Elapsed time: 30.58 seconds; current allocated memory: 168.199 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_userdma_util.cpp
   Compiling userdma.cpp_pre.cpp.tb.cpp
   Compiling apatb_userdma.cpp
   Compiling userdma_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_userdma_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
before-phase s2m_buf_sts is 0
Prepare data stream
before-phase m2s_buf_sts is 0
Call S2MM/MM2S design

after-phase s2m_buf_sts is 1
after-phase m2s_buf_sts is 1

s2m_err: 0
S2M data
out_b, address: b1a14100
3e8 3e9 3ea 3eb 3ec 3ed 3ee 3ef 3f0 3f1 3f2 3f3 3f4 3f5 3f6 3f7 3f8 3f9 3fa 3fb 3fc 3fd 3fe 3ff 400 401 402 403 404 405 406 407 
408 409 40a 40b 40c 40d 40e 40f 410 411 412 413 414 415 416 417 418 419 41a 41b 41c 41d 41e 41f 420 421 422 423 424 425 426 427 

M2S data

0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013 0014 0015 0016 0017 0018 0019 0020 0021 0022 0023 0024 0025 0026 0027 0028 0029 0030 0031 
0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 

m2s_sof_err-->0 
m2s_sof_err-->0 
clear s2m_buf_sts -> 0
clear m2s_buf_sts -> 0
s2m_err: 0

WARNING: Hls::stream 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_userdma_top glbl -Oenable_linking_all_libraries -prj userdma.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s userdma -debug wave 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_start_for_sendoutstream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w33_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d1024_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d1024_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w32_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d64_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_regslice_both
INFO: [VRFC 10-311] analyzing module userdma_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_sendoutstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w33_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d64_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w1_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w40_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w40_d1024_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w40_d1024_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_axi_s_inStreamTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStreamTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_userdma_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_axi_s_outStreamTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStreamTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w40_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w40_d64_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w40_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_paralleltostreamwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_getinstream_Pipeline_VITIS_LOOP_48_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream_Pipeline_VITIS_LOOP_48_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:32]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:26]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:27]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:31]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:40]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:58]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_fifo_w40_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w40_d64_A
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=7)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_inStreamTop
Compiling module xil_defaultlib.AESL_axi_s_outStreamTop
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=21)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=22)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_userdma_top
Compiling module work.glbl
Built simulation snapshot userdma

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/userdma/xsim_script.tcl
# xsim {userdma} -view {{userdma_dataflow_ana.wcfg}} -tclbatch {userdma.tcl} -protoinst {userdma.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file userdma.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma//AESL_inst_userdma_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/entry_proc_U0/entry_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/getinstream_U0/getinstream_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_132/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_132_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_173/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_173_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/paralleltostreamwithburst_U0/paralleltostreamwithburst_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/sendoutstream_U0/grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_101/grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_101_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/sendoutstream_U0/sendoutstream_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_154/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_154_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/streamtoparallelwithburst_U0/streamtoparallelwithburst_U0_activity
Time resolution is 1 ps
open_wave_config userdma_dataflow_ana.wcfg
source userdma.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TUSER -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TSTRB -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TKEEP -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TDATA -into $return_group -radix hex
## set s2mbuf_group [add_wave_group s2mbuf(axi_master) -into $coutputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $s2mbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $s2mbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $s2mbuf_group]
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group [add_wave_group s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return(axi_slave) -into $coutputgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/interrupt -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BRESP -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BREADY -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BVALID -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RRESP -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RDATA -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RREADY -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RVALID -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARREADY -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARVALID -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARADDR -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WSTRB -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WDATA -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WREADY -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WVALID -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWREADY -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWVALID -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWADDR -into $s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TUSER -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TSTRB -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TKEEP -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TDATA -into $return_group -radix hex
## set m2sbuf_group [add_wave_group m2sbuf(axi_master) -into $cinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $m2sbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $m2sbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $m2sbuf_group]
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_done -into $blocksiggroup
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_idle -into $blocksiggroup
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_ready -into $blocksiggroup
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_userdma_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_userdma_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_userdma_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2m_buf_sts -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2m_sts_clear -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2m_len -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2m_enb_clrsts -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2mbuf -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2m_err -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_Img_width -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_m2sbuf -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_m2s_buf_sts -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_m2s_sts_clear -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_m2s_len -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_m2s_enb_clrsts -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_gmem0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_gmem1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_userdma_top/outStreamTop_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TDATA -into $tb_return_group -radix hex
## set tb_s2mbuf_group [add_wave_group s2mbuf(axi_master) -into $tbcoutputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_s2mbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_s2mbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_s2mbuf_group]
## add_wave /apatb_userdma_top/gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group [add_wave_group s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_userdma_top/control_INTERRUPT -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_BRESP -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/control_BREADY -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_BVALID -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_RRESP -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/control_RDATA -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/control_RREADY -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_RVALID -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_ARREADY -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_ARVALID -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_ARADDR -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/control_WSTRB -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/control_WDATA -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## add_wave /apatb_userdma_top/control_WREADY -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_WVALID -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_AWREADY -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_AWVALID -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_AWADDR -into $tb_s2m_buf_sts__s2m_sts_clear__s2m_len__s2m_enb_clrsts__s2mbuf__s2m_err__Img_width__m2sbuf__m2s_buf_sts__m2s_sts_clear__m2s_len__m2s_enb_clrsts__return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_userdma_top/inStreamTop_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TDATA -into $tb_return_group -radix hex
## set tb_m2sbuf_group [add_wave_group m2sbuf(axi_master) -into $tbcinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_m2sbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_m2sbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_m2sbuf_group]
## add_wave /apatb_userdma_top/gmem1_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## save_wave_config userdma.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "4045000"
// RTL Simulation : 2 / 2 [n/a] @ "5155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5215 ns : File "/home/ubuntu/asoc-lab_4/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_upsb_1204_refine/solution1/sim/verilog/userdma.autotb.v" Line 779
## quit
INFO: [Common 17-206] Exiting xsim at Sat May 18 12:36:35 2024...
INFO: [COSIM 212-316] Starting C post checking ...
before-phase s2m_buf_sts is 210
Prepare data stream
before-phase m2s_buf_sts is 205
Call S2MM/MM2S design

after-phase s2m_buf_sts is 1
after-phase m2s_buf_sts is 1

s2m_err: 0
S2M data
out_b, address: d2cdf4a0
3e8 3e9 3ea 3eb 3ec 3ed 3ee 3ef 3f0 3f1 3f2 3f3 3f4 3f5 3f6 3f7 3f8 3f9 3fa 3fb 3fc 3fd 3fe 3ff 400 401 402 403 404 405 406 407 
408 409 40a 40b 40c 40d 40e 40f 410 411 412 413 414 415 416 417 418 419 41a 41b 41c 41d 41e 41f 420 421 422 423 424 425 426 427 

M2S data

0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013 0014 0015 0016 0017 0018 0019 0020 0021 0022 0023 0024 0025 0026 0027 0028 0029 0030 0031 
0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 

m2s_sof_err-->0 
m2s_sof_err-->0 
clear s2m_buf_sts -> 0
clear m2s_buf_sts -> 0
s2m_err: 0

WARNING: Hls::stream 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 90.29 seconds. CPU system time: 4.11 seconds. Elapsed time: 93.81 seconds; current allocated memory: 10.422 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.586 ; gain = 0.023 ; free physical = 4603 ; free virtual = 12839
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat May 18 12:37:10 2024...
INFO: [HLS 200-802] Generated output file userdma_upsb_1204_refine/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 35.26 seconds. CPU system time: 1.73 seconds. Elapsed time: 36.68 seconds; current allocated memory: 6.641 MB.
[2Kvitis_hls> [11C[2Kvitis_hls> e[12C[2Kvitis_hls> ex[13C[2Kvitis_hls> exi[14C[2Kvitis_hls> exit[15C
INFO: [HLS 200-112] Total CPU user time: 165.99 seconds. Total CPU system time: 8.95 seconds. Total elapsed time: 184.61 seconds; peak allocated memory: 647.574 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat May 18 12:37:24 2024...
