# Changelog

## 0.9.1

### Bugfixes

- Fixed build on AArch32 targets.
- Refactored GICv3 (re)distributor save and restore to use regular functions
  instead of macros to reduce generated binary size.

## 0.9.0

### Breaking changes

- Split the `id_registers` fields in the `Gicd` and `Gicr` types into `id_registers0`, `pidr2`, and
  `id_registers7`.
- Changed `GicV3::new` and `GicRedistributorIterator::new` to derive the redistributor frame layout
  from `GICR_TYPER.VLPIS` instead of a caller-provided `gic_v4` flag, while still validating the
  reported GIC version. These functions now return `Result<_, GicError>`.

### Improvements

- Added `GicDistributor::pidr2()` and `GicRedistributor::pidr2()` methods.
- Added example use of `GicV3` with QEMU's `virt` machine under `examples/`.

### Bugfixes

- Fixed test build on aarch64 hosts.
- Fixed an issue where `enable_interrupt(false)` on GICv3 inadvertently dropped all active
  interrupts on the same core by accidentally performing a destructive software read-modify-write on
  write-1-to-clear `ICENABLER`/`ISENABLER` registers. The methods now correctly use atomic direct
  writes natively, adhering to the GIC architectural specification.

## 0.8.1

### Improvements

- Fixed doc build on docs.rs.

## 0.8.0

### Breaking changes

- `InterruptGroup` has been moved from `gicv3` module to crate root
- Added `InterruptGroup` argument to `GicV2::get_and_acknowledge_interrupt` and `GicV2::end_interrupt` methods
- Added methods for configuring groups:
  - `GicV2::enable_group0`
  - `GicV2::enable_group1`
  - `GicV2::set_group` for changing a single interrupt's group
- Removed parameter from `GicCpuInterface::enable_system_register_el1`. Calling this function will
  always enable system register access. Disabling system register access has unpredictable results
  so is not supported. Removed the `enable` parameter from
  `GicCpuInterface::enable_system_register_el2` and `GicCpuInterface::enable_system_register_el3`
  for the same reason.
- Added `el2` and `el3` features. Methods on `GicCpuInterface` which only work in EL2 or EL3 are
  guarded by these features.

### Improvements

- Improved Distributor and Redistributor `configure_default_settings()` performance.
- Added example use of `GicV2` with QEMU's `virt` machine under `examples/`.
- Made `IntId` `repr(transparent)` for easier use with FFI.
- Implemented `TryFrom<u32>` for `IntId`.
- Added `raw_value` method to `IntId`.
- Derive zerocopy `FromZeros`, `Immutable`, `IntoBytes` and `KnownLayout` for `IntId`.
- Added `IntId::MAX_LPI_COUNT`. `IntId::lpi` will now panic if given an LPI number greater than
  this.

## 0.7.2

### Bugfixes

- Fixed bug with `Distributor:::set_routing` using the wrong index for SPIs. It will now return an
  error for PPIs and SGIs.

### Improvements

- Added `IntId::spi_index` method.

## 0.7.1

### Bugfixes

- Enabled affinity routing and Group 1 non-secure interrupts in
  `GicDistributor::configure_default_settings`, ensuring `GicV3::setup` behaves consistently with
  version 0.6.1.
- Fixed the lifetime parameter of the return value from `GicV3::distributor()`.

### Improvements

- Added unit tests for `GicV3`.

## 0.7.0

### Breaking changes

- Use safe-mmio fields in Sgi and merge PPI registers.
- Changed `GicV3` getters to return component driver instances instead of raw register blocks.
  - `GicV3::gicr_ptr()`, `GicV3::sgi_ptr()` -> `GicV3::redistributor()`
  - `GicV3::gicd_ptr()` -> `GicV3::distributor()`
- Changed CPU interface system register types.
- Moved CPU interface functions from `GicV3` into `GicCpuInterface`
  - `GicV3::enable_group0` -> `GicCpuInterface::enable_group0`
  - `GicV3::enable_group1` -> `GicCpuInterface::enable_group1`
  - `GicV3::end_interrupt` -> `GicCpuInterface::end_interrupt`
  - `GicV3::get_and_acknowledge_interrupt` -> `GicCpuInterface::get_and_acknowledge_interrupt`
  - `GicV3::get_pending_interrupt` -> `GicCpuInterface::get_pending_interrupt`
  - `GicV3::send_sgi` -> `GicCpuInterface::send_sgi`
  - `GicV3::set_priority_mask` -> `GicCpuInterface::set_priority_mask`
- Changed the return value of `GicV2::enable_interrupt` from `Result<(), ()>` to `Result<(), Error>`
  to resolve `clippy::result_unit_err` warning.
- Changed various `GicV3` methods to return `Result<_, GicError>` instead of using `assert` or `unwrap` inside.
- Merged `GICRError` into `GicError`.
- Changed types of `GicV3::new` parameters.

### Improvements

- Split the GICv3 implementation into separate Distributor, Redistributor and CPU interface
  components. The combined `GicV3` driver remains as a simple option.
- Implemented `GicRedistributorIterator` for iterating over the GIC redistributor blocks.
- Added `GicCpuInterface::get_priority_mask`.
- Added `GicV2::get_priority_mask`.
- Added functionality to save and restore GICv3 distributor and redistributor state into new
  `GicDistributorContext` and `GicRedistributorContext` structs.
- Added unit tests for GICv3 components.
- Added support for configuring extended interrupt IDs (ESPI, EPPI) on GICv3.
- Added new methods to `IntId`: `is_eppi`, `is_espi`, `sgi_index`, `espi_index` and `private_index`.

## 0.6.1

### Organisational

- Migrated the project under trustedfirmware.org governance
- Switched to SPDX license identifiers

## 0.6.0

### Breaking changes

- Changed type of various fields on `Gicr`.
- Changed type of `Sgi` `nsacr` field.
- Added `pwrr` field to `Gicr`.
- Renumbered implementation defined fields in `Gicr`.

### Bugfixes

- Fixed example in crate documentation.
- Fixed `GicV3::setup` to only configure SPIs which exist.

### Improvements

- Added fakes for `irq_disable`, `irq_enable` and `wfi`.
- Added `GicV3::gicr_power_on` and `GicV3::gicr_power_off` methods for GIC-600
  and GIC-700.

## 0.5.0

### Breaking changes

- Added `SgiTargetGroup` parameter to `GicV3::send_sgi` to specify which group of interrupt should
  be generated.
- Added `InterruptGroup` parameter to `GicV3::get_and_acknowledge_interrupt` and
  `GicV3::end_interrupt`.

### Improvements

- Added new method `GivV3::get_pending_interrupt` to check for a pending interrupt without
  acknowledging it.
- Added `GicV3::gicr_typer` method to return a `GicrTyper`.

## 0.4.0

### Breaking changes

- Changed `GicV3::new` to take flag indicating whether GIC is v3 or v4, rather than GICR stride.
- Added new `gicv3::registers::GicrType` bitflags type and used it for `Gicr.typer` register field.

### Improvements

- Made `GicV3::gicd_barrier` public.

## 0.3.0

### Breaking changes

- Added `AlreadyAsleep` variant to `GICRError` enum.
- Changed `GicV3::gicd_ptr`, `GicV3::gicr_ptr` and `GicV3::sgi_ptr` to return a `UniqueMmioPointer`.
- `GicV2` and `GicV3` now have a lifetime parameter, indicating the lifetime for which the driver
  has exclusive access to the MMIO regions of the GIC.
- `GicV2::new` and `GicV3::new` now take pointers to register struct types rather than `*mut u64`.

### Improvements

- Made `IntId::is_sgi` public.
- Made `IntId::is_*` methods const.
- Added `GicV3::redistributor_mark_core_asleep` method.
- Made `gicv2::registers` public.

## 0.2.2

### Improvements

- Added `fakes` feature which causes all system register access to be redirected to a fake instead.
  This can be useful for tests.

## 0.2.1

### Bugfixes

- Fixed docs.rs build.

## 0.2.0

### Breaking changes

- `IntId` and `Trigger` moved to top-level module, as they are shared with GICv2 driver.
- Added support for multiple cores. `GicV3::new` now takes the CPU count and redistributor stride,
  and various other method take a cpu index.

### Bugfixes

- Fixed `GicV3::setup` not to write to GICD IGROUPR[0].
- Fixed `GicV3::enable_interrupt` not to write to GICD for private interrupt IDs.
- Return `None` from `get_and_acknowledge_interrupt` for `SPECIAL_NONE`.

### Improvements

- Added more interrupt types to `IntId`, and public constants for number of each type.
- Added constants to `IntId` for special interrupt IDs.
- Added methods to read type register and its fields.
- Added `set_group`, `redistributor_mark_core_awake` and other methods to `GicV3`.
- Added support for GICv2 in a separate `GicV2` driver.
- Added support for aarch32.

## 0.1.2

### Bugfixes

- Changed `irouter` and `irouter_e` fields of `GICD` to use u64, to match GIC specification.

### Improvements

- Made `gicv3::registers` module public and added methods to `GicV3` to get pointers to registers.

## 0.1.1

### Improvements

- Implemented `Send` and `Sync` for `GicV3`.

## 0.1.0

Initial version, with basic support for GICv3 (and 4) on aarch64.
