module counter (
  input  wire       clk,
  input  wire       rst,
  output reg  [3:0] count
);
  always @(posedge clk or posedge rst) begin
    if (rst) count <= 4'd0;
    else count <= count + 4'd1;
  end
endmodule
