
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011fb4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001930  08012198  08012198  00022198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ac8  08013ac8  00031ed0  2**0
                  CONTENTS
  4 .ARM          00000000  08013ac8  08013ac8  00031ed0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08013ac8  08013ac8  00031ed0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013ac8  08013ac8  00023ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013acc  08013acc  00023acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001ed0  20000000  08013ad0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a9c  20001ed0  080159a0  00031ed0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000296c  080159a0  0003296c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031ed0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004004b  00000000  00000000  00031f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007301  00000000  00000000  00071f4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002160  00000000  00000000  00079250  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d78  00000000  00000000  0007b3b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003406b  00000000  00000000  0007d128  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002bff2  00000000  00000000  000b1193  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00125e00  00000000  00000000  000dd185  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00202f85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009378  00000000  00000000  00203000  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001ed0 	.word	0x20001ed0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801217c 	.word	0x0801217c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001ed4 	.word	0x20001ed4
 800021c:	0801217c 	.word	0x0801217c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d000      	beq.n	8000c4a <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000c48:	e002      	b.n	8000c50 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000c4a:	f000 f805 	bl	8000c58 <BiasMenu_DrawMainMenu>
			break;
 8000c4e:	bf00      	nop

	}
}
 8000c50:	bf00      	nop
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, WHITE, 2, BLACK);
 8000c5e:	2300      	movs	r3, #0
 8000c60:	9301      	str	r3, [sp, #4]
 8000c62:	2302      	movs	r3, #2
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c6a:	220a      	movs	r2, #10
 8000c6c:	210a      	movs	r1, #10
 8000c6e:	4804      	ldr	r0, [pc, #16]	; (8000c80 <BiasMenu_DrawMainMenu+0x28>)
 8000c70:	f00c ff90 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000c74:	f000 f936 	bl	8000ee4 <DM_DisplayFormattedOutput>

}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	08012198 	.word	0x08012198

08000c84 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000c88:	f00c ffd6 	bl	800dc38 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c8c:	2003      	movs	r0, #3
 8000c8e:	f00d fbc3 	bl	800e418 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c92:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c96:	f00d f9d7 	bl	800e048 <ILI9341_Fill_Screen>

}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000ca6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000caa:	9301      	str	r3, [sp, #4]
 8000cac:	2301      	movs	r3, #1
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	220a      	movs	r2, #10
 8000cb4:	210a      	movs	r1, #10
 8000cb6:	4807      	ldr	r0, [pc, #28]	; (8000cd4 <DM_PostInit+0x34>)
 8000cb8:	f00c ff6c 	bl	800db94 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000cbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cc0:	f007 fdc0 	bl	8008844 <HAL_Delay>

	  DM_RefreshScreen();
 8000cc4:	f000 fa80 	bl	80011c8 <DM_RefreshScreen>
#ifdef SWV_DEBUG_ENABLED
	  printf("Init Completed\n");
 8000cc8:	4803      	ldr	r0, [pc, #12]	; (8000cd8 <DM_PostInit+0x38>)
 8000cca:	f00e faa7 	bl	800f21c <puts>
#endif


}
 8000cce:	bf00      	nop
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	080121a4 	.word	0x080121a4
 8000cd8:	080121b4 	.word	0x080121b4

08000cdc <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b09c      	sub	sp, #112	; 0x70
 8000ce0:	af02      	add	r7, sp, #8

	if(ToplevelMenu_getStatus())
 8000ce2:	f003 fdbb 	bl	800485c <ToplevelMenu_getStatus>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d018      	beq.n	8000d1e <DM_UpdateDisplay+0x42>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000cec:	4872      	ldr	r0, [pc, #456]	; (8000eb8 <DM_UpdateDisplay+0x1dc>)
 8000cee:	f00e fa95 	bl	800f21c <puts>
		#endif

		switch(ToplevelMenu_getStatus())
 8000cf2:	f003 fdb3 	bl	800485c <ToplevelMenu_getStatus>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d008      	beq.n	8000d0e <DM_UpdateDisplay+0x32>
 8000cfc:	2b03      	cmp	r3, #3
 8000cfe:	d00a      	beq.n	8000d16 <DM_UpdateDisplay+0x3a>
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d000      	beq.n	8000d06 <DM_UpdateDisplay+0x2a>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000d04:	e089      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000d06:	2001      	movs	r0, #1
 8000d08:	f002 fcbe 	bl	8003688 <ToplevelMenu_DrawMenu>
				break;
 8000d0c:	e085      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000d0e:	2002      	movs	r0, #2
 8000d10:	f002 fcba 	bl	8003688 <ToplevelMenu_DrawMenu>
				break;
 8000d14:	e081      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000d16:	2003      	movs	r0, #3
 8000d18:	f002 fcb6 	bl	8003688 <ToplevelMenu_DrawMenu>
				break;
 8000d1c:	e07d      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
		}
	}

	// Function menus
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000d1e:	f003 fb9d 	bl	800445c <FuncMenu_getStatus>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d018      	beq.n	8000d5a <DM_UpdateDisplay+0x7e>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000d28:	4863      	ldr	r0, [pc, #396]	; (8000eb8 <DM_UpdateDisplay+0x1dc>)
 8000d2a:	f00e fa77 	bl	800f21c <puts>
		#endif

		switch(FuncMenu_getStatus())
 8000d2e:	f003 fb95 	bl	800445c <FuncMenu_getStatus>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d008      	beq.n	8000d4a <DM_UpdateDisplay+0x6e>
 8000d38:	2b03      	cmp	r3, #3
 8000d3a:	d00a      	beq.n	8000d52 <DM_UpdateDisplay+0x76>
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d000      	beq.n	8000d42 <DM_UpdateDisplay+0x66>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);

				break;

			default:
				break;
 8000d40:	e06b      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000d42:	2001      	movs	r0, #1
 8000d44:	f001 fff0 	bl	8002d28 <FuncMenu_DrawMenu>
				break;
 8000d48:	e067      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000d4a:	2002      	movs	r0, #2
 8000d4c:	f001 ffec 	bl	8002d28 <FuncMenu_DrawMenu>
				break;
 8000d50:	e063      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);
 8000d52:	2003      	movs	r0, #3
 8000d54:	f001 ffe8 	bl	8002d28 <FuncMenu_DrawMenu>
				break;
 8000d58:	e05f      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
		}

	}
	// Gain menus
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000d5a:	f003 fc81 	bl	8004660 <GainMenu_getStatus>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d018      	beq.n	8000d96 <DM_UpdateDisplay+0xba>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("GainMenu_DrawMenu\n");
 8000d64:	4855      	ldr	r0, [pc, #340]	; (8000ebc <DM_UpdateDisplay+0x1e0>)
 8000d66:	f00e fa59 	bl	800f21c <puts>
		#endif

		switch(GainMenu_getStatus())
 8000d6a:	f003 fc79 	bl	8004660 <GainMenu_getStatus>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d008      	beq.n	8000d86 <DM_UpdateDisplay+0xaa>
 8000d74:	2b03      	cmp	r3, #3
 8000d76:	d00a      	beq.n	8000d8e <DM_UpdateDisplay+0xb2>
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d000      	beq.n	8000d7e <DM_UpdateDisplay+0xa2>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);

				break;

			default:
				break;
 8000d7c:	e04d      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f002 fbf4 	bl	800356c <GainMenu_DrawMenu>
				break;
 8000d84:	e049      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000d86:	2002      	movs	r0, #2
 8000d88:	f002 fbf0 	bl	800356c <GainMenu_DrawMenu>
				break;
 8000d8c:	e045      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);
 8000d8e:	2003      	movs	r0, #3
 8000d90:	f002 fbec 	bl	800356c <GainMenu_DrawMenu>
				break;
 8000d94:	e041      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
		}

	}

	// Frequency menus
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000d96:	f003 fb55 	bl	8004444 <FreqMenu_getStatus>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d023      	beq.n	8000de8 <DM_UpdateDisplay+0x10c>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FreqMenu_DrawMenu\n");
 8000da0:	4847      	ldr	r0, [pc, #284]	; (8000ec0 <DM_UpdateDisplay+0x1e4>)
 8000da2:	f00e fa3b 	bl	800f21c <puts>
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000da6:	f003 fb4d 	bl	8004444 <FreqMenu_getStatus>
 8000daa:	4603      	mov	r3, r0
 8000dac:	3b01      	subs	r3, #1
 8000dae:	2b03      	cmp	r3, #3
 8000db0:	d832      	bhi.n	8000e18 <DM_UpdateDisplay+0x13c>
 8000db2:	a201      	add	r2, pc, #4	; (adr r2, 8000db8 <DM_UpdateDisplay+0xdc>)
 8000db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db8:	08000dc9 	.word	0x08000dc9
 8000dbc:	08000dd1 	.word	0x08000dd1
 8000dc0:	08000dd9 	.word	0x08000dd9
 8000dc4:	08000de1 	.word	0x08000de1
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000dc8:	2001      	movs	r0, #1
 8000dca:	f000 fa59 	bl	8001280 <FreqMenu_DrawMenu>

				break;
 8000dce:	e024      	b.n	8000e1a <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000dd0:	2002      	movs	r0, #2
 8000dd2:	f000 fa55 	bl	8001280 <FreqMenu_DrawMenu>
				break;
 8000dd6:	e020      	b.n	8000e1a <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000dd8:	2003      	movs	r0, #3
 8000dda:	f000 fa51 	bl	8001280 <FreqMenu_DrawMenu>

				break;
 8000dde:	e01c      	b.n	8000e1a <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000de0:	2004      	movs	r0, #4
 8000de2:	f000 fa4d 	bl	8001280 <FreqMenu_DrawMenu>
				break;
 8000de6:	e018      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
		}

	}

	// Bias menu
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000de8:	f002 fd08 	bl	80037fc <BiasMenu_getStatus>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d006      	beq.n	8000e00 <DM_UpdateDisplay+0x124>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("BiasMenu_DrawMenu\n");
 8000df2:	4834      	ldr	r0, [pc, #208]	; (8000ec4 <DM_UpdateDisplay+0x1e8>)
 8000df4:	f00e fa12 	bl	800f21c <puts>
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f7ff ff1d 	bl	8000c38 <BiasMenu_DrawMenu>
 8000dfe:	e00c      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
	}
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, BLACK, 1, RED);
 8000e00:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000e04:	9301      	str	r3, [sp, #4]
 8000e06:	2301      	movs	r3, #1
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2232      	movs	r2, #50	; 0x32
 8000e0e:	210a      	movs	r1, #10
 8000e10:	482d      	ldr	r0, [pc, #180]	; (8000ec8 <DM_UpdateDisplay+0x1ec>)
 8000e12:	f00c febf 	bl	800db94 <ILI9341_Draw_Text>
 8000e16:	e000      	b.n	8000e1a <DM_UpdateDisplay+0x13e>
				break;
 8000e18:	bf00      	nop
	}

	#ifdef ENCODER_DEBUG
		char tim5_text[50] = "";
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	637b      	str	r3, [r7, #52]	; 0x34
 8000e1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e22:	222e      	movs	r2, #46	; 0x2e
 8000e24:	2100      	movs	r1, #0
 8000e26:	4618      	mov	r0, r3
 8000e28:	f00d fd38 	bl	800e89c <memset>
		snprintf(tim5_text, sizeof(tim5_text), "OUTPUT_TIMER->ARR: %5lu", OUTPUT_TIMER->ARR);
 8000e2c:	4b27      	ldr	r3, [pc, #156]	; (8000ecc <DM_UpdateDisplay+0x1f0>)
 8000e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e30:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000e34:	4a26      	ldr	r2, [pc, #152]	; (8000ed0 <DM_UpdateDisplay+0x1f4>)
 8000e36:	2132      	movs	r1, #50	; 0x32
 8000e38:	f00e f9f8 	bl	800f22c <sniprintf>
		//if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
			ILI9341_Draw_Text(tim5_text, 10, 180, BLACK, 1, RED);
 8000e3c:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000e40:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	2301      	movs	r3, #1
 8000e48:	9300      	str	r3, [sp, #0]
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	22b4      	movs	r2, #180	; 0xb4
 8000e4e:	210a      	movs	r1, #10
 8000e50:	f00c fea0 	bl	800db94 <ILI9341_Draw_Text>

		char encoder_value[50] = "";
 8000e54:	2300      	movs	r3, #0
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	222e      	movs	r2, #46	; 0x2e
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f00d fd1c 	bl	800e89c <memset>
		snprintf(encoder_value, sizeof(encoder_value), "SWEEP_TIMER->ARR: %5lu - ENCODER: %5lu", SWEEP_TIMER->ARR, ENCODER_TIMER->CNT);
 8000e64:	4b1b      	ldr	r3, [pc, #108]	; (8000ed4 <DM_UpdateDisplay+0x1f8>)
 8000e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e68:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <DM_UpdateDisplay+0x1fc>)
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	4613      	mov	r3, r2
 8000e72:	4a1a      	ldr	r2, [pc, #104]	; (8000edc <DM_UpdateDisplay+0x200>)
 8000e74:	2132      	movs	r1, #50	; 0x32
 8000e76:	f00e f9d9 	bl	800f22c <sniprintf>
		//if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
			ILI9341_Draw_Text(encoder_value, 10, 190, BLACK, 1, RED);
 8000e7a:	4638      	mov	r0, r7
 8000e7c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000e80:	9301      	str	r3, [sp, #4]
 8000e82:	2301      	movs	r3, #1
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2300      	movs	r3, #0
 8000e88:	22be      	movs	r2, #190	; 0xbe
 8000e8a:	210a      	movs	r1, #10
 8000e8c:	f00c fe82 	bl	800db94 <ILI9341_Draw_Text>
	#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8000e90:	4b13      	ldr	r3, [pc, #76]	; (8000ee0 <DM_UpdateDisplay+0x204>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d00a      	beq.n	8000eae <DM_UpdateDisplay+0x1d2>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, BLACK, 1, RED);
 8000e98:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000e9c:	9301      	str	r3, [sp, #4]
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	9300      	str	r3, [sp, #0]
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	22be      	movs	r2, #190	; 0xbe
 8000ea6:	210a      	movs	r1, #10
 8000ea8:	480d      	ldr	r0, [pc, #52]	; (8000ee0 <DM_UpdateDisplay+0x204>)
 8000eaa:	f00c fe73 	bl	800db94 <ILI9341_Draw_Text>

}
 8000eae:	bf00      	nop
 8000eb0:	3768      	adds	r7, #104	; 0x68
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	080121c4 	.word	0x080121c4
 8000ebc:	080121d8 	.word	0x080121d8
 8000ec0:	080121ec 	.word	0x080121ec
 8000ec4:	08012200 	.word	0x08012200
 8000ec8:	08012214 	.word	0x08012214
 8000ecc:	40013400 	.word	0x40013400
 8000ed0:	08012238 	.word	0x08012238
 8000ed4:	40000c00 	.word	0x40000c00
 8000ed8:	40012c00 	.word	0x40012c00
 8000edc:	08012250 	.word	0x08012250
 8000ee0:	20001eec 	.word	0x20001eec

08000ee4 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000ee4:	b590      	push	{r4, r7, lr}
 8000ee6:	b09b      	sub	sp, #108	; 0x6c
 8000ee8:	af02      	add	r7, sp, #8
	uint8_t text_size = 2;
 8000eea:	2302      	movs	r3, #2
 8000eec:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

	char out_hertz[15] = "";
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	63bb      	str	r3, [r7, #56]	; 0x38
 8000ef4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 150;
 8000f02:	2396      	movs	r3, #150	; 0x96
 8000f04:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
	uint8_t out_hertz_y = 40;
 8000f08:	2328      	movs	r3, #40	; 0x28
 8000f0a:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59

	char out_vpp[18] = "";
 8000f0e:	2300      	movs	r3, #0
 8000f10:	627b      	str	r3, [r7, #36]	; 0x24
 8000f12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 150;
 8000f20:	2396      	movs	r3, #150	; 0x96
 8000f22:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	uint8_t out_vpp_y = 70;
 8000f26:	2346      	movs	r3, #70	; 0x46
 8000f28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	char out_decibels[13] = "";
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	f107 0318 	add.w	r3, r7, #24
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	721a      	strb	r2, [r3, #8]
	uint8_t out_decibels_x = 150;
 8000f3c:	2396      	movs	r3, #150	; 0x96
 8000f3e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	uint8_t out_decibels_y = 100;
 8000f42:	2364      	movs	r3, #100	; 0x64
 8000f44:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55


	float volts_per_thou = 0.00075;
 8000f48:	4b94      	ldr	r3, [pc, #592]	; (800119c <DM_DisplayFormattedOutput+0x2b8>)
 8000f4a:	653b      	str	r3, [r7, #80]	; 0x50
	char out_dcvolts[12] = "";
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	f107 030c 	add.w	r3, r7, #12
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 150;
 8000f5a:	2396      	movs	r3, #150	; 0x96
 8000f5c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t out_dcvolts_y = 130;
 8000f60:	2382      	movs	r3, #130	; 0x82
 8000f62:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e

	ILI9341_Draw_Text(" FREQ:", 10, out_hertz_y , BLACK, text_size, WHITE);
 8000f66:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8000f6a:	b299      	uxth	r1, r3
 8000f6c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f76:	9201      	str	r2, [sp, #4]
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	460a      	mov	r2, r1
 8000f7e:	210a      	movs	r1, #10
 8000f80:	4887      	ldr	r0, [pc, #540]	; (80011a0 <DM_DisplayFormattedOutput+0x2bc>)
 8000f82:	f00c fe07 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" VPP:", 10, out_vpp_y, BLACK, text_size, WHITE);
 8000f86:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000f8a:	b299      	uxth	r1, r3
 8000f8c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f96:	9201      	str	r2, [sp, #4]
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	460a      	mov	r2, r1
 8000f9e:	210a      	movs	r1, #10
 8000fa0:	4880      	ldr	r0, [pc, #512]	; (80011a4 <DM_DisplayFormattedOutput+0x2c0>)
 8000fa2:	f00c fdf7 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" GAIN:", 10, out_decibels_y, BLACK, text_size, WHITE);
 8000fa6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8000faa:	b299      	uxth	r1, r3
 8000fac:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fb6:	9201      	str	r2, [sp, #4]
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	2300      	movs	r3, #0
 8000fbc:	460a      	mov	r2, r1
 8000fbe:	210a      	movs	r1, #10
 8000fc0:	4879      	ldr	r0, [pc, #484]	; (80011a8 <DM_DisplayFormattedOutput+0x2c4>)
 8000fc2:	f00c fde7 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" OFFSET:", 10, out_dcvolts_y, BLACK, text_size, WHITE);
 8000fc6:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000fca:	b299      	uxth	r1, r3
 8000fcc:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fd6:	9201      	str	r2, [sp, #4]
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2300      	movs	r3, #0
 8000fdc:	460a      	mov	r2, r1
 8000fde:	210a      	movs	r1, #10
 8000fe0:	4872      	ldr	r0, [pc, #456]	; (80011ac <DM_DisplayFormattedOutput+0x2c8>)
 8000fe2:	f00c fdd7 	bl	800db94 <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f Hz ", SM_GetOutputInHertz());
 8000fe6:	f004 fbd1 	bl	800578c <SM_GetOutputInHertz>
 8000fea:	ee10 3a10 	vmov	r3, s0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fad2 	bl	8000598 <__aeabi_f2d>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	460c      	mov	r4, r1
 8000ff8:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000ffc:	e9cd 3400 	strd	r3, r4, [sp]
 8001000:	4a6b      	ldr	r2, [pc, #428]	; (80011b0 <DM_DisplayFormattedOutput+0x2cc>)
 8001002:	210f      	movs	r1, #15
 8001004:	f00e f912 	bl	800f22c <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, text_size, WHITE);
 8001008:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 800100c:	b299      	uxth	r1, r3
 800100e:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001012:	b29c      	uxth	r4, r3
 8001014:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001018:	b29b      	uxth	r3, r3
 800101a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800101e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001022:	9201      	str	r2, [sp, #4]
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2300      	movs	r3, #0
 8001028:	4622      	mov	r2, r4
 800102a:	f00c fdb3 	bl	800db94 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 800102e:	2000      	movs	r0, #0
 8001030:	f004 fb7a 	bl	8005728 <SM_GetOutputChannel>
 8001034:	4603      	mov	r3, r0
 8001036:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800103a:	64bb      	str	r3, [r7, #72]	; 0x48

	if(pTmpVppPreset)
 800103c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800103e:	2b00      	cmp	r3, #0
 8001040:	d016      	beq.n	8001070 <DM_DisplayFormattedOutput+0x18c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f V ", pTmpVppPreset->amp_value);
 8001042:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff faa6 	bl	8000598 <__aeabi_f2d>
 800104c:	4603      	mov	r3, r0
 800104e:	460c      	mov	r4, r1
 8001050:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001054:	e9cd 3400 	strd	r3, r4, [sp]
 8001058:	4a56      	ldr	r2, [pc, #344]	; (80011b4 <DM_DisplayFormattedOutput+0x2d0>)
 800105a:	2112      	movs	r1, #18
 800105c:	f00e f8e6 	bl	800f22c <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %s ", pTmpVppPreset->gain_decibels);
 8001060:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	f107 0014 	add.w	r0, r7, #20
 8001068:	4a53      	ldr	r2, [pc, #332]	; (80011b8 <DM_DisplayFormattedOutput+0x2d4>)
 800106a:	210d      	movs	r1, #13
 800106c:	f00e f8de 	bl	800f22c <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, BLACK, text_size, WHITE);
 8001070:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001074:	b299      	uxth	r1, r3
 8001076:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800107a:	b29c      	uxth	r4, r3
 800107c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001080:	b29b      	uxth	r3, r3
 8001082:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001086:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800108a:	9201      	str	r2, [sp, #4]
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2300      	movs	r3, #0
 8001090:	4622      	mov	r2, r4
 8001092:	f00c fd7f 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, text_size, WHITE);
 8001096:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 800109a:	b299      	uxth	r1, r3
 800109c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80010a0:	b29c      	uxth	r4, r3
 80010a2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	f107 0014 	add.w	r0, r7, #20
 80010ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010b0:	9201      	str	r2, [sp, #4]
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2300      	movs	r3, #0
 80010b6:	4622      	mov	r2, r4
 80010b8:	f00c fd6c 	bl	800db94 <ILI9341_Draw_Text>



	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 80010bc:	f003 fdfe 	bl	8004cbc <BO_GetOutputBias>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d103      	bne.n	80010ce <DM_DisplayFormattedOutput+0x1ea>
 80010c6:	f04f 0300 	mov.w	r3, #0
 80010ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80010cc:	e00b      	b.n	80010e6 <DM_DisplayFormattedOutput+0x202>
 80010ce:	f003 fdf5 	bl	8004cbc <BO_GetOutputBias>
 80010d2:	ee07 0a90 	vmov	s15, r0
 80010d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010da:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80010de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

	snprintf(out_dcvolts, sizeof(out_dcvolts), " %1.4f v ", dc_volts);
 80010e6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80010e8:	f7ff fa56 	bl	8000598 <__aeabi_f2d>
 80010ec:	4603      	mov	r3, r0
 80010ee:	460c      	mov	r4, r1
 80010f0:	f107 0008 	add.w	r0, r7, #8
 80010f4:	e9cd 3400 	strd	r3, r4, [sp]
 80010f8:	4a30      	ldr	r2, [pc, #192]	; (80011bc <DM_DisplayFormattedOutput+0x2d8>)
 80010fa:	210c      	movs	r1, #12
 80010fc:	f00e f896 	bl	800f22c <sniprintf>
	if(BO_GetBiasPolarity())
 8001100:	f003 fd7c 	bl	8004bfc <BO_GetBiasPolarity>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d022      	beq.n	8001150 <DM_DisplayFormattedOutput+0x26c>
	{
		char symbol[3] = " +\0";
 800110a:	4a2d      	ldr	r2, [pc, #180]	; (80011c0 <DM_DisplayFormattedOutput+0x2dc>)
 800110c:	1d3b      	adds	r3, r7, #4
 800110e:	6812      	ldr	r2, [r2, #0]
 8001110:	4611      	mov	r1, r2
 8001112:	8019      	strh	r1, [r3, #0]
 8001114:	3302      	adds	r3, #2
 8001116:	0c12      	lsrs	r2, r2, #16
 8001118:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, text_size, WHITE);
 800111a:	f107 0208 	add.w	r2, r7, #8
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	4611      	mov	r1, r2
 8001122:	4618      	mov	r0, r3
 8001124:	f00e f8b6 	bl	800f294 <strcat>
 8001128:	4604      	mov	r4, r0
 800112a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800112e:	b299      	uxth	r1, r3
 8001130:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001134:	b298      	uxth	r0, r3
 8001136:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800113a:	b29b      	uxth	r3, r3
 800113c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001140:	9201      	str	r2, [sp, #4]
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	2300      	movs	r3, #0
 8001146:	4602      	mov	r2, r0
 8001148:	4620      	mov	r0, r4
 800114a:	f00c fd23 	bl	800db94 <ILI9341_Draw_Text>
	{
		char symbol[3] = " -\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, text_size, WHITE);
	}

}
 800114e:	e021      	b.n	8001194 <DM_DisplayFormattedOutput+0x2b0>
		char symbol[3] = " -\0";
 8001150:	4a1c      	ldr	r2, [pc, #112]	; (80011c4 <DM_DisplayFormattedOutput+0x2e0>)
 8001152:	463b      	mov	r3, r7
 8001154:	6812      	ldr	r2, [r2, #0]
 8001156:	4611      	mov	r1, r2
 8001158:	8019      	strh	r1, [r3, #0]
 800115a:	3302      	adds	r3, #2
 800115c:	0c12      	lsrs	r2, r2, #16
 800115e:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, text_size, WHITE);
 8001160:	f107 0208 	add.w	r2, r7, #8
 8001164:	463b      	mov	r3, r7
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f00e f893 	bl	800f294 <strcat>
 800116e:	4604      	mov	r4, r0
 8001170:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001174:	b299      	uxth	r1, r3
 8001176:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800117a:	b298      	uxth	r0, r3
 800117c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001180:	b29b      	uxth	r3, r3
 8001182:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001186:	9201      	str	r2, [sp, #4]
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2300      	movs	r3, #0
 800118c:	4602      	mov	r2, r0
 800118e:	4620      	mov	r0, r4
 8001190:	f00c fd00 	bl	800db94 <ILI9341_Draw_Text>
}
 8001194:	bf00      	nop
 8001196:	3764      	adds	r7, #100	; 0x64
 8001198:	46bd      	mov	sp, r7
 800119a:	bd90      	pop	{r4, r7, pc}
 800119c:	3a449ba6 	.word	0x3a449ba6
 80011a0:	08012278 	.word	0x08012278
 80011a4:	08012280 	.word	0x08012280
 80011a8:	08012288 	.word	0x08012288
 80011ac:	08012290 	.word	0x08012290
 80011b0:	0801229c 	.word	0x0801229c
 80011b4:	080122a8 	.word	0x080122a8
 80011b8:	080122b4 	.word	0x080122b4
 80011bc:	080122bc 	.word	0x080122bc
 80011c0:	080122c8 	.word	0x080122c8
 80011c4:	080122cc 	.word	0x080122cc

080011c8 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af04      	add	r7, sp, #16
	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80011ce:	4821      	ldr	r0, [pc, #132]	; (8001254 <DM_RefreshScreen+0x8c>)
 80011d0:	f00b f99c 	bl	800c50c <HAL_TIM_Base_Stop_IT>


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 80011d4:	f00c fd0c 	bl	800dbf0 <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 80011d8:	4b1f      	ldr	r3, [pc, #124]	; (8001258 <DM_RefreshScreen+0x90>)
 80011da:	8818      	ldrh	r0, [r3, #0]
 80011dc:	2300      	movs	r3, #0
 80011de:	9302      	str	r3, [sp, #8]
 80011e0:	2302      	movs	r3, #2
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2332      	movs	r3, #50	; 0x32
 80011ec:	2250      	movs	r2, #80	; 0x50
 80011ee:	21c8      	movs	r1, #200	; 0xc8
 80011f0:	f00c fb66 	bl	800d8c0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 80011f4:	4b18      	ldr	r3, [pc, #96]	; (8001258 <DM_RefreshScreen+0x90>)
 80011f6:	8858      	ldrh	r0, [r3, #2]
 80011f8:	2300      	movs	r3, #0
 80011fa:	9302      	str	r3, [sp, #8]
 80011fc:	2302      	movs	r3, #2
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001204:	9300      	str	r3, [sp, #0]
 8001206:	2332      	movs	r3, #50	; 0x32
 8001208:	2250      	movs	r2, #80	; 0x50
 800120a:	21c8      	movs	r1, #200	; 0xc8
 800120c:	f00c fb58 	bl	800d8c0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <DM_RefreshScreen+0x90>)
 8001212:	8898      	ldrh	r0, [r3, #4]
 8001214:	2300      	movs	r3, #0
 8001216:	9302      	str	r3, [sp, #8]
 8001218:	2302      	movs	r3, #2
 800121a:	9301      	str	r3, [sp, #4]
 800121c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2332      	movs	r3, #50	; 0x32
 8001224:	2250      	movs	r2, #80	; 0x50
 8001226:	21c8      	movs	r1, #200	; 0xc8
 8001228:	f00c fb4a 	bl	800d8c0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 800122c:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <DM_RefreshScreen+0x90>)
 800122e:	88d8      	ldrh	r0, [r3, #6]
 8001230:	2300      	movs	r3, #0
 8001232:	9302      	str	r3, [sp, #8]
 8001234:	2302      	movs	r3, #2
 8001236:	9301      	str	r3, [sp, #4]
 8001238:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2332      	movs	r3, #50	; 0x32
 8001240:	2250      	movs	r2, #80	; 0x50
 8001242:	21c8      	movs	r1, #200	; 0xc8
 8001244:	f00c fb3c 	bl	800d8c0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 8001248:	4802      	ldr	r0, [pc, #8]	; (8001254 <DM_RefreshScreen+0x8c>)
 800124a:	f00b f929 	bl	800c4a0 <HAL_TIM_Base_Start_IT>
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	2000279c 	.word	0x2000279c
 8001258:	20000000 	.word	0x20000000

0800125c <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a04      	ldr	r2, [pc, #16]	; (8001278 <DM_SetErrorDebugMsg+0x1c>)
 8001268:	212d      	movs	r1, #45	; 0x2d
 800126a:	4804      	ldr	r0, [pc, #16]	; (800127c <DM_SetErrorDebugMsg+0x20>)
 800126c:	f00d ffde 	bl	800f22c <sniprintf>
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	0801234c 	.word	0x0801234c
 800127c:	20001eec 	.word	0x20001eec

08001280 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	3b01      	subs	r3, #1
 800128e:	2b03      	cmp	r3, #3
 8001290:	d816      	bhi.n	80012c0 <FreqMenu_DrawMenu+0x40>
 8001292:	a201      	add	r2, pc, #4	; (adr r2, 8001298 <FreqMenu_DrawMenu+0x18>)
 8001294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001298:	080012a9 	.word	0x080012a9
 800129c:	080012af 	.word	0x080012af
 80012a0:	080012b5 	.word	0x080012b5
 80012a4:	080012bb 	.word	0x080012bb
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 80012a8:	f000 f810 	bl	80012cc <FreqMenu_DrawMainMenu>
			break;
 80012ac:	e009      	b.n	80012c2 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 80012ae:	f000 f849 	bl	8001344 <FreqMenu_DrawPresetMenu>
			break;
 80012b2:	e006      	b.n	80012c2 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 80012b4:	f001 faf4 	bl	80028a0 <FreqMenu_DrawAdjustMenu>
			break;
 80012b8:	e003      	b.n	80012c2 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 80012ba:	f001 fb07 	bl	80028cc <FreqMenu_DrawSweepMenu>
			break;
 80012be:	e000      	b.n	80012c2 <FreqMenu_DrawMenu+0x42>

		default:
			break;
 80012c0:	bf00      	nop

	}
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop

080012cc <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	10, 10, WHITE, 2, BLACK);
 80012d2:	2300      	movs	r3, #0
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	2302      	movs	r3, #2
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012de:	220a      	movs	r2, #10
 80012e0:	210a      	movs	r1, #10
 80012e2:	4814      	ldr	r0, [pc, #80]	; (8001334 <FreqMenu_DrawMainMenu+0x68>)
 80012e4:	f00c fc56 	bl	800db94 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 80012e8:	f7ff fdfc 	bl	8000ee4 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80012ec:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	2302      	movs	r3, #2
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	2300      	movs	r3, #0
 80012f8:	22d2      	movs	r2, #210	; 0xd2
 80012fa:	2105      	movs	r1, #5
 80012fc:	480e      	ldr	r0, [pc, #56]	; (8001338 <FreqMenu_DrawMainMenu+0x6c>)
 80012fe:	f00c fc49 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 8001302:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001306:	9301      	str	r3, [sp, #4]
 8001308:	2302      	movs	r3, #2
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	2300      	movs	r3, #0
 800130e:	22d2      	movs	r2, #210	; 0xd2
 8001310:	2157      	movs	r1, #87	; 0x57
 8001312:	480a      	ldr	r0, [pc, #40]	; (800133c <FreqMenu_DrawMainMenu+0x70>)
 8001314:	f00c fc3e 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 8001318:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	2302      	movs	r3, #2
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	2300      	movs	r3, #0
 8001324:	22d2      	movs	r2, #210	; 0xd2
 8001326:	21ae      	movs	r1, #174	; 0xae
 8001328:	4805      	ldr	r0, [pc, #20]	; (8001340 <FreqMenu_DrawMainMenu+0x74>)
 800132a:	f00c fc33 	bl	800db94 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 800132e:	bf00      	nop
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	08012350 	.word	0x08012350
 8001338:	0801235c 	.word	0x0801235c
 800133c:	08012364 	.word	0x08012364
 8001340:	0801236c 	.word	0x0801236c

08001344 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	10, 10, WHITE, 2, BLACK);
 800134a:	2300      	movs	r3, #0
 800134c:	9301      	str	r3, [sp, #4]
 800134e:	2302      	movs	r3, #2
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001356:	220a      	movs	r2, #10
 8001358:	210a      	movs	r1, #10
 800135a:	4886      	ldr	r0, [pc, #536]	; (8001574 <FreqMenu_DrawPresetMenu+0x230>)
 800135c:	f00c fc1a 	bl	800db94 <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 50;
 8001360:	2332      	movs	r3, #50	; 0x32
 8001362:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 70;
 8001364:	2346      	movs	r3, #70	; 0x46
 8001366:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 90;
 8001368:	235a      	movs	r3, #90	; 0x5a
 800136a:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 110;
 800136c:	236e      	movs	r3, #110	; 0x6e
 800136e:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 130;
 8001370:	2382      	movs	r3, #130	; 0x82
 8001372:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 150;
 8001374:	2396      	movs	r3, #150	; 0x96
 8001376:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 170;
 8001378:	23aa      	movs	r3, #170	; 0xaa
 800137a:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 800137c:	f003 fe54 	bl	8005028 <FreqO_GetFPresetObject>
 8001380:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	f001 825d 	beq.w	8002844 <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001392:	4293      	cmp	r3, r2
 8001394:	f000 849a 	beq.w	8001ccc <FreqMenu_DrawPresetMenu+0x988>
 8001398:	f240 22ee 	movw	r2, #750	; 0x2ee
 800139c:	4293      	cmp	r3, r2
 800139e:	d817      	bhi.n	80013d0 <FreqMenu_DrawPresetMenu+0x8c>
 80013a0:	2b32      	cmp	r3, #50	; 0x32
 80013a2:	f000 81b3 	beq.w	800170c <FreqMenu_DrawPresetMenu+0x3c8>
 80013a6:	2b32      	cmp	r3, #50	; 0x32
 80013a8:	d806      	bhi.n	80013b8 <FreqMenu_DrawPresetMenu+0x74>
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d038      	beq.n	8001420 <FreqMenu_DrawPresetMenu+0xdc>
 80013ae:	2b0a      	cmp	r3, #10
 80013b0:	f000 8102 	beq.w	80015b8 <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
	}

}
 80013b4:	f001 ba52 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80013b8:	2bfa      	cmp	r3, #250	; 0xfa
 80013ba:	f000 8317 	beq.w	80019ec <FreqMenu_DrawPresetMenu+0x6a8>
 80013be:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80013c2:	f000 83d9 	beq.w	8001b78 <FreqMenu_DrawPresetMenu+0x834>
 80013c6:	2b64      	cmp	r3, #100	; 0x64
 80013c8:	f000 8266 	beq.w	8001898 <FreqMenu_DrawPresetMenu+0x554>
}
 80013cc:	f001 ba46 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80013d0:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80013d4:	4293      	cmp	r3, r2
 80013d6:	f000 8758 	beq.w	800228a <FreqMenu_DrawPresetMenu+0xf46>
 80013da:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80013de:	4293      	cmp	r3, r2
 80013e0:	d80f      	bhi.n	8001402 <FreqMenu_DrawPresetMenu+0xbe>
 80013e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013e6:	4293      	cmp	r3, r2
 80013e8:	f000 85e0 	beq.w	8001fac <FreqMenu_DrawPresetMenu+0xc68>
 80013ec:	f242 7210 	movw	r2, #10000	; 0x2710
 80013f0:	4293      	cmp	r3, r2
 80013f2:	f000 86a1 	beq.w	8002138 <FreqMenu_DrawPresetMenu+0xdf4>
 80013f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013fa:	f000 852d 	beq.w	8001e58 <FreqMenu_DrawPresetMenu+0xb14>
}
 80013fe:	f001 ba2d 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 8001402:	4a5d      	ldr	r2, [pc, #372]	; (8001578 <FreqMenu_DrawPresetMenu+0x234>)
 8001404:	4293      	cmp	r3, r2
 8001406:	f001 80ae 	beq.w	8002566 <FreqMenu_DrawPresetMenu+0x1222>
 800140a:	4a5c      	ldr	r2, [pc, #368]	; (800157c <FreqMenu_DrawPresetMenu+0x238>)
 800140c:	4293      	cmp	r3, r2
 800140e:	f001 816f 	beq.w	80026f0 <FreqMenu_DrawPresetMenu+0x13ac>
 8001412:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001416:	4293      	cmp	r3, r2
 8001418:	f000 87fc 	beq.w	8002414 <FreqMenu_DrawPresetMenu+0x10d0>
}
 800141c:	f001 ba1e 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	b29a      	uxth	r2, r3
 8001424:	2300      	movs	r3, #0
 8001426:	9301      	str	r3, [sp, #4]
 8001428:	2302      	movs	r3, #2
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001430:	210a      	movs	r1, #10
 8001432:	4853      	ldr	r0, [pc, #332]	; (8001580 <FreqMenu_DrawPresetMenu+0x23c>)
 8001434:	f00c fbae 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001438:	7bbb      	ldrb	r3, [r7, #14]
 800143a:	b29a      	uxth	r2, r3
 800143c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	2302      	movs	r3, #2
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2300      	movs	r3, #0
 8001448:	210a      	movs	r1, #10
 800144a:	484e      	ldr	r0, [pc, #312]	; (8001584 <FreqMenu_DrawPresetMenu+0x240>)
 800144c:	f00c fba2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001450:	7b7b      	ldrb	r3, [r7, #13]
 8001452:	b29a      	uxth	r2, r3
 8001454:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001458:	9301      	str	r3, [sp, #4]
 800145a:	2302      	movs	r3, #2
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	2300      	movs	r3, #0
 8001460:	210a      	movs	r1, #10
 8001462:	4849      	ldr	r0, [pc, #292]	; (8001588 <FreqMenu_DrawPresetMenu+0x244>)
 8001464:	f00c fb96 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001468:	7b3b      	ldrb	r3, [r7, #12]
 800146a:	b29a      	uxth	r2, r3
 800146c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	2302      	movs	r3, #2
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2300      	movs	r3, #0
 8001478:	210a      	movs	r1, #10
 800147a:	4844      	ldr	r0, [pc, #272]	; (800158c <FreqMenu_DrawPresetMenu+0x248>)
 800147c:	f00c fb8a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001480:	7afb      	ldrb	r3, [r7, #11]
 8001482:	b29a      	uxth	r2, r3
 8001484:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	2302      	movs	r3, #2
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	210a      	movs	r1, #10
 8001492:	483f      	ldr	r0, [pc, #252]	; (8001590 <FreqMenu_DrawPresetMenu+0x24c>)
 8001494:	f00c fb7e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001498:	7abb      	ldrb	r3, [r7, #10]
 800149a:	b29a      	uxth	r2, r3
 800149c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014a0:	9301      	str	r3, [sp, #4]
 80014a2:	2302      	movs	r3, #2
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2300      	movs	r3, #0
 80014a8:	210a      	movs	r1, #10
 80014aa:	483a      	ldr	r0, [pc, #232]	; (8001594 <FreqMenu_DrawPresetMenu+0x250>)
 80014ac:	f00c fb72 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80014b0:	7a7b      	ldrb	r3, [r7, #9]
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014b8:	9301      	str	r3, [sp, #4]
 80014ba:	2302      	movs	r3, #2
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	2300      	movs	r3, #0
 80014c0:	210a      	movs	r1, #10
 80014c2:	4835      	ldr	r0, [pc, #212]	; (8001598 <FreqMenu_DrawPresetMenu+0x254>)
 80014c4:	f00c fb66 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	2302      	movs	r3, #2
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	2300      	movs	r3, #0
 80014d8:	2178      	movs	r1, #120	; 0x78
 80014da:	4830      	ldr	r0, [pc, #192]	; (800159c <FreqMenu_DrawPresetMenu+0x258>)
 80014dc:	f00c fb5a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80014e0:	7bbb      	ldrb	r3, [r7, #14]
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	2302      	movs	r3, #2
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2300      	movs	r3, #0
 80014f0:	2178      	movs	r1, #120	; 0x78
 80014f2:	482b      	ldr	r0, [pc, #172]	; (80015a0 <FreqMenu_DrawPresetMenu+0x25c>)
 80014f4:	f00c fb4e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80014f8:	7b7b      	ldrb	r3, [r7, #13]
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001500:	9301      	str	r3, [sp, #4]
 8001502:	2302      	movs	r3, #2
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	2300      	movs	r3, #0
 8001508:	2178      	movs	r1, #120	; 0x78
 800150a:	4826      	ldr	r0, [pc, #152]	; (80015a4 <FreqMenu_DrawPresetMenu+0x260>)
 800150c:	f00c fb42 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001510:	7b3b      	ldrb	r3, [r7, #12]
 8001512:	b29a      	uxth	r2, r3
 8001514:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	2302      	movs	r3, #2
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2300      	movs	r3, #0
 8001520:	2178      	movs	r1, #120	; 0x78
 8001522:	4821      	ldr	r0, [pc, #132]	; (80015a8 <FreqMenu_DrawPresetMenu+0x264>)
 8001524:	f00c fb36 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001528:	7afb      	ldrb	r3, [r7, #11]
 800152a:	b29a      	uxth	r2, r3
 800152c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001530:	9301      	str	r3, [sp, #4]
 8001532:	2302      	movs	r3, #2
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	2300      	movs	r3, #0
 8001538:	2178      	movs	r1, #120	; 0x78
 800153a:	481c      	ldr	r0, [pc, #112]	; (80015ac <FreqMenu_DrawPresetMenu+0x268>)
 800153c:	f00c fb2a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001540:	7abb      	ldrb	r3, [r7, #10]
 8001542:	b29a      	uxth	r2, r3
 8001544:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001548:	9301      	str	r3, [sp, #4]
 800154a:	2302      	movs	r3, #2
 800154c:	9300      	str	r3, [sp, #0]
 800154e:	2300      	movs	r3, #0
 8001550:	2178      	movs	r1, #120	; 0x78
 8001552:	4817      	ldr	r0, [pc, #92]	; (80015b0 <FreqMenu_DrawPresetMenu+0x26c>)
 8001554:	f00c fb1e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001558:	7a7b      	ldrb	r3, [r7, #9]
 800155a:	b29a      	uxth	r2, r3
 800155c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001560:	9301      	str	r3, [sp, #4]
 8001562:	2302      	movs	r3, #2
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2300      	movs	r3, #0
 8001568:	2178      	movs	r1, #120	; 0x78
 800156a:	4812      	ldr	r0, [pc, #72]	; (80015b4 <FreqMenu_DrawPresetMenu+0x270>)
 800156c:	f00c fb12 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8001570:	f001 b974 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
 8001574:	08012374 	.word	0x08012374
 8001578:	000124f8 	.word	0x000124f8
 800157c:	000186a0 	.word	0x000186a0
 8001580:	08012388 	.word	0x08012388
 8001584:	08012390 	.word	0x08012390
 8001588:	08012398 	.word	0x08012398
 800158c:	080123a0 	.word	0x080123a0
 8001590:	080123a8 	.word	0x080123a8
 8001594:	080123b0 	.word	0x080123b0
 8001598:	080123b8 	.word	0x080123b8
 800159c:	080123c0 	.word	0x080123c0
 80015a0:	080123c8 	.word	0x080123c8
 80015a4:	080123d0 	.word	0x080123d0
 80015a8:	080123d8 	.word	0x080123d8
 80015ac:	080123e0 	.word	0x080123e0
 80015b0:	080123e8 	.word	0x080123e8
 80015b4:	080123f0 	.word	0x080123f0
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015c0:	9301      	str	r3, [sp, #4]
 80015c2:	2302      	movs	r3, #2
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2300      	movs	r3, #0
 80015c8:	210a      	movs	r1, #10
 80015ca:	48a5      	ldr	r0, [pc, #660]	; (8001860 <FreqMenu_DrawPresetMenu+0x51c>)
 80015cc:	f00c fae2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 80015d0:	7bbb      	ldrb	r3, [r7, #14]
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	2300      	movs	r3, #0
 80015d6:	9301      	str	r3, [sp, #4]
 80015d8:	2302      	movs	r3, #2
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e0:	210a      	movs	r1, #10
 80015e2:	48a0      	ldr	r0, [pc, #640]	; (8001864 <FreqMenu_DrawPresetMenu+0x520>)
 80015e4:	f00c fad6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80015e8:	7b7b      	ldrb	r3, [r7, #13]
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015f0:	9301      	str	r3, [sp, #4]
 80015f2:	2302      	movs	r3, #2
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2300      	movs	r3, #0
 80015f8:	210a      	movs	r1, #10
 80015fa:	489b      	ldr	r0, [pc, #620]	; (8001868 <FreqMenu_DrawPresetMenu+0x524>)
 80015fc:	f00c faca 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001600:	7b3b      	ldrb	r3, [r7, #12]
 8001602:	b29a      	uxth	r2, r3
 8001604:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001608:	9301      	str	r3, [sp, #4]
 800160a:	2302      	movs	r3, #2
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	2300      	movs	r3, #0
 8001610:	210a      	movs	r1, #10
 8001612:	4896      	ldr	r0, [pc, #600]	; (800186c <FreqMenu_DrawPresetMenu+0x528>)
 8001614:	f00c fabe 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001618:	7afb      	ldrb	r3, [r7, #11]
 800161a:	b29a      	uxth	r2, r3
 800161c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001620:	9301      	str	r3, [sp, #4]
 8001622:	2302      	movs	r3, #2
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	2300      	movs	r3, #0
 8001628:	210a      	movs	r1, #10
 800162a:	4891      	ldr	r0, [pc, #580]	; (8001870 <FreqMenu_DrawPresetMenu+0x52c>)
 800162c:	f00c fab2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001630:	7abb      	ldrb	r3, [r7, #10]
 8001632:	b29a      	uxth	r2, r3
 8001634:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001638:	9301      	str	r3, [sp, #4]
 800163a:	2302      	movs	r3, #2
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	2300      	movs	r3, #0
 8001640:	210a      	movs	r1, #10
 8001642:	488c      	ldr	r0, [pc, #560]	; (8001874 <FreqMenu_DrawPresetMenu+0x530>)
 8001644:	f00c faa6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001648:	7a7b      	ldrb	r3, [r7, #9]
 800164a:	b29a      	uxth	r2, r3
 800164c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	2302      	movs	r3, #2
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	2300      	movs	r3, #0
 8001658:	210a      	movs	r1, #10
 800165a:	4887      	ldr	r0, [pc, #540]	; (8001878 <FreqMenu_DrawPresetMenu+0x534>)
 800165c:	f00c fa9a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	b29a      	uxth	r2, r3
 8001664:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001668:	9301      	str	r3, [sp, #4]
 800166a:	2302      	movs	r3, #2
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	2300      	movs	r3, #0
 8001670:	2178      	movs	r1, #120	; 0x78
 8001672:	4882      	ldr	r0, [pc, #520]	; (800187c <FreqMenu_DrawPresetMenu+0x538>)
 8001674:	f00c fa8e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001678:	7bbb      	ldrb	r3, [r7, #14]
 800167a:	b29a      	uxth	r2, r3
 800167c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	2302      	movs	r3, #2
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2300      	movs	r3, #0
 8001688:	2178      	movs	r1, #120	; 0x78
 800168a:	487d      	ldr	r0, [pc, #500]	; (8001880 <FreqMenu_DrawPresetMenu+0x53c>)
 800168c:	f00c fa82 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001690:	7b7b      	ldrb	r3, [r7, #13]
 8001692:	b29a      	uxth	r2, r3
 8001694:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001698:	9301      	str	r3, [sp, #4]
 800169a:	2302      	movs	r3, #2
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	2300      	movs	r3, #0
 80016a0:	2178      	movs	r1, #120	; 0x78
 80016a2:	4878      	ldr	r0, [pc, #480]	; (8001884 <FreqMenu_DrawPresetMenu+0x540>)
 80016a4:	f00c fa76 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80016a8:	7b3b      	ldrb	r3, [r7, #12]
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b0:	9301      	str	r3, [sp, #4]
 80016b2:	2302      	movs	r3, #2
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	2300      	movs	r3, #0
 80016b8:	2178      	movs	r1, #120	; 0x78
 80016ba:	4873      	ldr	r0, [pc, #460]	; (8001888 <FreqMenu_DrawPresetMenu+0x544>)
 80016bc:	f00c fa6a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80016c0:	7afb      	ldrb	r3, [r7, #11]
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016c8:	9301      	str	r3, [sp, #4]
 80016ca:	2302      	movs	r3, #2
 80016cc:	9300      	str	r3, [sp, #0]
 80016ce:	2300      	movs	r3, #0
 80016d0:	2178      	movs	r1, #120	; 0x78
 80016d2:	486e      	ldr	r0, [pc, #440]	; (800188c <FreqMenu_DrawPresetMenu+0x548>)
 80016d4:	f00c fa5e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80016d8:	7abb      	ldrb	r3, [r7, #10]
 80016da:	b29a      	uxth	r2, r3
 80016dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016e0:	9301      	str	r3, [sp, #4]
 80016e2:	2302      	movs	r3, #2
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	2300      	movs	r3, #0
 80016e8:	2178      	movs	r1, #120	; 0x78
 80016ea:	4869      	ldr	r0, [pc, #420]	; (8001890 <FreqMenu_DrawPresetMenu+0x54c>)
 80016ec:	f00c fa52 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80016f0:	7a7b      	ldrb	r3, [r7, #9]
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	2302      	movs	r3, #2
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	2300      	movs	r3, #0
 8001700:	2178      	movs	r1, #120	; 0x78
 8001702:	4864      	ldr	r0, [pc, #400]	; (8001894 <FreqMenu_DrawPresetMenu+0x550>)
 8001704:	f00c fa46 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8001708:	f001 b8a8 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	b29a      	uxth	r2, r3
 8001710:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001714:	9301      	str	r3, [sp, #4]
 8001716:	2302      	movs	r3, #2
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	2300      	movs	r3, #0
 800171c:	210a      	movs	r1, #10
 800171e:	4850      	ldr	r0, [pc, #320]	; (8001860 <FreqMenu_DrawPresetMenu+0x51c>)
 8001720:	f00c fa38 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001724:	7bbb      	ldrb	r3, [r7, #14]
 8001726:	b29a      	uxth	r2, r3
 8001728:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	2302      	movs	r3, #2
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	2300      	movs	r3, #0
 8001734:	210a      	movs	r1, #10
 8001736:	484b      	ldr	r0, [pc, #300]	; (8001864 <FreqMenu_DrawPresetMenu+0x520>)
 8001738:	f00c fa2c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 800173c:	7b7b      	ldrb	r3, [r7, #13]
 800173e:	b29a      	uxth	r2, r3
 8001740:	2300      	movs	r3, #0
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	2302      	movs	r3, #2
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800174c:	210a      	movs	r1, #10
 800174e:	4846      	ldr	r0, [pc, #280]	; (8001868 <FreqMenu_DrawPresetMenu+0x524>)
 8001750:	f00c fa20 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001754:	7b3b      	ldrb	r3, [r7, #12]
 8001756:	b29a      	uxth	r2, r3
 8001758:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	2302      	movs	r3, #2
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	2300      	movs	r3, #0
 8001764:	210a      	movs	r1, #10
 8001766:	4841      	ldr	r0, [pc, #260]	; (800186c <FreqMenu_DrawPresetMenu+0x528>)
 8001768:	f00c fa14 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800176c:	7afb      	ldrb	r3, [r7, #11]
 800176e:	b29a      	uxth	r2, r3
 8001770:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001774:	9301      	str	r3, [sp, #4]
 8001776:	2302      	movs	r3, #2
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2300      	movs	r3, #0
 800177c:	210a      	movs	r1, #10
 800177e:	483c      	ldr	r0, [pc, #240]	; (8001870 <FreqMenu_DrawPresetMenu+0x52c>)
 8001780:	f00c fa08 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001784:	7abb      	ldrb	r3, [r7, #10]
 8001786:	b29a      	uxth	r2, r3
 8001788:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800178c:	9301      	str	r3, [sp, #4]
 800178e:	2302      	movs	r3, #2
 8001790:	9300      	str	r3, [sp, #0]
 8001792:	2300      	movs	r3, #0
 8001794:	210a      	movs	r1, #10
 8001796:	4837      	ldr	r0, [pc, #220]	; (8001874 <FreqMenu_DrawPresetMenu+0x530>)
 8001798:	f00c f9fc 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800179c:	7a7b      	ldrb	r3, [r7, #9]
 800179e:	b29a      	uxth	r2, r3
 80017a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017a4:	9301      	str	r3, [sp, #4]
 80017a6:	2302      	movs	r3, #2
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2300      	movs	r3, #0
 80017ac:	210a      	movs	r1, #10
 80017ae:	4832      	ldr	r0, [pc, #200]	; (8001878 <FreqMenu_DrawPresetMenu+0x534>)
 80017b0:	f00c f9f0 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	2302      	movs	r3, #2
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2300      	movs	r3, #0
 80017c4:	2178      	movs	r1, #120	; 0x78
 80017c6:	482d      	ldr	r0, [pc, #180]	; (800187c <FreqMenu_DrawPresetMenu+0x538>)
 80017c8:	f00c f9e4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80017cc:	7bbb      	ldrb	r3, [r7, #14]
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d4:	9301      	str	r3, [sp, #4]
 80017d6:	2302      	movs	r3, #2
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	2300      	movs	r3, #0
 80017dc:	2178      	movs	r1, #120	; 0x78
 80017de:	4828      	ldr	r0, [pc, #160]	; (8001880 <FreqMenu_DrawPresetMenu+0x53c>)
 80017e0:	f00c f9d8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80017e4:	7b7b      	ldrb	r3, [r7, #13]
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ec:	9301      	str	r3, [sp, #4]
 80017ee:	2302      	movs	r3, #2
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2300      	movs	r3, #0
 80017f4:	2178      	movs	r1, #120	; 0x78
 80017f6:	4823      	ldr	r0, [pc, #140]	; (8001884 <FreqMenu_DrawPresetMenu+0x540>)
 80017f8:	f00c f9cc 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80017fc:	7b3b      	ldrb	r3, [r7, #12]
 80017fe:	b29a      	uxth	r2, r3
 8001800:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001804:	9301      	str	r3, [sp, #4]
 8001806:	2302      	movs	r3, #2
 8001808:	9300      	str	r3, [sp, #0]
 800180a:	2300      	movs	r3, #0
 800180c:	2178      	movs	r1, #120	; 0x78
 800180e:	481e      	ldr	r0, [pc, #120]	; (8001888 <FreqMenu_DrawPresetMenu+0x544>)
 8001810:	f00c f9c0 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001814:	7afb      	ldrb	r3, [r7, #11]
 8001816:	b29a      	uxth	r2, r3
 8001818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800181c:	9301      	str	r3, [sp, #4]
 800181e:	2302      	movs	r3, #2
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	2300      	movs	r3, #0
 8001824:	2178      	movs	r1, #120	; 0x78
 8001826:	4819      	ldr	r0, [pc, #100]	; (800188c <FreqMenu_DrawPresetMenu+0x548>)
 8001828:	f00c f9b4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800182c:	7abb      	ldrb	r3, [r7, #10]
 800182e:	b29a      	uxth	r2, r3
 8001830:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001834:	9301      	str	r3, [sp, #4]
 8001836:	2302      	movs	r3, #2
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	2300      	movs	r3, #0
 800183c:	2178      	movs	r1, #120	; 0x78
 800183e:	4814      	ldr	r0, [pc, #80]	; (8001890 <FreqMenu_DrawPresetMenu+0x54c>)
 8001840:	f00c f9a8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001844:	7a7b      	ldrb	r3, [r7, #9]
 8001846:	b29a      	uxth	r2, r3
 8001848:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800184c:	9301      	str	r3, [sp, #4]
 800184e:	2302      	movs	r3, #2
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	2300      	movs	r3, #0
 8001854:	2178      	movs	r1, #120	; 0x78
 8001856:	480f      	ldr	r0, [pc, #60]	; (8001894 <FreqMenu_DrawPresetMenu+0x550>)
 8001858:	f00c f99c 	bl	800db94 <ILI9341_Draw_Text>
				break;
 800185c:	f000 bffe 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
 8001860:	08012388 	.word	0x08012388
 8001864:	08012390 	.word	0x08012390
 8001868:	08012398 	.word	0x08012398
 800186c:	080123a0 	.word	0x080123a0
 8001870:	080123a8 	.word	0x080123a8
 8001874:	080123b0 	.word	0x080123b0
 8001878:	080123b8 	.word	0x080123b8
 800187c:	080123c0 	.word	0x080123c0
 8001880:	080123c8 	.word	0x080123c8
 8001884:	080123d0 	.word	0x080123d0
 8001888:	080123d8 	.word	0x080123d8
 800188c:	080123e0 	.word	0x080123e0
 8001890:	080123e8 	.word	0x080123e8
 8001894:	080123f0 	.word	0x080123f0
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	b29a      	uxth	r2, r3
 800189c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	2302      	movs	r3, #2
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	2300      	movs	r3, #0
 80018a8:	210a      	movs	r1, #10
 80018aa:	48a5      	ldr	r0, [pc, #660]	; (8001b40 <FreqMenu_DrawPresetMenu+0x7fc>)
 80018ac:	f00c f972 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80018b0:	7bbb      	ldrb	r3, [r7, #14]
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018b8:	9301      	str	r3, [sp, #4]
 80018ba:	2302      	movs	r3, #2
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	2300      	movs	r3, #0
 80018c0:	210a      	movs	r1, #10
 80018c2:	48a0      	ldr	r0, [pc, #640]	; (8001b44 <FreqMenu_DrawPresetMenu+0x800>)
 80018c4:	f00c f966 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80018c8:	7b7b      	ldrb	r3, [r7, #13]
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	2302      	movs	r3, #2
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2300      	movs	r3, #0
 80018d8:	210a      	movs	r1, #10
 80018da:	489b      	ldr	r0, [pc, #620]	; (8001b48 <FreqMenu_DrawPresetMenu+0x804>)
 80018dc:	f00c f95a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 80018e0:	7b3b      	ldrb	r3, [r7, #12]
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	2300      	movs	r3, #0
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	2302      	movs	r3, #2
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f0:	210a      	movs	r1, #10
 80018f2:	4896      	ldr	r0, [pc, #600]	; (8001b4c <FreqMenu_DrawPresetMenu+0x808>)
 80018f4:	f00c f94e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80018f8:	7afb      	ldrb	r3, [r7, #11]
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	2302      	movs	r3, #2
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	2300      	movs	r3, #0
 8001908:	210a      	movs	r1, #10
 800190a:	4891      	ldr	r0, [pc, #580]	; (8001b50 <FreqMenu_DrawPresetMenu+0x80c>)
 800190c:	f00c f942 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001910:	7abb      	ldrb	r3, [r7, #10]
 8001912:	b29a      	uxth	r2, r3
 8001914:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001918:	9301      	str	r3, [sp, #4]
 800191a:	2302      	movs	r3, #2
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	2300      	movs	r3, #0
 8001920:	210a      	movs	r1, #10
 8001922:	488c      	ldr	r0, [pc, #560]	; (8001b54 <FreqMenu_DrawPresetMenu+0x810>)
 8001924:	f00c f936 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001928:	7a7b      	ldrb	r3, [r7, #9]
 800192a:	b29a      	uxth	r2, r3
 800192c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	2302      	movs	r3, #2
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	2300      	movs	r3, #0
 8001938:	210a      	movs	r1, #10
 800193a:	4887      	ldr	r0, [pc, #540]	; (8001b58 <FreqMenu_DrawPresetMenu+0x814>)
 800193c:	f00c f92a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	b29a      	uxth	r2, r3
 8001944:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001948:	9301      	str	r3, [sp, #4]
 800194a:	2302      	movs	r3, #2
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	2300      	movs	r3, #0
 8001950:	2178      	movs	r1, #120	; 0x78
 8001952:	4882      	ldr	r0, [pc, #520]	; (8001b5c <FreqMenu_DrawPresetMenu+0x818>)
 8001954:	f00c f91e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001958:	7bbb      	ldrb	r3, [r7, #14]
 800195a:	b29a      	uxth	r2, r3
 800195c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001960:	9301      	str	r3, [sp, #4]
 8001962:	2302      	movs	r3, #2
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	2300      	movs	r3, #0
 8001968:	2178      	movs	r1, #120	; 0x78
 800196a:	487d      	ldr	r0, [pc, #500]	; (8001b60 <FreqMenu_DrawPresetMenu+0x81c>)
 800196c:	f00c f912 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001970:	7b7b      	ldrb	r3, [r7, #13]
 8001972:	b29a      	uxth	r2, r3
 8001974:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001978:	9301      	str	r3, [sp, #4]
 800197a:	2302      	movs	r3, #2
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	2300      	movs	r3, #0
 8001980:	2178      	movs	r1, #120	; 0x78
 8001982:	4878      	ldr	r0, [pc, #480]	; (8001b64 <FreqMenu_DrawPresetMenu+0x820>)
 8001984:	f00c f906 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001988:	7b3b      	ldrb	r3, [r7, #12]
 800198a:	b29a      	uxth	r2, r3
 800198c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	2302      	movs	r3, #2
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2300      	movs	r3, #0
 8001998:	2178      	movs	r1, #120	; 0x78
 800199a:	4873      	ldr	r0, [pc, #460]	; (8001b68 <FreqMenu_DrawPresetMenu+0x824>)
 800199c:	f00c f8fa 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80019a0:	7afb      	ldrb	r3, [r7, #11]
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a8:	9301      	str	r3, [sp, #4]
 80019aa:	2302      	movs	r3, #2
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2300      	movs	r3, #0
 80019b0:	2178      	movs	r1, #120	; 0x78
 80019b2:	486e      	ldr	r0, [pc, #440]	; (8001b6c <FreqMenu_DrawPresetMenu+0x828>)
 80019b4:	f00c f8ee 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80019b8:	7abb      	ldrb	r3, [r7, #10]
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	2302      	movs	r3, #2
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	2300      	movs	r3, #0
 80019c8:	2178      	movs	r1, #120	; 0x78
 80019ca:	4869      	ldr	r0, [pc, #420]	; (8001b70 <FreqMenu_DrawPresetMenu+0x82c>)
 80019cc:	f00c f8e2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80019d0:	7a7b      	ldrb	r3, [r7, #9]
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d8:	9301      	str	r3, [sp, #4]
 80019da:	2302      	movs	r3, #2
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	2300      	movs	r3, #0
 80019e0:	2178      	movs	r1, #120	; 0x78
 80019e2:	4864      	ldr	r0, [pc, #400]	; (8001b74 <FreqMenu_DrawPresetMenu+0x830>)
 80019e4:	f00c f8d6 	bl	800db94 <ILI9341_Draw_Text>
				break;
 80019e8:	f000 bf38 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f4:	9301      	str	r3, [sp, #4]
 80019f6:	2302      	movs	r3, #2
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	2300      	movs	r3, #0
 80019fc:	210a      	movs	r1, #10
 80019fe:	4850      	ldr	r0, [pc, #320]	; (8001b40 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001a00:	f00c f8c8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001a04:	7bbb      	ldrb	r3, [r7, #14]
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a0c:	9301      	str	r3, [sp, #4]
 8001a0e:	2302      	movs	r3, #2
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	2300      	movs	r3, #0
 8001a14:	210a      	movs	r1, #10
 8001a16:	484b      	ldr	r0, [pc, #300]	; (8001b44 <FreqMenu_DrawPresetMenu+0x800>)
 8001a18:	f00c f8bc 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001a1c:	7b7b      	ldrb	r3, [r7, #13]
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a24:	9301      	str	r3, [sp, #4]
 8001a26:	2302      	movs	r3, #2
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	210a      	movs	r1, #10
 8001a2e:	4846      	ldr	r0, [pc, #280]	; (8001b48 <FreqMenu_DrawPresetMenu+0x804>)
 8001a30:	f00c f8b0 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001a34:	7b3b      	ldrb	r3, [r7, #12]
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a3c:	9301      	str	r3, [sp, #4]
 8001a3e:	2302      	movs	r3, #2
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	2300      	movs	r3, #0
 8001a44:	210a      	movs	r1, #10
 8001a46:	4841      	ldr	r0, [pc, #260]	; (8001b4c <FreqMenu_DrawPresetMenu+0x808>)
 8001a48:	f00c f8a4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001a4c:	7afb      	ldrb	r3, [r7, #11]
 8001a4e:	b29a      	uxth	r2, r3
 8001a50:	2300      	movs	r3, #0
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	2302      	movs	r3, #2
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a5c:	210a      	movs	r1, #10
 8001a5e:	483c      	ldr	r0, [pc, #240]	; (8001b50 <FreqMenu_DrawPresetMenu+0x80c>)
 8001a60:	f00c f898 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001a64:	7abb      	ldrb	r3, [r7, #10]
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a6c:	9301      	str	r3, [sp, #4]
 8001a6e:	2302      	movs	r3, #2
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	2300      	movs	r3, #0
 8001a74:	210a      	movs	r1, #10
 8001a76:	4837      	ldr	r0, [pc, #220]	; (8001b54 <FreqMenu_DrawPresetMenu+0x810>)
 8001a78:	f00c f88c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001a7c:	7a7b      	ldrb	r3, [r7, #9]
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a84:	9301      	str	r3, [sp, #4]
 8001a86:	2302      	movs	r3, #2
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	210a      	movs	r1, #10
 8001a8e:	4832      	ldr	r0, [pc, #200]	; (8001b58 <FreqMenu_DrawPresetMenu+0x814>)
 8001a90:	f00c f880 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	2178      	movs	r1, #120	; 0x78
 8001aa6:	482d      	ldr	r0, [pc, #180]	; (8001b5c <FreqMenu_DrawPresetMenu+0x818>)
 8001aa8:	f00c f874 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001aac:	7bbb      	ldrb	r3, [r7, #14]
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ab4:	9301      	str	r3, [sp, #4]
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	2300      	movs	r3, #0
 8001abc:	2178      	movs	r1, #120	; 0x78
 8001abe:	4828      	ldr	r0, [pc, #160]	; (8001b60 <FreqMenu_DrawPresetMenu+0x81c>)
 8001ac0:	f00c f868 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001ac4:	7b7b      	ldrb	r3, [r7, #13]
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001acc:	9301      	str	r3, [sp, #4]
 8001ace:	2302      	movs	r3, #2
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	2178      	movs	r1, #120	; 0x78
 8001ad6:	4823      	ldr	r0, [pc, #140]	; (8001b64 <FreqMenu_DrawPresetMenu+0x820>)
 8001ad8:	f00c f85c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001adc:	7b3b      	ldrb	r3, [r7, #12]
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2300      	movs	r3, #0
 8001aec:	2178      	movs	r1, #120	; 0x78
 8001aee:	481e      	ldr	r0, [pc, #120]	; (8001b68 <FreqMenu_DrawPresetMenu+0x824>)
 8001af0:	f00c f850 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001af4:	7afb      	ldrb	r3, [r7, #11]
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001afc:	9301      	str	r3, [sp, #4]
 8001afe:	2302      	movs	r3, #2
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	2300      	movs	r3, #0
 8001b04:	2178      	movs	r1, #120	; 0x78
 8001b06:	4819      	ldr	r0, [pc, #100]	; (8001b6c <FreqMenu_DrawPresetMenu+0x828>)
 8001b08:	f00c f844 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001b0c:	7abb      	ldrb	r3, [r7, #10]
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b14:	9301      	str	r3, [sp, #4]
 8001b16:	2302      	movs	r3, #2
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	2178      	movs	r1, #120	; 0x78
 8001b1e:	4814      	ldr	r0, [pc, #80]	; (8001b70 <FreqMenu_DrawPresetMenu+0x82c>)
 8001b20:	f00c f838 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001b24:	7a7b      	ldrb	r3, [r7, #9]
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	2302      	movs	r3, #2
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	2300      	movs	r3, #0
 8001b34:	2178      	movs	r1, #120	; 0x78
 8001b36:	480f      	ldr	r0, [pc, #60]	; (8001b74 <FreqMenu_DrawPresetMenu+0x830>)
 8001b38:	f00c f82c 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8001b3c:	f000 be8e 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
 8001b40:	08012388 	.word	0x08012388
 8001b44:	08012390 	.word	0x08012390
 8001b48:	08012398 	.word	0x08012398
 8001b4c:	080123a0 	.word	0x080123a0
 8001b50:	080123a8 	.word	0x080123a8
 8001b54:	080123b0 	.word	0x080123b0
 8001b58:	080123b8 	.word	0x080123b8
 8001b5c:	080123c0 	.word	0x080123c0
 8001b60:	080123c8 	.word	0x080123c8
 8001b64:	080123d0 	.word	0x080123d0
 8001b68:	080123d8 	.word	0x080123d8
 8001b6c:	080123e0 	.word	0x080123e0
 8001b70:	080123e8 	.word	0x080123e8
 8001b74:	080123f0 	.word	0x080123f0
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b80:	9301      	str	r3, [sp, #4]
 8001b82:	2302      	movs	r3, #2
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	2300      	movs	r3, #0
 8001b88:	210a      	movs	r1, #10
 8001b8a:	48a5      	ldr	r0, [pc, #660]	; (8001e20 <FreqMenu_DrawPresetMenu+0xadc>)
 8001b8c:	f00c f802 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001b90:	7bbb      	ldrb	r3, [r7, #14]
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b98:	9301      	str	r3, [sp, #4]
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	210a      	movs	r1, #10
 8001ba2:	48a0      	ldr	r0, [pc, #640]	; (8001e24 <FreqMenu_DrawPresetMenu+0xae0>)
 8001ba4:	f00b fff6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001ba8:	7b7b      	ldrb	r3, [r7, #13]
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb0:	9301      	str	r3, [sp, #4]
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	210a      	movs	r1, #10
 8001bba:	489b      	ldr	r0, [pc, #620]	; (8001e28 <FreqMenu_DrawPresetMenu+0xae4>)
 8001bbc:	f00b ffea 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001bc0:	7b3b      	ldrb	r3, [r7, #12]
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	2302      	movs	r3, #2
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	210a      	movs	r1, #10
 8001bd2:	4896      	ldr	r0, [pc, #600]	; (8001e2c <FreqMenu_DrawPresetMenu+0xae8>)
 8001bd4:	f00b ffde 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001bd8:	7afb      	ldrb	r3, [r7, #11]
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	2302      	movs	r3, #2
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	2300      	movs	r3, #0
 8001be8:	210a      	movs	r1, #10
 8001bea:	4891      	ldr	r0, [pc, #580]	; (8001e30 <FreqMenu_DrawPresetMenu+0xaec>)
 8001bec:	f00b ffd2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001bf0:	7abb      	ldrb	r3, [r7, #10]
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	9301      	str	r3, [sp, #4]
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c00:	210a      	movs	r1, #10
 8001c02:	488c      	ldr	r0, [pc, #560]	; (8001e34 <FreqMenu_DrawPresetMenu+0xaf0>)
 8001c04:	f00b ffc6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001c08:	7a7b      	ldrb	r3, [r7, #9]
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	2302      	movs	r3, #2
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	2300      	movs	r3, #0
 8001c18:	210a      	movs	r1, #10
 8001c1a:	4887      	ldr	r0, [pc, #540]	; (8001e38 <FreqMenu_DrawPresetMenu+0xaf4>)
 8001c1c:	f00b ffba 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c28:	9301      	str	r3, [sp, #4]
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	2178      	movs	r1, #120	; 0x78
 8001c32:	4882      	ldr	r0, [pc, #520]	; (8001e3c <FreqMenu_DrawPresetMenu+0xaf8>)
 8001c34:	f00b ffae 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001c38:	7bbb      	ldrb	r3, [r7, #14]
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c40:	9301      	str	r3, [sp, #4]
 8001c42:	2302      	movs	r3, #2
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	2300      	movs	r3, #0
 8001c48:	2178      	movs	r1, #120	; 0x78
 8001c4a:	487d      	ldr	r0, [pc, #500]	; (8001e40 <FreqMenu_DrawPresetMenu+0xafc>)
 8001c4c:	f00b ffa2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001c50:	7b7b      	ldrb	r3, [r7, #13]
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c58:	9301      	str	r3, [sp, #4]
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2178      	movs	r1, #120	; 0x78
 8001c62:	4878      	ldr	r0, [pc, #480]	; (8001e44 <FreqMenu_DrawPresetMenu+0xb00>)
 8001c64:	f00b ff96 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001c68:	7b3b      	ldrb	r3, [r7, #12]
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c70:	9301      	str	r3, [sp, #4]
 8001c72:	2302      	movs	r3, #2
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	2300      	movs	r3, #0
 8001c78:	2178      	movs	r1, #120	; 0x78
 8001c7a:	4873      	ldr	r0, [pc, #460]	; (8001e48 <FreqMenu_DrawPresetMenu+0xb04>)
 8001c7c:	f00b ff8a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001c80:	7afb      	ldrb	r3, [r7, #11]
 8001c82:	b29a      	uxth	r2, r3
 8001c84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c88:	9301      	str	r3, [sp, #4]
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2178      	movs	r1, #120	; 0x78
 8001c92:	486e      	ldr	r0, [pc, #440]	; (8001e4c <FreqMenu_DrawPresetMenu+0xb08>)
 8001c94:	f00b ff7e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001c98:	7abb      	ldrb	r3, [r7, #10]
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ca0:	9301      	str	r3, [sp, #4]
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	9300      	str	r3, [sp, #0]
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	2178      	movs	r1, #120	; 0x78
 8001caa:	4869      	ldr	r0, [pc, #420]	; (8001e50 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001cac:	f00b ff72 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001cb0:	7a7b      	ldrb	r3, [r7, #9]
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb8:	9301      	str	r3, [sp, #4]
 8001cba:	2302      	movs	r3, #2
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	2178      	movs	r1, #120	; 0x78
 8001cc2:	4864      	ldr	r0, [pc, #400]	; (8001e54 <FreqMenu_DrawPresetMenu+0xb10>)
 8001cc4:	f00b ff66 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8001cc8:	f000 bdc8 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cd4:	9301      	str	r3, [sp, #4]
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	2300      	movs	r3, #0
 8001cdc:	210a      	movs	r1, #10
 8001cde:	4850      	ldr	r0, [pc, #320]	; (8001e20 <FreqMenu_DrawPresetMenu+0xadc>)
 8001ce0:	f00b ff58 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001ce4:	7bbb      	ldrb	r3, [r7, #14]
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cec:	9301      	str	r3, [sp, #4]
 8001cee:	2302      	movs	r3, #2
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	210a      	movs	r1, #10
 8001cf6:	484b      	ldr	r0, [pc, #300]	; (8001e24 <FreqMenu_DrawPresetMenu+0xae0>)
 8001cf8:	f00b ff4c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001cfc:	7b7b      	ldrb	r3, [r7, #13]
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	2302      	movs	r3, #2
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	210a      	movs	r1, #10
 8001d0e:	4846      	ldr	r0, [pc, #280]	; (8001e28 <FreqMenu_DrawPresetMenu+0xae4>)
 8001d10:	f00b ff40 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001d14:	7b3b      	ldrb	r3, [r7, #12]
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d1c:	9301      	str	r3, [sp, #4]
 8001d1e:	2302      	movs	r3, #2
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	2300      	movs	r3, #0
 8001d24:	210a      	movs	r1, #10
 8001d26:	4841      	ldr	r0, [pc, #260]	; (8001e2c <FreqMenu_DrawPresetMenu+0xae8>)
 8001d28:	f00b ff34 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001d2c:	7afb      	ldrb	r3, [r7, #11]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	2302      	movs	r3, #2
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	210a      	movs	r1, #10
 8001d3e:	483c      	ldr	r0, [pc, #240]	; (8001e30 <FreqMenu_DrawPresetMenu+0xaec>)
 8001d40:	f00b ff28 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001d44:	7abb      	ldrb	r3, [r7, #10]
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	2302      	movs	r3, #2
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2300      	movs	r3, #0
 8001d54:	210a      	movs	r1, #10
 8001d56:	4837      	ldr	r0, [pc, #220]	; (8001e34 <FreqMenu_DrawPresetMenu+0xaf0>)
 8001d58:	f00b ff1c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 8001d5c:	7a7b      	ldrb	r3, [r7, #9]
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	2300      	movs	r3, #0
 8001d62:	9301      	str	r3, [sp, #4]
 8001d64:	2302      	movs	r3, #2
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d6c:	210a      	movs	r1, #10
 8001d6e:	4832      	ldr	r0, [pc, #200]	; (8001e38 <FreqMenu_DrawPresetMenu+0xaf4>)
 8001d70:	f00b ff10 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d7c:	9301      	str	r3, [sp, #4]
 8001d7e:	2302      	movs	r3, #2
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	2300      	movs	r3, #0
 8001d84:	2178      	movs	r1, #120	; 0x78
 8001d86:	482d      	ldr	r0, [pc, #180]	; (8001e3c <FreqMenu_DrawPresetMenu+0xaf8>)
 8001d88:	f00b ff04 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001d8c:	7bbb      	ldrb	r3, [r7, #14]
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d94:	9301      	str	r3, [sp, #4]
 8001d96:	2302      	movs	r3, #2
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	2178      	movs	r1, #120	; 0x78
 8001d9e:	4828      	ldr	r0, [pc, #160]	; (8001e40 <FreqMenu_DrawPresetMenu+0xafc>)
 8001da0:	f00b fef8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001da4:	7b7b      	ldrb	r3, [r7, #13]
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dac:	9301      	str	r3, [sp, #4]
 8001dae:	2302      	movs	r3, #2
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2300      	movs	r3, #0
 8001db4:	2178      	movs	r1, #120	; 0x78
 8001db6:	4823      	ldr	r0, [pc, #140]	; (8001e44 <FreqMenu_DrawPresetMenu+0xb00>)
 8001db8:	f00b feec 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001dbc:	7b3b      	ldrb	r3, [r7, #12]
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc4:	9301      	str	r3, [sp, #4]
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	2178      	movs	r1, #120	; 0x78
 8001dce:	481e      	ldr	r0, [pc, #120]	; (8001e48 <FreqMenu_DrawPresetMenu+0xb04>)
 8001dd0:	f00b fee0 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001dd4:	7afb      	ldrb	r3, [r7, #11]
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ddc:	9301      	str	r3, [sp, #4]
 8001dde:	2302      	movs	r3, #2
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	2300      	movs	r3, #0
 8001de4:	2178      	movs	r1, #120	; 0x78
 8001de6:	4819      	ldr	r0, [pc, #100]	; (8001e4c <FreqMenu_DrawPresetMenu+0xb08>)
 8001de8:	f00b fed4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001dec:	7abb      	ldrb	r3, [r7, #10]
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001df4:	9301      	str	r3, [sp, #4]
 8001df6:	2302      	movs	r3, #2
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	2178      	movs	r1, #120	; 0x78
 8001dfe:	4814      	ldr	r0, [pc, #80]	; (8001e50 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001e00:	f00b fec8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001e04:	7a7b      	ldrb	r3, [r7, #9]
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e0c:	9301      	str	r3, [sp, #4]
 8001e0e:	2302      	movs	r3, #2
 8001e10:	9300      	str	r3, [sp, #0]
 8001e12:	2300      	movs	r3, #0
 8001e14:	2178      	movs	r1, #120	; 0x78
 8001e16:	480f      	ldr	r0, [pc, #60]	; (8001e54 <FreqMenu_DrawPresetMenu+0xb10>)
 8001e18:	f00b febc 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8001e1c:	f000 bd1e 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
 8001e20:	08012388 	.word	0x08012388
 8001e24:	08012390 	.word	0x08012390
 8001e28:	08012398 	.word	0x08012398
 8001e2c:	080123a0 	.word	0x080123a0
 8001e30:	080123a8 	.word	0x080123a8
 8001e34:	080123b0 	.word	0x080123b0
 8001e38:	080123b8 	.word	0x080123b8
 8001e3c:	080123c0 	.word	0x080123c0
 8001e40:	080123c8 	.word	0x080123c8
 8001e44:	080123d0 	.word	0x080123d0
 8001e48:	080123d8 	.word	0x080123d8
 8001e4c:	080123e0 	.word	0x080123e0
 8001e50:	080123e8 	.word	0x080123e8
 8001e54:	080123f0 	.word	0x080123f0
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e60:	9301      	str	r3, [sp, #4]
 8001e62:	2302      	movs	r3, #2
 8001e64:	9300      	str	r3, [sp, #0]
 8001e66:	2300      	movs	r3, #0
 8001e68:	210a      	movs	r1, #10
 8001e6a:	48a5      	ldr	r0, [pc, #660]	; (8002100 <FreqMenu_DrawPresetMenu+0xdbc>)
 8001e6c:	f00b fe92 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001e70:	7bbb      	ldrb	r3, [r7, #14]
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2300      	movs	r3, #0
 8001e80:	210a      	movs	r1, #10
 8001e82:	48a0      	ldr	r0, [pc, #640]	; (8002104 <FreqMenu_DrawPresetMenu+0xdc0>)
 8001e84:	f00b fe86 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001e88:	7b7b      	ldrb	r3, [r7, #13]
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e90:	9301      	str	r3, [sp, #4]
 8001e92:	2302      	movs	r3, #2
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2300      	movs	r3, #0
 8001e98:	210a      	movs	r1, #10
 8001e9a:	489b      	ldr	r0, [pc, #620]	; (8002108 <FreqMenu_DrawPresetMenu+0xdc4>)
 8001e9c:	f00b fe7a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001ea0:	7b3b      	ldrb	r3, [r7, #12]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ea8:	9301      	str	r3, [sp, #4]
 8001eaa:	2302      	movs	r3, #2
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	210a      	movs	r1, #10
 8001eb2:	4896      	ldr	r0, [pc, #600]	; (800210c <FreqMenu_DrawPresetMenu+0xdc8>)
 8001eb4:	f00b fe6e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001eb8:	7afb      	ldrb	r3, [r7, #11]
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	9300      	str	r3, [sp, #0]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	210a      	movs	r1, #10
 8001eca:	4891      	ldr	r0, [pc, #580]	; (8002110 <FreqMenu_DrawPresetMenu+0xdcc>)
 8001ecc:	f00b fe62 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001ed0:	7abb      	ldrb	r3, [r7, #10]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ed8:	9301      	str	r3, [sp, #4]
 8001eda:	2302      	movs	r3, #2
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	210a      	movs	r1, #10
 8001ee2:	488c      	ldr	r0, [pc, #560]	; (8002114 <FreqMenu_DrawPresetMenu+0xdd0>)
 8001ee4:	f00b fe56 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001ee8:	7a7b      	ldrb	r3, [r7, #9]
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ef0:	9301      	str	r3, [sp, #4]
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	210a      	movs	r1, #10
 8001efa:	4887      	ldr	r0, [pc, #540]	; (8002118 <FreqMenu_DrawPresetMenu+0xdd4>)
 8001efc:	f00b fe4a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	2300      	movs	r3, #0
 8001f06:	9301      	str	r3, [sp, #4]
 8001f08:	2302      	movs	r3, #2
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f10:	2178      	movs	r1, #120	; 0x78
 8001f12:	4882      	ldr	r0, [pc, #520]	; (800211c <FreqMenu_DrawPresetMenu+0xdd8>)
 8001f14:	f00b fe3e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001f18:	7bbb      	ldrb	r3, [r7, #14]
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f20:	9301      	str	r3, [sp, #4]
 8001f22:	2302      	movs	r3, #2
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	2300      	movs	r3, #0
 8001f28:	2178      	movs	r1, #120	; 0x78
 8001f2a:	487d      	ldr	r0, [pc, #500]	; (8002120 <FreqMenu_DrawPresetMenu+0xddc>)
 8001f2c:	f00b fe32 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001f30:	7b7b      	ldrb	r3, [r7, #13]
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	2178      	movs	r1, #120	; 0x78
 8001f42:	4878      	ldr	r0, [pc, #480]	; (8002124 <FreqMenu_DrawPresetMenu+0xde0>)
 8001f44:	f00b fe26 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001f48:	7b3b      	ldrb	r3, [r7, #12]
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	2302      	movs	r3, #2
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	2300      	movs	r3, #0
 8001f58:	2178      	movs	r1, #120	; 0x78
 8001f5a:	4873      	ldr	r0, [pc, #460]	; (8002128 <FreqMenu_DrawPresetMenu+0xde4>)
 8001f5c:	f00b fe1a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001f60:	7afb      	ldrb	r3, [r7, #11]
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f68:	9301      	str	r3, [sp, #4]
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	2178      	movs	r1, #120	; 0x78
 8001f72:	486e      	ldr	r0, [pc, #440]	; (800212c <FreqMenu_DrawPresetMenu+0xde8>)
 8001f74:	f00b fe0e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001f78:	7abb      	ldrb	r3, [r7, #10]
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	2302      	movs	r3, #2
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	2300      	movs	r3, #0
 8001f88:	2178      	movs	r1, #120	; 0x78
 8001f8a:	4869      	ldr	r0, [pc, #420]	; (8002130 <FreqMenu_DrawPresetMenu+0xdec>)
 8001f8c:	f00b fe02 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001f90:	7a7b      	ldrb	r3, [r7, #9]
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f98:	9301      	str	r3, [sp, #4]
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	2178      	movs	r1, #120	; 0x78
 8001fa2:	4864      	ldr	r0, [pc, #400]	; (8002134 <FreqMenu_DrawPresetMenu+0xdf0>)
 8001fa4:	f00b fdf6 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8001fa8:	f000 bc58 	b.w	800285c <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001fac:	7bfb      	ldrb	r3, [r7, #15]
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fb4:	9301      	str	r3, [sp, #4]
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	210a      	movs	r1, #10
 8001fbe:	4850      	ldr	r0, [pc, #320]	; (8002100 <FreqMenu_DrawPresetMenu+0xdbc>)
 8001fc0:	f00b fde8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001fc4:	7bbb      	ldrb	r3, [r7, #14]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	2302      	movs	r3, #2
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	210a      	movs	r1, #10
 8001fd6:	484b      	ldr	r0, [pc, #300]	; (8002104 <FreqMenu_DrawPresetMenu+0xdc0>)
 8001fd8:	f00b fddc 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001fdc:	7b7b      	ldrb	r3, [r7, #13]
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fe4:	9301      	str	r3, [sp, #4]
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	2300      	movs	r3, #0
 8001fec:	210a      	movs	r1, #10
 8001fee:	4846      	ldr	r0, [pc, #280]	; (8002108 <FreqMenu_DrawPresetMenu+0xdc4>)
 8001ff0:	f00b fdd0 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001ff4:	7b3b      	ldrb	r3, [r7, #12]
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ffc:	9301      	str	r3, [sp, #4]
 8001ffe:	2302      	movs	r3, #2
 8002000:	9300      	str	r3, [sp, #0]
 8002002:	2300      	movs	r3, #0
 8002004:	210a      	movs	r1, #10
 8002006:	4841      	ldr	r0, [pc, #260]	; (800210c <FreqMenu_DrawPresetMenu+0xdc8>)
 8002008:	f00b fdc4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800200c:	7afb      	ldrb	r3, [r7, #11]
 800200e:	b29a      	uxth	r2, r3
 8002010:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002014:	9301      	str	r3, [sp, #4]
 8002016:	2302      	movs	r3, #2
 8002018:	9300      	str	r3, [sp, #0]
 800201a:	2300      	movs	r3, #0
 800201c:	210a      	movs	r1, #10
 800201e:	483c      	ldr	r0, [pc, #240]	; (8002110 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002020:	f00b fdb8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002024:	7abb      	ldrb	r3, [r7, #10]
 8002026:	b29a      	uxth	r2, r3
 8002028:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800202c:	9301      	str	r3, [sp, #4]
 800202e:	2302      	movs	r3, #2
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	2300      	movs	r3, #0
 8002034:	210a      	movs	r1, #10
 8002036:	4837      	ldr	r0, [pc, #220]	; (8002114 <FreqMenu_DrawPresetMenu+0xdd0>)
 8002038:	f00b fdac 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800203c:	7a7b      	ldrb	r3, [r7, #9]
 800203e:	b29a      	uxth	r2, r3
 8002040:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	2302      	movs	r3, #2
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	2300      	movs	r3, #0
 800204c:	210a      	movs	r1, #10
 800204e:	4832      	ldr	r0, [pc, #200]	; (8002118 <FreqMenu_DrawPresetMenu+0xdd4>)
 8002050:	f00b fda0 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002054:	7bfb      	ldrb	r3, [r7, #15]
 8002056:	b29a      	uxth	r2, r3
 8002058:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800205c:	9301      	str	r3, [sp, #4]
 800205e:	2302      	movs	r3, #2
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	2300      	movs	r3, #0
 8002064:	2178      	movs	r1, #120	; 0x78
 8002066:	482d      	ldr	r0, [pc, #180]	; (800211c <FreqMenu_DrawPresetMenu+0xdd8>)
 8002068:	f00b fd94 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 800206c:	7bbb      	ldrb	r3, [r7, #14]
 800206e:	b29a      	uxth	r2, r3
 8002070:	2300      	movs	r3, #0
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	2302      	movs	r3, #2
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800207c:	2178      	movs	r1, #120	; 0x78
 800207e:	4828      	ldr	r0, [pc, #160]	; (8002120 <FreqMenu_DrawPresetMenu+0xddc>)
 8002080:	f00b fd88 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002084:	7b7b      	ldrb	r3, [r7, #13]
 8002086:	b29a      	uxth	r2, r3
 8002088:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800208c:	9301      	str	r3, [sp, #4]
 800208e:	2302      	movs	r3, #2
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	2300      	movs	r3, #0
 8002094:	2178      	movs	r1, #120	; 0x78
 8002096:	4823      	ldr	r0, [pc, #140]	; (8002124 <FreqMenu_DrawPresetMenu+0xde0>)
 8002098:	f00b fd7c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800209c:	7b3b      	ldrb	r3, [r7, #12]
 800209e:	b29a      	uxth	r2, r3
 80020a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020a4:	9301      	str	r3, [sp, #4]
 80020a6:	2302      	movs	r3, #2
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	2300      	movs	r3, #0
 80020ac:	2178      	movs	r1, #120	; 0x78
 80020ae:	481e      	ldr	r0, [pc, #120]	; (8002128 <FreqMenu_DrawPresetMenu+0xde4>)
 80020b0:	f00b fd70 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80020b4:	7afb      	ldrb	r3, [r7, #11]
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020bc:	9301      	str	r3, [sp, #4]
 80020be:	2302      	movs	r3, #2
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	2300      	movs	r3, #0
 80020c4:	2178      	movs	r1, #120	; 0x78
 80020c6:	4819      	ldr	r0, [pc, #100]	; (800212c <FreqMenu_DrawPresetMenu+0xde8>)
 80020c8:	f00b fd64 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80020cc:	7abb      	ldrb	r3, [r7, #10]
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d4:	9301      	str	r3, [sp, #4]
 80020d6:	2302      	movs	r3, #2
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2300      	movs	r3, #0
 80020dc:	2178      	movs	r1, #120	; 0x78
 80020de:	4814      	ldr	r0, [pc, #80]	; (8002130 <FreqMenu_DrawPresetMenu+0xdec>)
 80020e0:	f00b fd58 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80020e4:	7a7b      	ldrb	r3, [r7, #9]
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020ec:	9301      	str	r3, [sp, #4]
 80020ee:	2302      	movs	r3, #2
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	2300      	movs	r3, #0
 80020f4:	2178      	movs	r1, #120	; 0x78
 80020f6:	480f      	ldr	r0, [pc, #60]	; (8002134 <FreqMenu_DrawPresetMenu+0xdf0>)
 80020f8:	f00b fd4c 	bl	800db94 <ILI9341_Draw_Text>
				break;
 80020fc:	e3ae      	b.n	800285c <FreqMenu_DrawPresetMenu+0x1518>
 80020fe:	bf00      	nop
 8002100:	08012388 	.word	0x08012388
 8002104:	08012390 	.word	0x08012390
 8002108:	08012398 	.word	0x08012398
 800210c:	080123a0 	.word	0x080123a0
 8002110:	080123a8 	.word	0x080123a8
 8002114:	080123b0 	.word	0x080123b0
 8002118:	080123b8 	.word	0x080123b8
 800211c:	080123c0 	.word	0x080123c0
 8002120:	080123c8 	.word	0x080123c8
 8002124:	080123d0 	.word	0x080123d0
 8002128:	080123d8 	.word	0x080123d8
 800212c:	080123e0 	.word	0x080123e0
 8002130:	080123e8 	.word	0x080123e8
 8002134:	080123f0 	.word	0x080123f0
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	b29a      	uxth	r2, r3
 800213c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002140:	9301      	str	r3, [sp, #4]
 8002142:	2302      	movs	r3, #2
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2300      	movs	r3, #0
 8002148:	210a      	movs	r1, #10
 800214a:	48a4      	ldr	r0, [pc, #656]	; (80023dc <FreqMenu_DrawPresetMenu+0x1098>)
 800214c:	f00b fd22 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002150:	7bbb      	ldrb	r3, [r7, #14]
 8002152:	b29a      	uxth	r2, r3
 8002154:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002158:	9301      	str	r3, [sp, #4]
 800215a:	2302      	movs	r3, #2
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	2300      	movs	r3, #0
 8002160:	210a      	movs	r1, #10
 8002162:	489f      	ldr	r0, [pc, #636]	; (80023e0 <FreqMenu_DrawPresetMenu+0x109c>)
 8002164:	f00b fd16 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002168:	7b7b      	ldrb	r3, [r7, #13]
 800216a:	b29a      	uxth	r2, r3
 800216c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002170:	9301      	str	r3, [sp, #4]
 8002172:	2302      	movs	r3, #2
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2300      	movs	r3, #0
 8002178:	210a      	movs	r1, #10
 800217a:	489a      	ldr	r0, [pc, #616]	; (80023e4 <FreqMenu_DrawPresetMenu+0x10a0>)
 800217c:	f00b fd0a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002180:	7b3b      	ldrb	r3, [r7, #12]
 8002182:	b29a      	uxth	r2, r3
 8002184:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	2302      	movs	r3, #2
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2300      	movs	r3, #0
 8002190:	210a      	movs	r1, #10
 8002192:	4895      	ldr	r0, [pc, #596]	; (80023e8 <FreqMenu_DrawPresetMenu+0x10a4>)
 8002194:	f00b fcfe 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002198:	7afb      	ldrb	r3, [r7, #11]
 800219a:	b29a      	uxth	r2, r3
 800219c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a0:	9301      	str	r3, [sp, #4]
 80021a2:	2302      	movs	r3, #2
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	2300      	movs	r3, #0
 80021a8:	210a      	movs	r1, #10
 80021aa:	4890      	ldr	r0, [pc, #576]	; (80023ec <FreqMenu_DrawPresetMenu+0x10a8>)
 80021ac:	f00b fcf2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80021b0:	7abb      	ldrb	r3, [r7, #10]
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	2302      	movs	r3, #2
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	2300      	movs	r3, #0
 80021c0:	210a      	movs	r1, #10
 80021c2:	488b      	ldr	r0, [pc, #556]	; (80023f0 <FreqMenu_DrawPresetMenu+0x10ac>)
 80021c4:	f00b fce6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80021c8:	7a7b      	ldrb	r3, [r7, #9]
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021d0:	9301      	str	r3, [sp, #4]
 80021d2:	2302      	movs	r3, #2
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	2300      	movs	r3, #0
 80021d8:	210a      	movs	r1, #10
 80021da:	4886      	ldr	r0, [pc, #536]	; (80023f4 <FreqMenu_DrawPresetMenu+0x10b0>)
 80021dc:	f00b fcda 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	2302      	movs	r3, #2
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	2300      	movs	r3, #0
 80021f0:	2178      	movs	r1, #120	; 0x78
 80021f2:	4881      	ldr	r0, [pc, #516]	; (80023f8 <FreqMenu_DrawPresetMenu+0x10b4>)
 80021f4:	f00b fcce 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80021f8:	7bbb      	ldrb	r3, [r7, #14]
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	2302      	movs	r3, #2
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	2300      	movs	r3, #0
 8002208:	2178      	movs	r1, #120	; 0x78
 800220a:	487c      	ldr	r0, [pc, #496]	; (80023fc <FreqMenu_DrawPresetMenu+0x10b8>)
 800220c:	f00b fcc2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 8002210:	7b7b      	ldrb	r3, [r7, #13]
 8002212:	b29a      	uxth	r2, r3
 8002214:	2300      	movs	r3, #0
 8002216:	9301      	str	r3, [sp, #4]
 8002218:	2302      	movs	r3, #2
 800221a:	9300      	str	r3, [sp, #0]
 800221c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002220:	2178      	movs	r1, #120	; 0x78
 8002222:	4877      	ldr	r0, [pc, #476]	; (8002400 <FreqMenu_DrawPresetMenu+0x10bc>)
 8002224:	f00b fcb6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002228:	7b3b      	ldrb	r3, [r7, #12]
 800222a:	b29a      	uxth	r2, r3
 800222c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	2302      	movs	r3, #2
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	2300      	movs	r3, #0
 8002238:	2178      	movs	r1, #120	; 0x78
 800223a:	4872      	ldr	r0, [pc, #456]	; (8002404 <FreqMenu_DrawPresetMenu+0x10c0>)
 800223c:	f00b fcaa 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002240:	7afb      	ldrb	r3, [r7, #11]
 8002242:	b29a      	uxth	r2, r3
 8002244:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	2302      	movs	r3, #2
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2300      	movs	r3, #0
 8002250:	2178      	movs	r1, #120	; 0x78
 8002252:	486d      	ldr	r0, [pc, #436]	; (8002408 <FreqMenu_DrawPresetMenu+0x10c4>)
 8002254:	f00b fc9e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002258:	7abb      	ldrb	r3, [r7, #10]
 800225a:	b29a      	uxth	r2, r3
 800225c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002260:	9301      	str	r3, [sp, #4]
 8002262:	2302      	movs	r3, #2
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	2300      	movs	r3, #0
 8002268:	2178      	movs	r1, #120	; 0x78
 800226a:	4868      	ldr	r0, [pc, #416]	; (800240c <FreqMenu_DrawPresetMenu+0x10c8>)
 800226c:	f00b fc92 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002270:	7a7b      	ldrb	r3, [r7, #9]
 8002272:	b29a      	uxth	r2, r3
 8002274:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002278:	9301      	str	r3, [sp, #4]
 800227a:	2302      	movs	r3, #2
 800227c:	9300      	str	r3, [sp, #0]
 800227e:	2300      	movs	r3, #0
 8002280:	2178      	movs	r1, #120	; 0x78
 8002282:	4863      	ldr	r0, [pc, #396]	; (8002410 <FreqMenu_DrawPresetMenu+0x10cc>)
 8002284:	f00b fc86 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8002288:	e2e8      	b.n	800285c <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	b29a      	uxth	r2, r3
 800228e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	2302      	movs	r3, #2
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2300      	movs	r3, #0
 800229a:	210a      	movs	r1, #10
 800229c:	484f      	ldr	r0, [pc, #316]	; (80023dc <FreqMenu_DrawPresetMenu+0x1098>)
 800229e:	f00b fc79 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80022a2:	7bbb      	ldrb	r3, [r7, #14]
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	2302      	movs	r3, #2
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2300      	movs	r3, #0
 80022b2:	210a      	movs	r1, #10
 80022b4:	484a      	ldr	r0, [pc, #296]	; (80023e0 <FreqMenu_DrawPresetMenu+0x109c>)
 80022b6:	f00b fc6d 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80022ba:	7b7b      	ldrb	r3, [r7, #13]
 80022bc:	b29a      	uxth	r2, r3
 80022be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	2302      	movs	r3, #2
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	2300      	movs	r3, #0
 80022ca:	210a      	movs	r1, #10
 80022cc:	4845      	ldr	r0, [pc, #276]	; (80023e4 <FreqMenu_DrawPresetMenu+0x10a0>)
 80022ce:	f00b fc61 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80022d2:	7b3b      	ldrb	r3, [r7, #12]
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022da:	9301      	str	r3, [sp, #4]
 80022dc:	2302      	movs	r3, #2
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	2300      	movs	r3, #0
 80022e2:	210a      	movs	r1, #10
 80022e4:	4840      	ldr	r0, [pc, #256]	; (80023e8 <FreqMenu_DrawPresetMenu+0x10a4>)
 80022e6:	f00b fc55 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80022ea:	7afb      	ldrb	r3, [r7, #11]
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022f2:	9301      	str	r3, [sp, #4]
 80022f4:	2302      	movs	r3, #2
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2300      	movs	r3, #0
 80022fa:	210a      	movs	r1, #10
 80022fc:	483b      	ldr	r0, [pc, #236]	; (80023ec <FreqMenu_DrawPresetMenu+0x10a8>)
 80022fe:	f00b fc49 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002302:	7abb      	ldrb	r3, [r7, #10]
 8002304:	b29a      	uxth	r2, r3
 8002306:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	2302      	movs	r3, #2
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	2300      	movs	r3, #0
 8002312:	210a      	movs	r1, #10
 8002314:	4836      	ldr	r0, [pc, #216]	; (80023f0 <FreqMenu_DrawPresetMenu+0x10ac>)
 8002316:	f00b fc3d 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800231a:	7a7b      	ldrb	r3, [r7, #9]
 800231c:	b29a      	uxth	r2, r3
 800231e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002322:	9301      	str	r3, [sp, #4]
 8002324:	2302      	movs	r3, #2
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	2300      	movs	r3, #0
 800232a:	210a      	movs	r1, #10
 800232c:	4831      	ldr	r0, [pc, #196]	; (80023f4 <FreqMenu_DrawPresetMenu+0x10b0>)
 800232e:	f00b fc31 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	b29a      	uxth	r2, r3
 8002336:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	2302      	movs	r3, #2
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2300      	movs	r3, #0
 8002342:	2178      	movs	r1, #120	; 0x78
 8002344:	482c      	ldr	r0, [pc, #176]	; (80023f8 <FreqMenu_DrawPresetMenu+0x10b4>)
 8002346:	f00b fc25 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800234a:	7bbb      	ldrb	r3, [r7, #14]
 800234c:	b29a      	uxth	r2, r3
 800234e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	2302      	movs	r3, #2
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	2300      	movs	r3, #0
 800235a:	2178      	movs	r1, #120	; 0x78
 800235c:	4827      	ldr	r0, [pc, #156]	; (80023fc <FreqMenu_DrawPresetMenu+0x10b8>)
 800235e:	f00b fc19 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002362:	7b7b      	ldrb	r3, [r7, #13]
 8002364:	b29a      	uxth	r2, r3
 8002366:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	2302      	movs	r3, #2
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	2300      	movs	r3, #0
 8002372:	2178      	movs	r1, #120	; 0x78
 8002374:	4822      	ldr	r0, [pc, #136]	; (8002400 <FreqMenu_DrawPresetMenu+0x10bc>)
 8002376:	f00b fc0d 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 800237a:	7b3b      	ldrb	r3, [r7, #12]
 800237c:	b29a      	uxth	r2, r3
 800237e:	2300      	movs	r3, #0
 8002380:	9301      	str	r3, [sp, #4]
 8002382:	2302      	movs	r3, #2
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800238a:	2178      	movs	r1, #120	; 0x78
 800238c:	481d      	ldr	r0, [pc, #116]	; (8002404 <FreqMenu_DrawPresetMenu+0x10c0>)
 800238e:	f00b fc01 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002392:	7afb      	ldrb	r3, [r7, #11]
 8002394:	b29a      	uxth	r2, r3
 8002396:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800239a:	9301      	str	r3, [sp, #4]
 800239c:	2302      	movs	r3, #2
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2300      	movs	r3, #0
 80023a2:	2178      	movs	r1, #120	; 0x78
 80023a4:	4818      	ldr	r0, [pc, #96]	; (8002408 <FreqMenu_DrawPresetMenu+0x10c4>)
 80023a6:	f00b fbf5 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80023aa:	7abb      	ldrb	r3, [r7, #10]
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023b2:	9301      	str	r3, [sp, #4]
 80023b4:	2302      	movs	r3, #2
 80023b6:	9300      	str	r3, [sp, #0]
 80023b8:	2300      	movs	r3, #0
 80023ba:	2178      	movs	r1, #120	; 0x78
 80023bc:	4813      	ldr	r0, [pc, #76]	; (800240c <FreqMenu_DrawPresetMenu+0x10c8>)
 80023be:	f00b fbe9 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80023c2:	7a7b      	ldrb	r3, [r7, #9]
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023ca:	9301      	str	r3, [sp, #4]
 80023cc:	2302      	movs	r3, #2
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	2300      	movs	r3, #0
 80023d2:	2178      	movs	r1, #120	; 0x78
 80023d4:	480e      	ldr	r0, [pc, #56]	; (8002410 <FreqMenu_DrawPresetMenu+0x10cc>)
 80023d6:	f00b fbdd 	bl	800db94 <ILI9341_Draw_Text>
				break;
 80023da:	e23f      	b.n	800285c <FreqMenu_DrawPresetMenu+0x1518>
 80023dc:	08012388 	.word	0x08012388
 80023e0:	08012390 	.word	0x08012390
 80023e4:	08012398 	.word	0x08012398
 80023e8:	080123a0 	.word	0x080123a0
 80023ec:	080123a8 	.word	0x080123a8
 80023f0:	080123b0 	.word	0x080123b0
 80023f4:	080123b8 	.word	0x080123b8
 80023f8:	080123c0 	.word	0x080123c0
 80023fc:	080123c8 	.word	0x080123c8
 8002400:	080123d0 	.word	0x080123d0
 8002404:	080123d8 	.word	0x080123d8
 8002408:	080123e0 	.word	0x080123e0
 800240c:	080123e8 	.word	0x080123e8
 8002410:	080123f0 	.word	0x080123f0
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002414:	7bfb      	ldrb	r3, [r7, #15]
 8002416:	b29a      	uxth	r2, r3
 8002418:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800241c:	9301      	str	r3, [sp, #4]
 800241e:	2302      	movs	r3, #2
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	2300      	movs	r3, #0
 8002424:	210a      	movs	r1, #10
 8002426:	48a4      	ldr	r0, [pc, #656]	; (80026b8 <FreqMenu_DrawPresetMenu+0x1374>)
 8002428:	f00b fbb4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800242c:	7bbb      	ldrb	r3, [r7, #14]
 800242e:	b29a      	uxth	r2, r3
 8002430:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	2302      	movs	r3, #2
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	2300      	movs	r3, #0
 800243c:	210a      	movs	r1, #10
 800243e:	489f      	ldr	r0, [pc, #636]	; (80026bc <FreqMenu_DrawPresetMenu+0x1378>)
 8002440:	f00b fba8 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002444:	7b7b      	ldrb	r3, [r7, #13]
 8002446:	b29a      	uxth	r2, r3
 8002448:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800244c:	9301      	str	r3, [sp, #4]
 800244e:	2302      	movs	r3, #2
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	2300      	movs	r3, #0
 8002454:	210a      	movs	r1, #10
 8002456:	489a      	ldr	r0, [pc, #616]	; (80026c0 <FreqMenu_DrawPresetMenu+0x137c>)
 8002458:	f00b fb9c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800245c:	7b3b      	ldrb	r3, [r7, #12]
 800245e:	b29a      	uxth	r2, r3
 8002460:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002464:	9301      	str	r3, [sp, #4]
 8002466:	2302      	movs	r3, #2
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2300      	movs	r3, #0
 800246c:	210a      	movs	r1, #10
 800246e:	4895      	ldr	r0, [pc, #596]	; (80026c4 <FreqMenu_DrawPresetMenu+0x1380>)
 8002470:	f00b fb90 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002474:	7afb      	ldrb	r3, [r7, #11]
 8002476:	b29a      	uxth	r2, r3
 8002478:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800247c:	9301      	str	r3, [sp, #4]
 800247e:	2302      	movs	r3, #2
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	2300      	movs	r3, #0
 8002484:	210a      	movs	r1, #10
 8002486:	4890      	ldr	r0, [pc, #576]	; (80026c8 <FreqMenu_DrawPresetMenu+0x1384>)
 8002488:	f00b fb84 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800248c:	7abb      	ldrb	r3, [r7, #10]
 800248e:	b29a      	uxth	r2, r3
 8002490:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002494:	9301      	str	r3, [sp, #4]
 8002496:	2302      	movs	r3, #2
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	2300      	movs	r3, #0
 800249c:	210a      	movs	r1, #10
 800249e:	488b      	ldr	r0, [pc, #556]	; (80026cc <FreqMenu_DrawPresetMenu+0x1388>)
 80024a0:	f00b fb78 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80024a4:	7a7b      	ldrb	r3, [r7, #9]
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ac:	9301      	str	r3, [sp, #4]
 80024ae:	2302      	movs	r3, #2
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	2300      	movs	r3, #0
 80024b4:	210a      	movs	r1, #10
 80024b6:	4886      	ldr	r0, [pc, #536]	; (80026d0 <FreqMenu_DrawPresetMenu+0x138c>)
 80024b8:	f00b fb6c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	b29a      	uxth	r2, r3
 80024c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	2302      	movs	r3, #2
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2300      	movs	r3, #0
 80024cc:	2178      	movs	r1, #120	; 0x78
 80024ce:	4881      	ldr	r0, [pc, #516]	; (80026d4 <FreqMenu_DrawPresetMenu+0x1390>)
 80024d0:	f00b fb60 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80024d4:	7bbb      	ldrb	r3, [r7, #14]
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024dc:	9301      	str	r3, [sp, #4]
 80024de:	2302      	movs	r3, #2
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2300      	movs	r3, #0
 80024e4:	2178      	movs	r1, #120	; 0x78
 80024e6:	487c      	ldr	r0, [pc, #496]	; (80026d8 <FreqMenu_DrawPresetMenu+0x1394>)
 80024e8:	f00b fb54 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80024ec:	7b7b      	ldrb	r3, [r7, #13]
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024f4:	9301      	str	r3, [sp, #4]
 80024f6:	2302      	movs	r3, #2
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	2300      	movs	r3, #0
 80024fc:	2178      	movs	r1, #120	; 0x78
 80024fe:	4877      	ldr	r0, [pc, #476]	; (80026dc <FreqMenu_DrawPresetMenu+0x1398>)
 8002500:	f00b fb48 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002504:	7b3b      	ldrb	r3, [r7, #12]
 8002506:	b29a      	uxth	r2, r3
 8002508:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800250c:	9301      	str	r3, [sp, #4]
 800250e:	2302      	movs	r3, #2
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	2300      	movs	r3, #0
 8002514:	2178      	movs	r1, #120	; 0x78
 8002516:	4872      	ldr	r0, [pc, #456]	; (80026e0 <FreqMenu_DrawPresetMenu+0x139c>)
 8002518:	f00b fb3c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 800251c:	7afb      	ldrb	r3, [r7, #11]
 800251e:	b29a      	uxth	r2, r3
 8002520:	2300      	movs	r3, #0
 8002522:	9301      	str	r3, [sp, #4]
 8002524:	2302      	movs	r3, #2
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800252c:	2178      	movs	r1, #120	; 0x78
 800252e:	486d      	ldr	r0, [pc, #436]	; (80026e4 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002530:	f00b fb30 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002534:	7abb      	ldrb	r3, [r7, #10]
 8002536:	b29a      	uxth	r2, r3
 8002538:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	2302      	movs	r3, #2
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	2300      	movs	r3, #0
 8002544:	2178      	movs	r1, #120	; 0x78
 8002546:	4868      	ldr	r0, [pc, #416]	; (80026e8 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002548:	f00b fb24 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800254c:	7a7b      	ldrb	r3, [r7, #9]
 800254e:	b29a      	uxth	r2, r3
 8002550:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002554:	9301      	str	r3, [sp, #4]
 8002556:	2302      	movs	r3, #2
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	2300      	movs	r3, #0
 800255c:	2178      	movs	r1, #120	; 0x78
 800255e:	4863      	ldr	r0, [pc, #396]	; (80026ec <FreqMenu_DrawPresetMenu+0x13a8>)
 8002560:	f00b fb18 	bl	800db94 <ILI9341_Draw_Text>
			break;
 8002564:	e17a      	b.n	800285c <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	b29a      	uxth	r2, r3
 800256a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800256e:	9301      	str	r3, [sp, #4]
 8002570:	2302      	movs	r3, #2
 8002572:	9300      	str	r3, [sp, #0]
 8002574:	2300      	movs	r3, #0
 8002576:	210a      	movs	r1, #10
 8002578:	484f      	ldr	r0, [pc, #316]	; (80026b8 <FreqMenu_DrawPresetMenu+0x1374>)
 800257a:	f00b fb0b 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800257e:	7bbb      	ldrb	r3, [r7, #14]
 8002580:	b29a      	uxth	r2, r3
 8002582:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002586:	9301      	str	r3, [sp, #4]
 8002588:	2302      	movs	r3, #2
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	2300      	movs	r3, #0
 800258e:	210a      	movs	r1, #10
 8002590:	484a      	ldr	r0, [pc, #296]	; (80026bc <FreqMenu_DrawPresetMenu+0x1378>)
 8002592:	f00b faff 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002596:	7b7b      	ldrb	r3, [r7, #13]
 8002598:	b29a      	uxth	r2, r3
 800259a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800259e:	9301      	str	r3, [sp, #4]
 80025a0:	2302      	movs	r3, #2
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2300      	movs	r3, #0
 80025a6:	210a      	movs	r1, #10
 80025a8:	4845      	ldr	r0, [pc, #276]	; (80026c0 <FreqMenu_DrawPresetMenu+0x137c>)
 80025aa:	f00b faf3 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80025ae:	7b3b      	ldrb	r3, [r7, #12]
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	2302      	movs	r3, #2
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	2300      	movs	r3, #0
 80025be:	210a      	movs	r1, #10
 80025c0:	4840      	ldr	r0, [pc, #256]	; (80026c4 <FreqMenu_DrawPresetMenu+0x1380>)
 80025c2:	f00b fae7 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80025c6:	7afb      	ldrb	r3, [r7, #11]
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025ce:	9301      	str	r3, [sp, #4]
 80025d0:	2302      	movs	r3, #2
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	2300      	movs	r3, #0
 80025d6:	210a      	movs	r1, #10
 80025d8:	483b      	ldr	r0, [pc, #236]	; (80026c8 <FreqMenu_DrawPresetMenu+0x1384>)
 80025da:	f00b fadb 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80025de:	7abb      	ldrb	r3, [r7, #10]
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025e6:	9301      	str	r3, [sp, #4]
 80025e8:	2302      	movs	r3, #2
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	2300      	movs	r3, #0
 80025ee:	210a      	movs	r1, #10
 80025f0:	4836      	ldr	r0, [pc, #216]	; (80026cc <FreqMenu_DrawPresetMenu+0x1388>)
 80025f2:	f00b facf 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80025f6:	7a7b      	ldrb	r3, [r7, #9]
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025fe:	9301      	str	r3, [sp, #4]
 8002600:	2302      	movs	r3, #2
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	2300      	movs	r3, #0
 8002606:	210a      	movs	r1, #10
 8002608:	4831      	ldr	r0, [pc, #196]	; (80026d0 <FreqMenu_DrawPresetMenu+0x138c>)
 800260a:	f00b fac3 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800260e:	7bfb      	ldrb	r3, [r7, #15]
 8002610:	b29a      	uxth	r2, r3
 8002612:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002616:	9301      	str	r3, [sp, #4]
 8002618:	2302      	movs	r3, #2
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	2300      	movs	r3, #0
 800261e:	2178      	movs	r1, #120	; 0x78
 8002620:	482c      	ldr	r0, [pc, #176]	; (80026d4 <FreqMenu_DrawPresetMenu+0x1390>)
 8002622:	f00b fab7 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002626:	7bbb      	ldrb	r3, [r7, #14]
 8002628:	b29a      	uxth	r2, r3
 800262a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800262e:	9301      	str	r3, [sp, #4]
 8002630:	2302      	movs	r3, #2
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	2300      	movs	r3, #0
 8002636:	2178      	movs	r1, #120	; 0x78
 8002638:	4827      	ldr	r0, [pc, #156]	; (80026d8 <FreqMenu_DrawPresetMenu+0x1394>)
 800263a:	f00b faab 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800263e:	7b7b      	ldrb	r3, [r7, #13]
 8002640:	b29a      	uxth	r2, r3
 8002642:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002646:	9301      	str	r3, [sp, #4]
 8002648:	2302      	movs	r3, #2
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	2300      	movs	r3, #0
 800264e:	2178      	movs	r1, #120	; 0x78
 8002650:	4822      	ldr	r0, [pc, #136]	; (80026dc <FreqMenu_DrawPresetMenu+0x1398>)
 8002652:	f00b fa9f 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002656:	7b3b      	ldrb	r3, [r7, #12]
 8002658:	b29a      	uxth	r2, r3
 800265a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800265e:	9301      	str	r3, [sp, #4]
 8002660:	2302      	movs	r3, #2
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	2300      	movs	r3, #0
 8002666:	2178      	movs	r1, #120	; 0x78
 8002668:	481d      	ldr	r0, [pc, #116]	; (80026e0 <FreqMenu_DrawPresetMenu+0x139c>)
 800266a:	f00b fa93 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800266e:	7afb      	ldrb	r3, [r7, #11]
 8002670:	b29a      	uxth	r2, r3
 8002672:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002676:	9301      	str	r3, [sp, #4]
 8002678:	2302      	movs	r3, #2
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	2300      	movs	r3, #0
 800267e:	2178      	movs	r1, #120	; 0x78
 8002680:	4818      	ldr	r0, [pc, #96]	; (80026e4 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002682:	f00b fa87 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 8002686:	7abb      	ldrb	r3, [r7, #10]
 8002688:	b29a      	uxth	r2, r3
 800268a:	2300      	movs	r3, #0
 800268c:	9301      	str	r3, [sp, #4]
 800268e:	2302      	movs	r3, #2
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002696:	2178      	movs	r1, #120	; 0x78
 8002698:	4813      	ldr	r0, [pc, #76]	; (80026e8 <FreqMenu_DrawPresetMenu+0x13a4>)
 800269a:	f00b fa7b 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800269e:	7a7b      	ldrb	r3, [r7, #9]
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	2302      	movs	r3, #2
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	2300      	movs	r3, #0
 80026ae:	2178      	movs	r1, #120	; 0x78
 80026b0:	480e      	ldr	r0, [pc, #56]	; (80026ec <FreqMenu_DrawPresetMenu+0x13a8>)
 80026b2:	f00b fa6f 	bl	800db94 <ILI9341_Draw_Text>
			break;
 80026b6:	e0d1      	b.n	800285c <FreqMenu_DrawPresetMenu+0x1518>
 80026b8:	08012388 	.word	0x08012388
 80026bc:	08012390 	.word	0x08012390
 80026c0:	08012398 	.word	0x08012398
 80026c4:	080123a0 	.word	0x080123a0
 80026c8:	080123a8 	.word	0x080123a8
 80026cc:	080123b0 	.word	0x080123b0
 80026d0:	080123b8 	.word	0x080123b8
 80026d4:	080123c0 	.word	0x080123c0
 80026d8:	080123c8 	.word	0x080123c8
 80026dc:	080123d0 	.word	0x080123d0
 80026e0:	080123d8 	.word	0x080123d8
 80026e4:	080123e0 	.word	0x080123e0
 80026e8:	080123e8 	.word	0x080123e8
 80026ec:	080123f0 	.word	0x080123f0
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026f8:	9301      	str	r3, [sp, #4]
 80026fa:	2302      	movs	r3, #2
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	2300      	movs	r3, #0
 8002700:	210a      	movs	r1, #10
 8002702:	4858      	ldr	r0, [pc, #352]	; (8002864 <FreqMenu_DrawPresetMenu+0x1520>)
 8002704:	f00b fa46 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002708:	7bbb      	ldrb	r3, [r7, #14]
 800270a:	b29a      	uxth	r2, r3
 800270c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002710:	9301      	str	r3, [sp, #4]
 8002712:	2302      	movs	r3, #2
 8002714:	9300      	str	r3, [sp, #0]
 8002716:	2300      	movs	r3, #0
 8002718:	210a      	movs	r1, #10
 800271a:	4853      	ldr	r0, [pc, #332]	; (8002868 <FreqMenu_DrawPresetMenu+0x1524>)
 800271c:	f00b fa3a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002720:	7b7b      	ldrb	r3, [r7, #13]
 8002722:	b29a      	uxth	r2, r3
 8002724:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002728:	9301      	str	r3, [sp, #4]
 800272a:	2302      	movs	r3, #2
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2300      	movs	r3, #0
 8002730:	210a      	movs	r1, #10
 8002732:	484e      	ldr	r0, [pc, #312]	; (800286c <FreqMenu_DrawPresetMenu+0x1528>)
 8002734:	f00b fa2e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002738:	7b3b      	ldrb	r3, [r7, #12]
 800273a:	b29a      	uxth	r2, r3
 800273c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002740:	9301      	str	r3, [sp, #4]
 8002742:	2302      	movs	r3, #2
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	2300      	movs	r3, #0
 8002748:	210a      	movs	r1, #10
 800274a:	4849      	ldr	r0, [pc, #292]	; (8002870 <FreqMenu_DrawPresetMenu+0x152c>)
 800274c:	f00b fa22 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002750:	7afb      	ldrb	r3, [r7, #11]
 8002752:	b29a      	uxth	r2, r3
 8002754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002758:	9301      	str	r3, [sp, #4]
 800275a:	2302      	movs	r3, #2
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	2300      	movs	r3, #0
 8002760:	210a      	movs	r1, #10
 8002762:	4844      	ldr	r0, [pc, #272]	; (8002874 <FreqMenu_DrawPresetMenu+0x1530>)
 8002764:	f00b fa16 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002768:	7abb      	ldrb	r3, [r7, #10]
 800276a:	b29a      	uxth	r2, r3
 800276c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002770:	9301      	str	r3, [sp, #4]
 8002772:	2302      	movs	r3, #2
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	2300      	movs	r3, #0
 8002778:	210a      	movs	r1, #10
 800277a:	483f      	ldr	r0, [pc, #252]	; (8002878 <FreqMenu_DrawPresetMenu+0x1534>)
 800277c:	f00b fa0a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002780:	7a7b      	ldrb	r3, [r7, #9]
 8002782:	b29a      	uxth	r2, r3
 8002784:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002788:	9301      	str	r3, [sp, #4]
 800278a:	2302      	movs	r3, #2
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	2300      	movs	r3, #0
 8002790:	210a      	movs	r1, #10
 8002792:	483a      	ldr	r0, [pc, #232]	; (800287c <FreqMenu_DrawPresetMenu+0x1538>)
 8002794:	f00b f9fe 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002798:	7bfb      	ldrb	r3, [r7, #15]
 800279a:	b29a      	uxth	r2, r3
 800279c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027a0:	9301      	str	r3, [sp, #4]
 80027a2:	2302      	movs	r3, #2
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	2300      	movs	r3, #0
 80027a8:	2178      	movs	r1, #120	; 0x78
 80027aa:	4835      	ldr	r0, [pc, #212]	; (8002880 <FreqMenu_DrawPresetMenu+0x153c>)
 80027ac:	f00b f9f2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80027b0:	7bbb      	ldrb	r3, [r7, #14]
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	2302      	movs	r3, #2
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2300      	movs	r3, #0
 80027c0:	2178      	movs	r1, #120	; 0x78
 80027c2:	4830      	ldr	r0, [pc, #192]	; (8002884 <FreqMenu_DrawPresetMenu+0x1540>)
 80027c4:	f00b f9e6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80027c8:	7b7b      	ldrb	r3, [r7, #13]
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	2302      	movs	r3, #2
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	2300      	movs	r3, #0
 80027d8:	2178      	movs	r1, #120	; 0x78
 80027da:	482b      	ldr	r0, [pc, #172]	; (8002888 <FreqMenu_DrawPresetMenu+0x1544>)
 80027dc:	f00b f9da 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80027e0:	7b3b      	ldrb	r3, [r7, #12]
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027e8:	9301      	str	r3, [sp, #4]
 80027ea:	2302      	movs	r3, #2
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	2300      	movs	r3, #0
 80027f0:	2178      	movs	r1, #120	; 0x78
 80027f2:	4826      	ldr	r0, [pc, #152]	; (800288c <FreqMenu_DrawPresetMenu+0x1548>)
 80027f4:	f00b f9ce 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80027f8:	7afb      	ldrb	r3, [r7, #11]
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	2302      	movs	r3, #2
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	2300      	movs	r3, #0
 8002808:	2178      	movs	r1, #120	; 0x78
 800280a:	4821      	ldr	r0, [pc, #132]	; (8002890 <FreqMenu_DrawPresetMenu+0x154c>)
 800280c:	f00b f9c2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002810:	7abb      	ldrb	r3, [r7, #10]
 8002812:	b29a      	uxth	r2, r3
 8002814:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002818:	9301      	str	r3, [sp, #4]
 800281a:	2302      	movs	r3, #2
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	2300      	movs	r3, #0
 8002820:	2178      	movs	r1, #120	; 0x78
 8002822:	481c      	ldr	r0, [pc, #112]	; (8002894 <FreqMenu_DrawPresetMenu+0x1550>)
 8002824:	f00b f9b6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 8002828:	7a7b      	ldrb	r3, [r7, #9]
 800282a:	b29a      	uxth	r2, r3
 800282c:	2300      	movs	r3, #0
 800282e:	9301      	str	r3, [sp, #4]
 8002830:	2302      	movs	r3, #2
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002838:	2178      	movs	r1, #120	; 0x78
 800283a:	4817      	ldr	r0, [pc, #92]	; (8002898 <FreqMenu_DrawPresetMenu+0x1554>)
 800283c:	f00b f9aa 	bl	800db94 <ILI9341_Draw_Text>
			break;
 8002840:	bf00      	nop
 8002842:	e00b      	b.n	800285c <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
 8002844:	2300      	movs	r3, #0
 8002846:	9301      	str	r3, [sp, #4]
 8002848:	2301      	movs	r3, #1
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002850:	22b4      	movs	r2, #180	; 0xb4
 8002852:	210a      	movs	r1, #10
 8002854:	4811      	ldr	r0, [pc, #68]	; (800289c <FreqMenu_DrawPresetMenu+0x1558>)
 8002856:	f00b f99d 	bl	800db94 <ILI9341_Draw_Text>
}
 800285a:	e7ff      	b.n	800285c <FreqMenu_DrawPresetMenu+0x1518>
 800285c:	bf00      	nop
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	08012388 	.word	0x08012388
 8002868:	08012390 	.word	0x08012390
 800286c:	08012398 	.word	0x08012398
 8002870:	080123a0 	.word	0x080123a0
 8002874:	080123a8 	.word	0x080123a8
 8002878:	080123b0 	.word	0x080123b0
 800287c:	080123b8 	.word	0x080123b8
 8002880:	080123c0 	.word	0x080123c0
 8002884:	080123c8 	.word	0x080123c8
 8002888:	080123d0 	.word	0x080123d0
 800288c:	080123d8 	.word	0x080123d8
 8002890:	080123e0 	.word	0x080123e0
 8002894:	080123e8 	.word	0x080123e8
 8002898:	080123f0 	.word	0x080123f0
 800289c:	080123fc 	.word	0x080123fc

080028a0 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 10, 10, WHITE, 2, BLACK);
 80028a6:	2300      	movs	r3, #0
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	2302      	movs	r3, #2
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028b2:	220a      	movs	r2, #10
 80028b4:	210a      	movs	r1, #10
 80028b6:	4804      	ldr	r0, [pc, #16]	; (80028c8 <FreqMenu_DrawAdjustMenu+0x28>)
 80028b8:	f00b f96c 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80028bc:	f7fe fb12 	bl	8000ee4 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 80028c0:	bf00      	nop
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	0801242c 	.word	0x0801242c

080028cc <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 80028cc:	b5b0      	push	{r4, r5, r7, lr}
 80028ce:	b0a0      	sub	sp, #128	; 0x80
 80028d0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	10, 10, WHITE, 2, BLACK);
 80028d2:	2300      	movs	r3, #0
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	2302      	movs	r3, #2
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028de:	220a      	movs	r2, #10
 80028e0:	210a      	movs	r1, #10
 80028e2:	48a0      	ldr	r0, [pc, #640]	; (8002b64 <FreqMenu_DrawSweepMenu+0x298>)
 80028e4:	f00b f956 	bl	800db94 <ILI9341_Draw_Text>


	// draw enabled status


	char enabled_text[20] = "";
 80028e8:	2300      	movs	r3, #0
 80028ea:	667b      	str	r3, [r7, #100]	; 0x64
 80028ec:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 80028fa:	4b9b      	ldr	r3, [pc, #620]	; (8002b68 <FreqMenu_DrawSweepMenu+0x29c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b01      	cmp	r3, #1
 8002904:	d109      	bne.n	800291a <FreqMenu_DrawSweepMenu+0x4e>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002906:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800290a:	4a98      	ldr	r2, [pc, #608]	; (8002b6c <FreqMenu_DrawSweepMenu+0x2a0>)
 800290c:	461c      	mov	r4, r3
 800290e:	4615      	mov	r5, r2
 8002910:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002912:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002914:	682b      	ldr	r3, [r5, #0]
 8002916:	7023      	strb	r3, [r4, #0]
 8002918:	e008      	b.n	800292c <FreqMenu_DrawSweepMenu+0x60>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 800291a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800291e:	4a94      	ldr	r2, [pc, #592]	; (8002b70 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002920:	461c      	mov	r4, r3
 8002922:	4615      	mov	r5, r2
 8002924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002928:	682b      	ldr	r3, [r5, #0]
 800292a:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 10, 40, BLACK, 2, WHITE);
 800292c:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002930:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	2302      	movs	r3, #2
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2300      	movs	r3, #0
 800293c:	2228      	movs	r2, #40	; 0x28
 800293e:	210a      	movs	r1, #10
 8002940:	f00b f928 	bl	800db94 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002944:	2300      	movs	r3, #0
 8002946:	64bb      	str	r3, [r7, #72]	; 0x48
 8002948:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
 8002958:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 800295a:	f002 ff17 	bl	800578c <SM_GetOutputInHertz>
 800295e:	ee10 3a10 	vmov	r3, s0
 8002962:	4618      	mov	r0, r3
 8002964:	f7fd fe18 	bl	8000598 <__aeabi_f2d>
 8002968:	4603      	mov	r3, r0
 800296a:	460c      	mov	r4, r1
 800296c:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002970:	e9cd 3400 	strd	r3, r4, [sp]
 8002974:	4a7f      	ldr	r2, [pc, #508]	; (8002b74 <FreqMenu_DrawSweepMenu+0x2a8>)
 8002976:	2119      	movs	r1, #25
 8002978:	f00c fc58 	bl	800f22c <sniprintf>
	ILI9341_Draw_Text(out_hertz, 10, 60, BLACK, 2, WHITE);
 800297c:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002980:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002984:	9301      	str	r3, [sp, #4]
 8002986:	2302      	movs	r3, #2
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	2300      	movs	r3, #0
 800298c:	223c      	movs	r2, #60	; 0x3c
 800298e:	210a      	movs	r1, #10
 8002990:	f00b f900 	bl	800db94 <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 10, 100, BLACK, 2, WHITE);
 8002994:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002998:	9301      	str	r3, [sp, #4]
 800299a:	2302      	movs	r3, #2
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	2300      	movs	r3, #0
 80029a0:	2264      	movs	r2, #100	; 0x64
 80029a2:	210a      	movs	r1, #10
 80029a4:	4874      	ldr	r0, [pc, #464]	; (8002b78 <FreqMenu_DrawSweepMenu+0x2ac>)
 80029a6:	f00b f8f5 	bl	800db94 <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 80029aa:	4b6f      	ldr	r3, [pc, #444]	; (8002b68 <FreqMenu_DrawSweepMenu+0x29c>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0310 	and.w	r3, r3, #16
 80029b2:	2b10      	cmp	r3, #16
 80029b4:	d116      	bne.n	80029e4 <FreqMenu_DrawSweepMenu+0x118>
		{
			ILI9341_Draw_Text("UP", 170, 100, BLACK, 2, WHITE);
 80029b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029ba:	9301      	str	r3, [sp, #4]
 80029bc:	2302      	movs	r3, #2
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	2300      	movs	r3, #0
 80029c2:	2264      	movs	r2, #100	; 0x64
 80029c4:	21aa      	movs	r1, #170	; 0xaa
 80029c6:	486d      	ldr	r0, [pc, #436]	; (8002b7c <FreqMenu_DrawSweepMenu+0x2b0>)
 80029c8:	f00b f8e4 	bl	800db94 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 200, 100, WHITE, 2, BLACK);
 80029cc:	2300      	movs	r3, #0
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	2302      	movs	r3, #2
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029d8:	2264      	movs	r2, #100	; 0x64
 80029da:	21c8      	movs	r1, #200	; 0xc8
 80029dc:	4868      	ldr	r0, [pc, #416]	; (8002b80 <FreqMenu_DrawSweepMenu+0x2b4>)
 80029de:	f00b f8d9 	bl	800db94 <ILI9341_Draw_Text>
 80029e2:	e015      	b.n	8002a10 <FreqMenu_DrawSweepMenu+0x144>
		}
		else
		{
			ILI9341_Draw_Text("UP", 170, 100, WHITE, 2, BLACK);
 80029e4:	2300      	movs	r3, #0
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	2302      	movs	r3, #2
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029f0:	2264      	movs	r2, #100	; 0x64
 80029f2:	21aa      	movs	r1, #170	; 0xaa
 80029f4:	4861      	ldr	r0, [pc, #388]	; (8002b7c <FreqMenu_DrawSweepMenu+0x2b0>)
 80029f6:	f00b f8cd 	bl	800db94 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 200, 100, BLACK, 2, WHITE);
 80029fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029fe:	9301      	str	r3, [sp, #4]
 8002a00:	2302      	movs	r3, #2
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	2300      	movs	r3, #0
 8002a06:	2264      	movs	r2, #100	; 0x64
 8002a08:	21c8      	movs	r1, #200	; 0xc8
 8002a0a:	485d      	ldr	r0, [pc, #372]	; (8002b80 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002a0c:	f00b f8c2 	bl	800db94 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002a10:	4b5c      	ldr	r3, [pc, #368]	; (8002b84 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10b      	bne.n	8002a30 <FreqMenu_DrawSweepMenu+0x164>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 10, 120, WHITE, 2, BLACK);
 8002a18:	2300      	movs	r3, #0
 8002a1a:	9301      	str	r3, [sp, #4]
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a24:	2278      	movs	r2, #120	; 0x78
 8002a26:	210a      	movs	r1, #10
 8002a28:	4857      	ldr	r0, [pc, #348]	; (8002b88 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002a2a:	f00b f8b3 	bl	800db94 <ILI9341_Draw_Text>
 8002a2e:	e00a      	b.n	8002a46 <FreqMenu_DrawSweepMenu+0x17a>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 10, 120, BLACK, 2, WHITE);
 8002a30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a34:	9301      	str	r3, [sp, #4]
 8002a36:	2302      	movs	r3, #2
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	2278      	movs	r2, #120	; 0x78
 8002a3e:	210a      	movs	r1, #10
 8002a40:	4851      	ldr	r0, [pc, #324]	; (8002b88 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002a42:	f00b f8a7 	bl	800db94 <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002a46:	2300      	movs	r3, #0
 8002a48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a4a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a4e:	2200      	movs	r2, #0
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	605a      	str	r2, [r3, #4]
 8002a54:	609a      	str	r2, [r3, #8]
 8002a56:	60da      	str	r2, [r3, #12]
 8002a58:	611a      	str	r2, [r3, #16]
 8002a5a:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002a5c:	4b4b      	ldr	r3, [pc, #300]	; (8002b8c <FreqMenu_DrawSweepMenu+0x2c0>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fd fd99 	bl	8000598 <__aeabi_f2d>
 8002a66:	4603      	mov	r3, r0
 8002a68:	460c      	mov	r4, r1
 8002a6a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002a6e:	e9cd 3400 	strd	r3, r4, [sp]
 8002a72:	4a47      	ldr	r2, [pc, #284]	; (8002b90 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002a74:	2119      	movs	r1, #25
 8002a76:	f00c fbd9 	bl	800f22c <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, BLACK, 2, WHITE);
 8002a7a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002a7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a82:	9301      	str	r3, [sp, #4]
 8002a84:	2302      	movs	r3, #2
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	2300      	movs	r3, #0
 8002a8a:	2278      	movs	r2, #120	; 0x78
 8002a8c:	21b6      	movs	r1, #182	; 0xb6
 8002a8e:	f00b f881 	bl	800db94 <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002a92:	4b3c      	ldr	r3, [pc, #240]	; (8002b84 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d10f      	bne.n	8002aba <FreqMenu_DrawSweepMenu+0x1ee>
 8002a9a:	4b3e      	ldr	r3, [pc, #248]	; (8002b94 <FreqMenu_DrawSweepMenu+0x2c8>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10b      	bne.n	8002aba <FreqMenu_DrawSweepMenu+0x1ee>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 10, 140, WHITE, 2, BLACK);	// highlighted
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	9301      	str	r3, [sp, #4]
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aae:	228c      	movs	r2, #140	; 0x8c
 8002ab0:	210a      	movs	r1, #10
 8002ab2:	4839      	ldr	r0, [pc, #228]	; (8002b98 <FreqMenu_DrawSweepMenu+0x2cc>)
 8002ab4:	f00b f86e 	bl	800db94 <ILI9341_Draw_Text>
 8002ab8:	e00a      	b.n	8002ad0 <FreqMenu_DrawSweepMenu+0x204>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 10, 140, BLACK, 2, WHITE);
 8002aba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002abe:	9301      	str	r3, [sp, #4]
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	228c      	movs	r2, #140	; 0x8c
 8002ac8:	210a      	movs	r1, #10
 8002aca:	4833      	ldr	r0, [pc, #204]	; (8002b98 <FreqMenu_DrawSweepMenu+0x2cc>)
 8002acc:	f00b f862 	bl	800db94 <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	61bb      	str	r3, [r7, #24]
 8002ad4:	f107 031c 	add.w	r3, r7, #28
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	609a      	str	r2, [r3, #8]
 8002ae0:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002ae2:	4b2e      	ldr	r3, [pc, #184]	; (8002b9c <FreqMenu_DrawSweepMenu+0x2d0>)
 8002ae4:	edd3 7a00 	vldr	s15, [r3]
 8002ae8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aec:	4b2c      	ldr	r3, [pc, #176]	; (8002ba0 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	4619      	mov	r1, r3
 8002af4:	ee17 0a90 	vmov	r0, s15
 8002af8:	f002 fe8c 	bl	8005814 <SM_ConvertPeriodToHertz>
 8002afc:	eeb0 7a40 	vmov.f32	s14, s0
 8002b00:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002ba4 <FreqMenu_DrawSweepMenu+0x2d8>
 8002b04:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002b08:	ee16 0a90 	vmov	r0, s13
 8002b0c:	f7fd fd44 	bl	8000598 <__aeabi_f2d>
 8002b10:	4603      	mov	r3, r0
 8002b12:	460c      	mov	r4, r1
 8002b14:	f107 0018 	add.w	r0, r7, #24
 8002b18:	e9cd 3400 	strd	r3, r4, [sp]
 8002b1c:	4a22      	ldr	r2, [pc, #136]	; (8002ba8 <FreqMenu_DrawSweepMenu+0x2dc>)
 8002b1e:	2114      	movs	r1, #20
 8002b20:	f00c fb84 	bl	800f22c <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, BLACK, 2, WHITE);
 8002b24:	f107 0018 	add.w	r0, r7, #24
 8002b28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	2302      	movs	r3, #2
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2300      	movs	r3, #0
 8002b34:	228c      	movs	r2, #140	; 0x8c
 8002b36:	219e      	movs	r1, #158	; 0x9e
 8002b38:	f00b f82c 	bl	800db94 <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002b3c:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d135      	bne.n	8002bb0 <FreqMenu_DrawSweepMenu+0x2e4>
 8002b44:	4b13      	ldr	r3, [pc, #76]	; (8002b94 <FreqMenu_DrawSweepMenu+0x2c8>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d131      	bne.n	8002bb0 <FreqMenu_DrawSweepMenu+0x2e4>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 10, 160, WHITE, 2, BLACK); 	// highlighted
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	9301      	str	r3, [sp, #4]
 8002b50:	2302      	movs	r3, #2
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b58:	22a0      	movs	r2, #160	; 0xa0
 8002b5a:	210a      	movs	r1, #10
 8002b5c:	4813      	ldr	r0, [pc, #76]	; (8002bac <FreqMenu_DrawSweepMenu+0x2e0>)
 8002b5e:	f00b f819 	bl	800db94 <ILI9341_Draw_Text>
 8002b62:	e030      	b.n	8002bc6 <FreqMenu_DrawSweepMenu+0x2fa>
 8002b64:	08012440 	.word	0x08012440
 8002b68:	40000c00 	.word	0x40000c00
 8002b6c:	08012454 	.word	0x08012454
 8002b70:	08012468 	.word	0x08012468
 8002b74:	0801247c 	.word	0x0801247c
 8002b78:	08012490 	.word	0x08012490
 8002b7c:	0801249c 	.word	0x0801249c
 8002b80:	080124a0 	.word	0x080124a0
 8002b84:	20001f1d 	.word	0x20001f1d
 8002b88:	080124a8 	.word	0x080124a8
 8002b8c:	20001f38 	.word	0x20001f38
 8002b90:	080124b8 	.word	0x080124b8
 8002b94:	20001f1c 	.word	0x20001f1c
 8002b98:	080124c4 	.word	0x080124c4
 8002b9c:	20000008 	.word	0x20000008
 8002ba0:	40013400 	.word	0x40013400
 8002ba4:	42f00000 	.word	0x42f00000
 8002ba8:	080124d4 	.word	0x080124d4
 8002bac:	080124e0 	.word	0x080124e0
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 10, 160, BLACK, 2, WHITE);
 8002bb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bb4:	9301      	str	r3, [sp, #4]
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	22a0      	movs	r2, #160	; 0xa0
 8002bbe:	210a      	movs	r1, #10
 8002bc0:	484d      	ldr	r0, [pc, #308]	; (8002cf8 <FreqMenu_DrawSweepMenu+0x42c>)
 8002bc2:	f00a ffe7 	bl	800db94 <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	607b      	str	r3, [r7, #4]
 8002bca:	f107 0308 	add.w	r3, r7, #8
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
 8002bd4:	609a      	str	r2, [r3, #8]
 8002bd6:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%7.2f Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002bd8:	4b48      	ldr	r3, [pc, #288]	; (8002cfc <FreqMenu_DrawSweepMenu+0x430>)
 8002bda:	edd3 7a00 	vldr	s15, [r3]
 8002bde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002be2:	4b47      	ldr	r3, [pc, #284]	; (8002d00 <FreqMenu_DrawSweepMenu+0x434>)
 8002be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	4619      	mov	r1, r3
 8002bea:	ee17 0a90 	vmov	r0, s15
 8002bee:	f002 fe11 	bl	8005814 <SM_ConvertPeriodToHertz>
 8002bf2:	eeb0 7a40 	vmov.f32	s14, s0
 8002bf6:	eddf 7a43 	vldr	s15, [pc, #268]	; 8002d04 <FreqMenu_DrawSweepMenu+0x438>
 8002bfa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002bfe:	ee16 0a90 	vmov	r0, s13
 8002c02:	f7fd fcc9 	bl	8000598 <__aeabi_f2d>
 8002c06:	4603      	mov	r3, r0
 8002c08:	460c      	mov	r4, r1
 8002c0a:	1d38      	adds	r0, r7, #4
 8002c0c:	e9cd 3400 	strd	r3, r4, [sp]
 8002c10:	4a3d      	ldr	r2, [pc, #244]	; (8002d08 <FreqMenu_DrawSweepMenu+0x43c>)
 8002c12:	2114      	movs	r1, #20
 8002c14:	f00c fb0a 	bl	800f22c <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, BLACK, 2, WHITE);
 8002c18:	1d38      	adds	r0, r7, #4
 8002c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	2302      	movs	r3, #2
 8002c22:	9300      	str	r3, [sp, #0]
 8002c24:	2300      	movs	r3, #0
 8002c26:	22a0      	movs	r2, #160	; 0xa0
 8002c28:	21aa      	movs	r1, #170	; 0xaa
 8002c2a:	f00a ffb3 	bl	800db94 <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002c2e:	4b37      	ldr	r3, [pc, #220]	; (8002d0c <FreqMenu_DrawSweepMenu+0x440>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d10b      	bne.n	8002c52 <FreqMenu_DrawSweepMenu+0x386>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BLACK, 2, DARKCYAN);
 8002c3a:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8002c3e:	9301      	str	r3, [sp, #4]
 8002c40:	2302      	movs	r3, #2
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	2300      	movs	r3, #0
 8002c46:	22d5      	movs	r2, #213	; 0xd5
 8002c48:	2106      	movs	r1, #6
 8002c4a:	4831      	ldr	r0, [pc, #196]	; (8002d10 <FreqMenu_DrawSweepMenu+0x444>)
 8002c4c:	f00a ffa2 	bl	800db94 <ILI9341_Draw_Text>
 8002c50:	e00a      	b.n	8002c68 <FreqMenu_DrawSweepMenu+0x39c>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BLACK, 2, DARKCYAN);
 8002c52:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	2302      	movs	r3, #2
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	22d5      	movs	r2, #213	; 0xd5
 8002c60:	2105      	movs	r1, #5
 8002c62:	482c      	ldr	r0, [pc, #176]	; (8002d14 <FreqMenu_DrawSweepMenu+0x448>)
 8002c64:	f00a ff96 	bl	800db94 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	105,	204, BLACK, 2, DARKGREEN);
 8002c68:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002c6c:	9301      	str	r3, [sp, #4]
 8002c6e:	2302      	movs	r3, #2
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	2300      	movs	r3, #0
 8002c74:	22cc      	movs	r2, #204	; 0xcc
 8002c76:	2169      	movs	r1, #105	; 0x69
 8002c78:	4827      	ldr	r0, [pc, #156]	; (8002d18 <FreqMenu_DrawSweepMenu+0x44c>)
 8002c7a:	f00a ff8b 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	98, 	222, BLACK, 2, DARKGREEN);
 8002c7e:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002c82:	9301      	str	r3, [sp, #4]
 8002c84:	2302      	movs	r3, #2
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	2300      	movs	r3, #0
 8002c8a:	22de      	movs	r2, #222	; 0xde
 8002c8c:	2162      	movs	r1, #98	; 0x62
 8002c8e:	4823      	ldr	r0, [pc, #140]	; (8002d1c <FreqMenu_DrawSweepMenu+0x450>)
 8002c90:	f00a ff80 	bl	800db94 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BLACK, 2, YELLOW);
 8002c94:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002c98:	9301      	str	r3, [sp, #4]
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	22cc      	movs	r2, #204	; 0xcc
 8002ca2:	21b7      	movs	r1, #183	; 0xb7
 8002ca4:	481c      	ldr	r0, [pc, #112]	; (8002d18 <FreqMenu_DrawSweepMenu+0x44c>)
 8002ca6:	f00a ff75 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BLACK, 2, YELLOW);
 8002caa:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002cae:	9301      	str	r3, [sp, #4]
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	22de      	movs	r2, #222	; 0xde
 8002cb8:	21ad      	movs	r1, #173	; 0xad
 8002cba:	4819      	ldr	r0, [pc, #100]	; (8002d20 <FreqMenu_DrawSweepMenu+0x454>)
 8002cbc:	f00a ff6a 	bl	800db94 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BLACK, 2, RED);
 8002cc0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002cc4:	9301      	str	r3, [sp, #4]
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	2300      	movs	r3, #0
 8002ccc:	22cc      	movs	r2, #204	; 0xcc
 8002cce:	f240 1107 	movw	r1, #263	; 0x107
 8002cd2:	4811      	ldr	r0, [pc, #68]	; (8002d18 <FreqMenu_DrawSweepMenu+0x44c>)
 8002cd4:	f00a ff5e 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BLACK, 2, RED);
 8002cd8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002cdc:	9301      	str	r3, [sp, #4]
 8002cde:	2302      	movs	r3, #2
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	22de      	movs	r2, #222	; 0xde
 8002ce6:	21fc      	movs	r1, #252	; 0xfc
 8002ce8:	480e      	ldr	r0, [pc, #56]	; (8002d24 <FreqMenu_DrawSweepMenu+0x458>)
 8002cea:	f00a ff53 	bl	800db94 <ILI9341_Draw_Text>
}
 8002cee:	bf00      	nop
 8002cf0:	3778      	adds	r7, #120	; 0x78
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bdb0      	pop	{r4, r5, r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	080124e0 	.word	0x080124e0
 8002cfc:	2000000c 	.word	0x2000000c
 8002d00:	40013400 	.word	0x40013400
 8002d04:	42f00000 	.word	0x42f00000
 8002d08:	080124f0 	.word	0x080124f0
 8002d0c:	40000c00 	.word	0x40000c00
 8002d10:	080124fc 	.word	0x080124fc
 8002d14:	08012504 	.word	0x08012504
 8002d18:	0801250c 	.word	0x0801250c
 8002d1c:	08012510 	.word	0x08012510
 8002d20:	08012518 	.word	0x08012518
 8002d24:	08012520 	.word	0x08012520

08002d28 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d007      	beq.n	8002d48 <FuncMenu_DrawMenu+0x20>
 8002d38:	2b03      	cmp	r3, #3
 8002d3a:	d008      	beq.n	8002d4e <FuncMenu_DrawMenu+0x26>
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d000      	beq.n	8002d42 <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_SYNC_MENU:
			FuncMenu_DrawSyncMenu();
			break;

		default:
			break;
 8002d40:	e008      	b.n	8002d54 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawMainMenu();
 8002d42:	f000 f80b 	bl	8002d5c <FuncMenu_DrawMainMenu>
			break;
 8002d46:	e005      	b.n	8002d54 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSignalMenu();
 8002d48:	f000 f850 	bl	8002dec <FuncMenu_DrawSignalMenu>
			break;
 8002d4c:	e002      	b.n	8002d54 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSyncMenu();
 8002d4e:	f000 fa2d 	bl	80031ac <FuncMenu_DrawSyncMenu>
			break;
 8002d52:	bf00      	nop

	}
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, WHITE, 2, BLACK);
 8002d62:	2300      	movs	r3, #0
 8002d64:	9301      	str	r3, [sp, #4]
 8002d66:	2302      	movs	r3, #2
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d6e:	220a      	movs	r2, #10
 8002d70:	210a      	movs	r1, #10
 8002d72:	481a      	ldr	r0, [pc, #104]	; (8002ddc <FuncMenu_DrawMainMenu+0x80>)
 8002d74:	f00a ff0e 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002d78:	f7fe f8b4 	bl	8000ee4 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 210, BLACK, 2, DARKCYAN);
 8002d7c:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8002d80:	9301      	str	r3, [sp, #4]
 8002d82:	2302      	movs	r3, #2
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	2300      	movs	r3, #0
 8002d88:	22d2      	movs	r2, #210	; 0xd2
 8002d8a:	2105      	movs	r1, #5
 8002d8c:	4814      	ldr	r0, [pc, #80]	; (8002de0 <FuncMenu_DrawMainMenu+0x84>)
 8002d8e:	f00a ff01 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 97, 210, BLACK, 2, DARKGREEN);
 8002d92:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	2302      	movs	r3, #2
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	22d2      	movs	r2, #210	; 0xd2
 8002da0:	2161      	movs	r1, #97	; 0x61
 8002da2:	4810      	ldr	r0, [pc, #64]	; (8002de4 <FuncMenu_DrawMainMenu+0x88>)
 8002da4:	f00a fef6 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 8002da8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002dac:	9301      	str	r3, [sp, #4]
 8002dae:	2302      	movs	r3, #2
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	2300      	movs	r3, #0
 8002db4:	22d2      	movs	r2, #210	; 0xd2
 8002db6:	21af      	movs	r1, #175	; 0xaf
 8002db8:	480b      	ldr	r0, [pc, #44]	; (8002de8 <FuncMenu_DrawMainMenu+0x8c>)
 8002dba:	f00a feeb 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 8002dbe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002dc2:	9301      	str	r3, [sp, #4]
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	2300      	movs	r3, #0
 8002dca:	22d2      	movs	r2, #210	; 0xd2
 8002dcc:	f44f 7182 	mov.w	r1, #260	; 0x104
 8002dd0:	4805      	ldr	r0, [pc, #20]	; (8002de8 <FuncMenu_DrawMainMenu+0x8c>)
 8002dd2:	f00a fedf 	bl	800db94 <ILI9341_Draw_Text>
}
 8002dd6:	bf00      	nop
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	08012528 	.word	0x08012528
 8002de0:	08012534 	.word	0x08012534
 8002de4:	0801253c 	.word	0x0801253c
 8002de8:	08012544 	.word	0x08012544

08002dec <FuncMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSignalMenu()
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, WHITE, 2, BLACK);
 8002df2:	2300      	movs	r3, #0
 8002df4:	9301      	str	r3, [sp, #4]
 8002df6:	2302      	movs	r3, #2
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002dfe:	220a      	movs	r2, #10
 8002e00:	210a      	movs	r1, #10
 8002e02:	48b9      	ldr	r0, [pc, #740]	; (80030e8 <FuncMenu_DrawSignalMenu+0x2fc>)
 8002e04:	f00a fec6 	bl	800db94 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8002e08:	2000      	movs	r0, #0
 8002e0a:	f002 fc8d 	bl	8005728 <SM_GetOutputChannel>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002e14:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 81b6 	beq.w	800318a <FuncMenu_DrawSignalMenu+0x39e>
	{
		switch(func_profileTmp->func)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b05      	cmp	r3, #5
 8002e24:	f200 81b1 	bhi.w	800318a <FuncMenu_DrawSignalMenu+0x39e>
 8002e28:	a201      	add	r2, pc, #4	; (adr r2, 8002e30 <FuncMenu_DrawSignalMenu+0x44>)
 8002e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e2e:	bf00      	nop
 8002e30:	08002e49 	.word	0x08002e49
 8002e34:	08002ecf 	.word	0x08002ecf
 8002e38:	08002f55 	.word	0x08002f55
 8002e3c:	08002fdb 	.word	0x08002fdb
 8002e40:	08003061 	.word	0x08003061
 8002e44:	08003105 	.word	0x08003105
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8002e48:	2300      	movs	r3, #0
 8002e4a:	9301      	str	r3, [sp, #4]
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e54:	2232      	movs	r2, #50	; 0x32
 8002e56:	210a      	movs	r1, #10
 8002e58:	48a4      	ldr	r0, [pc, #656]	; (80030ec <FuncMenu_DrawSignalMenu+0x300>)
 8002e5a:	f00a fe9b 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002e5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e62:	9301      	str	r3, [sp, #4]
 8002e64:	2302      	movs	r3, #2
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	2300      	movs	r3, #0
 8002e6a:	2246      	movs	r2, #70	; 0x46
 8002e6c:	210a      	movs	r1, #10
 8002e6e:	48a0      	ldr	r0, [pc, #640]	; (80030f0 <FuncMenu_DrawSignalMenu+0x304>)
 8002e70:	f00a fe90 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002e74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e78:	9301      	str	r3, [sp, #4]
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	2300      	movs	r3, #0
 8002e80:	225a      	movs	r2, #90	; 0x5a
 8002e82:	210a      	movs	r1, #10
 8002e84:	489b      	ldr	r0, [pc, #620]	; (80030f4 <FuncMenu_DrawSignalMenu+0x308>)
 8002e86:	f00a fe85 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002e8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e8e:	9301      	str	r3, [sp, #4]
 8002e90:	2302      	movs	r3, #2
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	2300      	movs	r3, #0
 8002e96:	226e      	movs	r2, #110	; 0x6e
 8002e98:	210a      	movs	r1, #10
 8002e9a:	4897      	ldr	r0, [pc, #604]	; (80030f8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002e9c:	f00a fe7a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002ea0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ea4:	9301      	str	r3, [sp, #4]
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	2300      	movs	r3, #0
 8002eac:	2282      	movs	r2, #130	; 0x82
 8002eae:	210a      	movs	r1, #10
 8002eb0:	4892      	ldr	r0, [pc, #584]	; (80030fc <FuncMenu_DrawSignalMenu+0x310>)
 8002eb2:	f00a fe6f 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002eb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002eba:	9301      	str	r3, [sp, #4]
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	2296      	movs	r2, #150	; 0x96
 8002ec4:	210a      	movs	r1, #10
 8002ec6:	488e      	ldr	r0, [pc, #568]	; (8003100 <FuncMenu_DrawSignalMenu+0x314>)
 8002ec8:	f00a fe64 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8002ecc:	e15d      	b.n	800318a <FuncMenu_DrawSignalMenu+0x39e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002ece:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ed2:	9301      	str	r3, [sp, #4]
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	2232      	movs	r2, #50	; 0x32
 8002edc:	210a      	movs	r1, #10
 8002ede:	4883      	ldr	r0, [pc, #524]	; (80030ec <FuncMenu_DrawSignalMenu+0x300>)
 8002ee0:	f00a fe58 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	2302      	movs	r3, #2
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ef0:	2246      	movs	r2, #70	; 0x46
 8002ef2:	210a      	movs	r1, #10
 8002ef4:	487e      	ldr	r0, [pc, #504]	; (80030f0 <FuncMenu_DrawSignalMenu+0x304>)
 8002ef6:	f00a fe4d 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002efa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	2302      	movs	r3, #2
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	2300      	movs	r3, #0
 8002f06:	225a      	movs	r2, #90	; 0x5a
 8002f08:	210a      	movs	r1, #10
 8002f0a:	487a      	ldr	r0, [pc, #488]	; (80030f4 <FuncMenu_DrawSignalMenu+0x308>)
 8002f0c:	f00a fe42 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002f10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f14:	9301      	str	r3, [sp, #4]
 8002f16:	2302      	movs	r3, #2
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	226e      	movs	r2, #110	; 0x6e
 8002f1e:	210a      	movs	r1, #10
 8002f20:	4875      	ldr	r0, [pc, #468]	; (80030f8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002f22:	f00a fe37 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002f26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f2a:	9301      	str	r3, [sp, #4]
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	9300      	str	r3, [sp, #0]
 8002f30:	2300      	movs	r3, #0
 8002f32:	2282      	movs	r2, #130	; 0x82
 8002f34:	210a      	movs	r1, #10
 8002f36:	4871      	ldr	r0, [pc, #452]	; (80030fc <FuncMenu_DrawSignalMenu+0x310>)
 8002f38:	f00a fe2c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002f3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f40:	9301      	str	r3, [sp, #4]
 8002f42:	2302      	movs	r3, #2
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	2300      	movs	r3, #0
 8002f48:	2296      	movs	r2, #150	; 0x96
 8002f4a:	210a      	movs	r1, #10
 8002f4c:	486c      	ldr	r0, [pc, #432]	; (8003100 <FuncMenu_DrawSignalMenu+0x314>)
 8002f4e:	f00a fe21 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8002f52:	e11a      	b.n	800318a <FuncMenu_DrawSignalMenu+0x39e>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002f54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f58:	9301      	str	r3, [sp, #4]
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	2300      	movs	r3, #0
 8002f60:	2232      	movs	r2, #50	; 0x32
 8002f62:	210a      	movs	r1, #10
 8002f64:	4861      	ldr	r0, [pc, #388]	; (80030ec <FuncMenu_DrawSignalMenu+0x300>)
 8002f66:	f00a fe15 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002f6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f6e:	9301      	str	r3, [sp, #4]
 8002f70:	2302      	movs	r3, #2
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	2300      	movs	r3, #0
 8002f76:	2246      	movs	r2, #70	; 0x46
 8002f78:	210a      	movs	r1, #10
 8002f7a:	485d      	ldr	r0, [pc, #372]	; (80030f0 <FuncMenu_DrawSignalMenu+0x304>)
 8002f7c:	f00a fe0a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8002f80:	2300      	movs	r3, #0
 8002f82:	9301      	str	r3, [sp, #4]
 8002f84:	2302      	movs	r3, #2
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f8c:	225a      	movs	r2, #90	; 0x5a
 8002f8e:	210a      	movs	r1, #10
 8002f90:	4858      	ldr	r0, [pc, #352]	; (80030f4 <FuncMenu_DrawSignalMenu+0x308>)
 8002f92:	f00a fdff 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002f96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f9a:	9301      	str	r3, [sp, #4]
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	226e      	movs	r2, #110	; 0x6e
 8002fa4:	210a      	movs	r1, #10
 8002fa6:	4854      	ldr	r0, [pc, #336]	; (80030f8 <FuncMenu_DrawSignalMenu+0x30c>)
 8002fa8:	f00a fdf4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002fac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fb0:	9301      	str	r3, [sp, #4]
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	2282      	movs	r2, #130	; 0x82
 8002fba:	210a      	movs	r1, #10
 8002fbc:	484f      	ldr	r0, [pc, #316]	; (80030fc <FuncMenu_DrawSignalMenu+0x310>)
 8002fbe:	f00a fde9 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002fc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	2302      	movs	r3, #2
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	2296      	movs	r2, #150	; 0x96
 8002fd0:	210a      	movs	r1, #10
 8002fd2:	484b      	ldr	r0, [pc, #300]	; (8003100 <FuncMenu_DrawSignalMenu+0x314>)
 8002fd4:	f00a fdde 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8002fd8:	e0d7      	b.n	800318a <FuncMenu_DrawSignalMenu+0x39e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002fda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fde:	9301      	str	r3, [sp, #4]
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	2232      	movs	r2, #50	; 0x32
 8002fe8:	210a      	movs	r1, #10
 8002fea:	4840      	ldr	r0, [pc, #256]	; (80030ec <FuncMenu_DrawSignalMenu+0x300>)
 8002fec:	f00a fdd2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002ff0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ff4:	9301      	str	r3, [sp, #4]
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	2246      	movs	r2, #70	; 0x46
 8002ffe:	210a      	movs	r1, #10
 8003000:	483b      	ldr	r0, [pc, #236]	; (80030f0 <FuncMenu_DrawSignalMenu+0x304>)
 8003002:	f00a fdc7 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8003006:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800300a:	9301      	str	r3, [sp, #4]
 800300c:	2302      	movs	r3, #2
 800300e:	9300      	str	r3, [sp, #0]
 8003010:	2300      	movs	r3, #0
 8003012:	225a      	movs	r2, #90	; 0x5a
 8003014:	210a      	movs	r1, #10
 8003016:	4837      	ldr	r0, [pc, #220]	; (80030f4 <FuncMenu_DrawSignalMenu+0x308>)
 8003018:	f00a fdbc 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 800301c:	2300      	movs	r3, #0
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	2302      	movs	r3, #2
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003028:	226e      	movs	r2, #110	; 0x6e
 800302a:	210a      	movs	r1, #10
 800302c:	4832      	ldr	r0, [pc, #200]	; (80030f8 <FuncMenu_DrawSignalMenu+0x30c>)
 800302e:	f00a fdb1 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8003032:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003036:	9301      	str	r3, [sp, #4]
 8003038:	2302      	movs	r3, #2
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	2300      	movs	r3, #0
 800303e:	2282      	movs	r2, #130	; 0x82
 8003040:	210a      	movs	r1, #10
 8003042:	482e      	ldr	r0, [pc, #184]	; (80030fc <FuncMenu_DrawSignalMenu+0x310>)
 8003044:	f00a fda6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8003048:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800304c:	9301      	str	r3, [sp, #4]
 800304e:	2302      	movs	r3, #2
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	2300      	movs	r3, #0
 8003054:	2296      	movs	r2, #150	; 0x96
 8003056:	210a      	movs	r1, #10
 8003058:	4829      	ldr	r0, [pc, #164]	; (8003100 <FuncMenu_DrawSignalMenu+0x314>)
 800305a:	f00a fd9b 	bl	800db94 <ILI9341_Draw_Text>
				break;
 800305e:	e094      	b.n	800318a <FuncMenu_DrawSignalMenu+0x39e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8003060:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003064:	9301      	str	r3, [sp, #4]
 8003066:	2302      	movs	r3, #2
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	2300      	movs	r3, #0
 800306c:	2232      	movs	r2, #50	; 0x32
 800306e:	210a      	movs	r1, #10
 8003070:	481e      	ldr	r0, [pc, #120]	; (80030ec <FuncMenu_DrawSignalMenu+0x300>)
 8003072:	f00a fd8f 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8003076:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800307a:	9301      	str	r3, [sp, #4]
 800307c:	2302      	movs	r3, #2
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	2300      	movs	r3, #0
 8003082:	2246      	movs	r2, #70	; 0x46
 8003084:	210a      	movs	r1, #10
 8003086:	481a      	ldr	r0, [pc, #104]	; (80030f0 <FuncMenu_DrawSignalMenu+0x304>)
 8003088:	f00a fd84 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800308c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003090:	9301      	str	r3, [sp, #4]
 8003092:	2302      	movs	r3, #2
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	2300      	movs	r3, #0
 8003098:	225a      	movs	r2, #90	; 0x5a
 800309a:	210a      	movs	r1, #10
 800309c:	4815      	ldr	r0, [pc, #84]	; (80030f4 <FuncMenu_DrawSignalMenu+0x308>)
 800309e:	f00a fd79 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80030a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	2302      	movs	r3, #2
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	2300      	movs	r3, #0
 80030ae:	226e      	movs	r2, #110	; 0x6e
 80030b0:	210a      	movs	r1, #10
 80030b2:	4811      	ldr	r0, [pc, #68]	; (80030f8 <FuncMenu_DrawSignalMenu+0x30c>)
 80030b4:	f00a fd6e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 80030b8:	2300      	movs	r3, #0
 80030ba:	9301      	str	r3, [sp, #4]
 80030bc:	2302      	movs	r3, #2
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030c4:	2282      	movs	r2, #130	; 0x82
 80030c6:	210a      	movs	r1, #10
 80030c8:	480c      	ldr	r0, [pc, #48]	; (80030fc <FuncMenu_DrawSignalMenu+0x310>)
 80030ca:	f00a fd63 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80030ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030d2:	9301      	str	r3, [sp, #4]
 80030d4:	2302      	movs	r3, #2
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	2300      	movs	r3, #0
 80030da:	2296      	movs	r2, #150	; 0x96
 80030dc:	210a      	movs	r1, #10
 80030de:	4808      	ldr	r0, [pc, #32]	; (8003100 <FuncMenu_DrawSignalMenu+0x314>)
 80030e0:	f00a fd58 	bl	800db94 <ILI9341_Draw_Text>
				break;
 80030e4:	e051      	b.n	800318a <FuncMenu_DrawSignalMenu+0x39e>
 80030e6:	bf00      	nop
 80030e8:	0801254c 	.word	0x0801254c
 80030ec:	0801255c 	.word	0x0801255c
 80030f0:	08012564 	.word	0x08012564
 80030f4:	08012570 	.word	0x08012570
 80030f8:	08012578 	.word	0x08012578
 80030fc:	08012584 	.word	0x08012584
 8003100:	08012590 	.word	0x08012590
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8003104:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003108:	9301      	str	r3, [sp, #4]
 800310a:	2302      	movs	r3, #2
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	2300      	movs	r3, #0
 8003110:	2232      	movs	r2, #50	; 0x32
 8003112:	210a      	movs	r1, #10
 8003114:	481f      	ldr	r0, [pc, #124]	; (8003194 <FuncMenu_DrawSignalMenu+0x3a8>)
 8003116:	f00a fd3d 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800311a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800311e:	9301      	str	r3, [sp, #4]
 8003120:	2302      	movs	r3, #2
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	2300      	movs	r3, #0
 8003126:	2246      	movs	r2, #70	; 0x46
 8003128:	210a      	movs	r1, #10
 800312a:	481b      	ldr	r0, [pc, #108]	; (8003198 <FuncMenu_DrawSignalMenu+0x3ac>)
 800312c:	f00a fd32 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8003130:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003134:	9301      	str	r3, [sp, #4]
 8003136:	2302      	movs	r3, #2
 8003138:	9300      	str	r3, [sp, #0]
 800313a:	2300      	movs	r3, #0
 800313c:	225a      	movs	r2, #90	; 0x5a
 800313e:	210a      	movs	r1, #10
 8003140:	4816      	ldr	r0, [pc, #88]	; (800319c <FuncMenu_DrawSignalMenu+0x3b0>)
 8003142:	f00a fd27 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8003146:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800314a:	9301      	str	r3, [sp, #4]
 800314c:	2302      	movs	r3, #2
 800314e:	9300      	str	r3, [sp, #0]
 8003150:	2300      	movs	r3, #0
 8003152:	226e      	movs	r2, #110	; 0x6e
 8003154:	210a      	movs	r1, #10
 8003156:	4812      	ldr	r0, [pc, #72]	; (80031a0 <FuncMenu_DrawSignalMenu+0x3b4>)
 8003158:	f00a fd1c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 800315c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003160:	9301      	str	r3, [sp, #4]
 8003162:	2302      	movs	r3, #2
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	2300      	movs	r3, #0
 8003168:	2282      	movs	r2, #130	; 0x82
 800316a:	210a      	movs	r1, #10
 800316c:	480d      	ldr	r0, [pc, #52]	; (80031a4 <FuncMenu_DrawSignalMenu+0x3b8>)
 800316e:	f00a fd11 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 8003172:	2300      	movs	r3, #0
 8003174:	9301      	str	r3, [sp, #4]
 8003176:	2302      	movs	r3, #2
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800317e:	2296      	movs	r2, #150	; 0x96
 8003180:	210a      	movs	r1, #10
 8003182:	4809      	ldr	r0, [pc, #36]	; (80031a8 <FuncMenu_DrawSignalMenu+0x3bc>)
 8003184:	f00a fd06 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8003188:	bf00      	nop

		}
	}


}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	0801255c 	.word	0x0801255c
 8003198:	08012564 	.word	0x08012564
 800319c:	08012570 	.word	0x08012570
 80031a0:	08012578 	.word	0x08012578
 80031a4:	08012584 	.word	0x08012584
 80031a8:	08012590 	.word	0x08012590

080031ac <FuncMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSyncMenu()
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC->SYNC", 	10, 10, WHITE, 2, BLACK);
 80031b2:	2300      	movs	r3, #0
 80031b4:	9301      	str	r3, [sp, #4]
 80031b6:	2302      	movs	r3, #2
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031be:	220a      	movs	r2, #10
 80031c0:	210a      	movs	r1, #10
 80031c2:	48b9      	ldr	r0, [pc, #740]	; (80034a8 <FuncMenu_DrawSyncMenu+0x2fc>)
 80031c4:	f00a fce6 	bl	800db94 <ILI9341_Draw_Text>
	//FunctionProfile_t *func_profileTmp = FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 80031c8:	2001      	movs	r0, #1
 80031ca:	f002 faad 	bl	8005728 <SM_GetOutputChannel>
 80031ce:	4603      	mov	r3, r0
 80031d0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80031d4:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 81b6 	beq.w	800354a <FuncMenu_DrawSyncMenu+0x39e>
	{
		switch(func_profileTmp->func)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b05      	cmp	r3, #5
 80031e4:	f200 81b1 	bhi.w	800354a <FuncMenu_DrawSyncMenu+0x39e>
 80031e8:	a201      	add	r2, pc, #4	; (adr r2, 80031f0 <FuncMenu_DrawSyncMenu+0x44>)
 80031ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ee:	bf00      	nop
 80031f0:	08003209 	.word	0x08003209
 80031f4:	0800328f 	.word	0x0800328f
 80031f8:	08003315 	.word	0x08003315
 80031fc:	0800339b 	.word	0x0800339b
 8003200:	08003421 	.word	0x08003421
 8003204:	080034c5 	.word	0x080034c5
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8003208:	2300      	movs	r3, #0
 800320a:	9301      	str	r3, [sp, #4]
 800320c:	2302      	movs	r3, #2
 800320e:	9300      	str	r3, [sp, #0]
 8003210:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003214:	2232      	movs	r2, #50	; 0x32
 8003216:	210a      	movs	r1, #10
 8003218:	48a4      	ldr	r0, [pc, #656]	; (80034ac <FuncMenu_DrawSyncMenu+0x300>)
 800321a:	f00a fcbb 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800321e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003222:	9301      	str	r3, [sp, #4]
 8003224:	2302      	movs	r3, #2
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	2300      	movs	r3, #0
 800322a:	2246      	movs	r2, #70	; 0x46
 800322c:	210a      	movs	r1, #10
 800322e:	48a0      	ldr	r0, [pc, #640]	; (80034b0 <FuncMenu_DrawSyncMenu+0x304>)
 8003230:	f00a fcb0 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8003234:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003238:	9301      	str	r3, [sp, #4]
 800323a:	2302      	movs	r3, #2
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	2300      	movs	r3, #0
 8003240:	225a      	movs	r2, #90	; 0x5a
 8003242:	210a      	movs	r1, #10
 8003244:	489b      	ldr	r0, [pc, #620]	; (80034b4 <FuncMenu_DrawSyncMenu+0x308>)
 8003246:	f00a fca5 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800324a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800324e:	9301      	str	r3, [sp, #4]
 8003250:	2302      	movs	r3, #2
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2300      	movs	r3, #0
 8003256:	226e      	movs	r2, #110	; 0x6e
 8003258:	210a      	movs	r1, #10
 800325a:	4897      	ldr	r0, [pc, #604]	; (80034b8 <FuncMenu_DrawSyncMenu+0x30c>)
 800325c:	f00a fc9a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8003260:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003264:	9301      	str	r3, [sp, #4]
 8003266:	2302      	movs	r3, #2
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	2300      	movs	r3, #0
 800326c:	2282      	movs	r2, #130	; 0x82
 800326e:	210a      	movs	r1, #10
 8003270:	4892      	ldr	r0, [pc, #584]	; (80034bc <FuncMenu_DrawSyncMenu+0x310>)
 8003272:	f00a fc8f 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8003276:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800327a:	9301      	str	r3, [sp, #4]
 800327c:	2302      	movs	r3, #2
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	2300      	movs	r3, #0
 8003282:	2296      	movs	r2, #150	; 0x96
 8003284:	210a      	movs	r1, #10
 8003286:	488e      	ldr	r0, [pc, #568]	; (80034c0 <FuncMenu_DrawSyncMenu+0x314>)
 8003288:	f00a fc84 	bl	800db94 <ILI9341_Draw_Text>
				break;
 800328c:	e15d      	b.n	800354a <FuncMenu_DrawSyncMenu+0x39e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 800328e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003292:	9301      	str	r3, [sp, #4]
 8003294:	2302      	movs	r3, #2
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	2300      	movs	r3, #0
 800329a:	2232      	movs	r2, #50	; 0x32
 800329c:	210a      	movs	r1, #10
 800329e:	4883      	ldr	r0, [pc, #524]	; (80034ac <FuncMenu_DrawSyncMenu+0x300>)
 80032a0:	f00a fc78 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 80032a4:	2300      	movs	r3, #0
 80032a6:	9301      	str	r3, [sp, #4]
 80032a8:	2302      	movs	r3, #2
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032b0:	2246      	movs	r2, #70	; 0x46
 80032b2:	210a      	movs	r1, #10
 80032b4:	487e      	ldr	r0, [pc, #504]	; (80034b0 <FuncMenu_DrawSyncMenu+0x304>)
 80032b6:	f00a fc6d 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80032ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032be:	9301      	str	r3, [sp, #4]
 80032c0:	2302      	movs	r3, #2
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	2300      	movs	r3, #0
 80032c6:	225a      	movs	r2, #90	; 0x5a
 80032c8:	210a      	movs	r1, #10
 80032ca:	487a      	ldr	r0, [pc, #488]	; (80034b4 <FuncMenu_DrawSyncMenu+0x308>)
 80032cc:	f00a fc62 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80032d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032d4:	9301      	str	r3, [sp, #4]
 80032d6:	2302      	movs	r3, #2
 80032d8:	9300      	str	r3, [sp, #0]
 80032da:	2300      	movs	r3, #0
 80032dc:	226e      	movs	r2, #110	; 0x6e
 80032de:	210a      	movs	r1, #10
 80032e0:	4875      	ldr	r0, [pc, #468]	; (80034b8 <FuncMenu_DrawSyncMenu+0x30c>)
 80032e2:	f00a fc57 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80032e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032ea:	9301      	str	r3, [sp, #4]
 80032ec:	2302      	movs	r3, #2
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	2300      	movs	r3, #0
 80032f2:	2282      	movs	r2, #130	; 0x82
 80032f4:	210a      	movs	r1, #10
 80032f6:	4871      	ldr	r0, [pc, #452]	; (80034bc <FuncMenu_DrawSyncMenu+0x310>)
 80032f8:	f00a fc4c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80032fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003300:	9301      	str	r3, [sp, #4]
 8003302:	2302      	movs	r3, #2
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	2300      	movs	r3, #0
 8003308:	2296      	movs	r2, #150	; 0x96
 800330a:	210a      	movs	r1, #10
 800330c:	486c      	ldr	r0, [pc, #432]	; (80034c0 <FuncMenu_DrawSyncMenu+0x314>)
 800330e:	f00a fc41 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8003312:	e11a      	b.n	800354a <FuncMenu_DrawSyncMenu+0x39e>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8003314:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003318:	9301      	str	r3, [sp, #4]
 800331a:	2302      	movs	r3, #2
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	2300      	movs	r3, #0
 8003320:	2232      	movs	r2, #50	; 0x32
 8003322:	210a      	movs	r1, #10
 8003324:	4861      	ldr	r0, [pc, #388]	; (80034ac <FuncMenu_DrawSyncMenu+0x300>)
 8003326:	f00a fc35 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800332a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	2302      	movs	r3, #2
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	2300      	movs	r3, #0
 8003336:	2246      	movs	r2, #70	; 0x46
 8003338:	210a      	movs	r1, #10
 800333a:	485d      	ldr	r0, [pc, #372]	; (80034b0 <FuncMenu_DrawSyncMenu+0x304>)
 800333c:	f00a fc2a 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8003340:	2300      	movs	r3, #0
 8003342:	9301      	str	r3, [sp, #4]
 8003344:	2302      	movs	r3, #2
 8003346:	9300      	str	r3, [sp, #0]
 8003348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800334c:	225a      	movs	r2, #90	; 0x5a
 800334e:	210a      	movs	r1, #10
 8003350:	4858      	ldr	r0, [pc, #352]	; (80034b4 <FuncMenu_DrawSyncMenu+0x308>)
 8003352:	f00a fc1f 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8003356:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800335a:	9301      	str	r3, [sp, #4]
 800335c:	2302      	movs	r3, #2
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2300      	movs	r3, #0
 8003362:	226e      	movs	r2, #110	; 0x6e
 8003364:	210a      	movs	r1, #10
 8003366:	4854      	ldr	r0, [pc, #336]	; (80034b8 <FuncMenu_DrawSyncMenu+0x30c>)
 8003368:	f00a fc14 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 800336c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003370:	9301      	str	r3, [sp, #4]
 8003372:	2302      	movs	r3, #2
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	2300      	movs	r3, #0
 8003378:	2282      	movs	r2, #130	; 0x82
 800337a:	210a      	movs	r1, #10
 800337c:	484f      	ldr	r0, [pc, #316]	; (80034bc <FuncMenu_DrawSyncMenu+0x310>)
 800337e:	f00a fc09 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8003382:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003386:	9301      	str	r3, [sp, #4]
 8003388:	2302      	movs	r3, #2
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	2300      	movs	r3, #0
 800338e:	2296      	movs	r2, #150	; 0x96
 8003390:	210a      	movs	r1, #10
 8003392:	484b      	ldr	r0, [pc, #300]	; (80034c0 <FuncMenu_DrawSyncMenu+0x314>)
 8003394:	f00a fbfe 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8003398:	e0d7      	b.n	800354a <FuncMenu_DrawSyncMenu+0x39e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 800339a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800339e:	9301      	str	r3, [sp, #4]
 80033a0:	2302      	movs	r3, #2
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	2300      	movs	r3, #0
 80033a6:	2232      	movs	r2, #50	; 0x32
 80033a8:	210a      	movs	r1, #10
 80033aa:	4840      	ldr	r0, [pc, #256]	; (80034ac <FuncMenu_DrawSyncMenu+0x300>)
 80033ac:	f00a fbf2 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80033b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	2302      	movs	r3, #2
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	2300      	movs	r3, #0
 80033bc:	2246      	movs	r2, #70	; 0x46
 80033be:	210a      	movs	r1, #10
 80033c0:	483b      	ldr	r0, [pc, #236]	; (80034b0 <FuncMenu_DrawSyncMenu+0x304>)
 80033c2:	f00a fbe7 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80033c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033ca:	9301      	str	r3, [sp, #4]
 80033cc:	2302      	movs	r3, #2
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	2300      	movs	r3, #0
 80033d2:	225a      	movs	r2, #90	; 0x5a
 80033d4:	210a      	movs	r1, #10
 80033d6:	4837      	ldr	r0, [pc, #220]	; (80034b4 <FuncMenu_DrawSyncMenu+0x308>)
 80033d8:	f00a fbdc 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 80033dc:	2300      	movs	r3, #0
 80033de:	9301      	str	r3, [sp, #4]
 80033e0:	2302      	movs	r3, #2
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033e8:	226e      	movs	r2, #110	; 0x6e
 80033ea:	210a      	movs	r1, #10
 80033ec:	4832      	ldr	r0, [pc, #200]	; (80034b8 <FuncMenu_DrawSyncMenu+0x30c>)
 80033ee:	f00a fbd1 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80033f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033f6:	9301      	str	r3, [sp, #4]
 80033f8:	2302      	movs	r3, #2
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	2300      	movs	r3, #0
 80033fe:	2282      	movs	r2, #130	; 0x82
 8003400:	210a      	movs	r1, #10
 8003402:	482e      	ldr	r0, [pc, #184]	; (80034bc <FuncMenu_DrawSyncMenu+0x310>)
 8003404:	f00a fbc6 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8003408:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	2302      	movs	r3, #2
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	2300      	movs	r3, #0
 8003414:	2296      	movs	r2, #150	; 0x96
 8003416:	210a      	movs	r1, #10
 8003418:	4829      	ldr	r0, [pc, #164]	; (80034c0 <FuncMenu_DrawSyncMenu+0x314>)
 800341a:	f00a fbbb 	bl	800db94 <ILI9341_Draw_Text>
				break;
 800341e:	e094      	b.n	800354a <FuncMenu_DrawSyncMenu+0x39e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8003420:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003424:	9301      	str	r3, [sp, #4]
 8003426:	2302      	movs	r3, #2
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	2300      	movs	r3, #0
 800342c:	2232      	movs	r2, #50	; 0x32
 800342e:	210a      	movs	r1, #10
 8003430:	481e      	ldr	r0, [pc, #120]	; (80034ac <FuncMenu_DrawSyncMenu+0x300>)
 8003432:	f00a fbaf 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8003436:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800343a:	9301      	str	r3, [sp, #4]
 800343c:	2302      	movs	r3, #2
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	2300      	movs	r3, #0
 8003442:	2246      	movs	r2, #70	; 0x46
 8003444:	210a      	movs	r1, #10
 8003446:	481a      	ldr	r0, [pc, #104]	; (80034b0 <FuncMenu_DrawSyncMenu+0x304>)
 8003448:	f00a fba4 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800344c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003450:	9301      	str	r3, [sp, #4]
 8003452:	2302      	movs	r3, #2
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	2300      	movs	r3, #0
 8003458:	225a      	movs	r2, #90	; 0x5a
 800345a:	210a      	movs	r1, #10
 800345c:	4815      	ldr	r0, [pc, #84]	; (80034b4 <FuncMenu_DrawSyncMenu+0x308>)
 800345e:	f00a fb99 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8003462:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	2302      	movs	r3, #2
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2300      	movs	r3, #0
 800346e:	226e      	movs	r2, #110	; 0x6e
 8003470:	210a      	movs	r1, #10
 8003472:	4811      	ldr	r0, [pc, #68]	; (80034b8 <FuncMenu_DrawSyncMenu+0x30c>)
 8003474:	f00a fb8e 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8003478:	2300      	movs	r3, #0
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	2302      	movs	r3, #2
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003484:	2282      	movs	r2, #130	; 0x82
 8003486:	210a      	movs	r1, #10
 8003488:	480c      	ldr	r0, [pc, #48]	; (80034bc <FuncMenu_DrawSyncMenu+0x310>)
 800348a:	f00a fb83 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 800348e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	2302      	movs	r3, #2
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	2300      	movs	r3, #0
 800349a:	2296      	movs	r2, #150	; 0x96
 800349c:	210a      	movs	r1, #10
 800349e:	4808      	ldr	r0, [pc, #32]	; (80034c0 <FuncMenu_DrawSyncMenu+0x314>)
 80034a0:	f00a fb78 	bl	800db94 <ILI9341_Draw_Text>
				break;
 80034a4:	e051      	b.n	800354a <FuncMenu_DrawSyncMenu+0x39e>
 80034a6:	bf00      	nop
 80034a8:	08012598 	.word	0x08012598
 80034ac:	0801255c 	.word	0x0801255c
 80034b0:	08012564 	.word	0x08012564
 80034b4:	08012570 	.word	0x08012570
 80034b8:	08012578 	.word	0x08012578
 80034bc:	08012584 	.word	0x08012584
 80034c0:	08012590 	.word	0x08012590
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80034c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	2302      	movs	r3, #2
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	2300      	movs	r3, #0
 80034d0:	2232      	movs	r2, #50	; 0x32
 80034d2:	210a      	movs	r1, #10
 80034d4:	481f      	ldr	r0, [pc, #124]	; (8003554 <FuncMenu_DrawSyncMenu+0x3a8>)
 80034d6:	f00a fb5d 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80034da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034de:	9301      	str	r3, [sp, #4]
 80034e0:	2302      	movs	r3, #2
 80034e2:	9300      	str	r3, [sp, #0]
 80034e4:	2300      	movs	r3, #0
 80034e6:	2246      	movs	r2, #70	; 0x46
 80034e8:	210a      	movs	r1, #10
 80034ea:	481b      	ldr	r0, [pc, #108]	; (8003558 <FuncMenu_DrawSyncMenu+0x3ac>)
 80034ec:	f00a fb52 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80034f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034f4:	9301      	str	r3, [sp, #4]
 80034f6:	2302      	movs	r3, #2
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	2300      	movs	r3, #0
 80034fc:	225a      	movs	r2, #90	; 0x5a
 80034fe:	210a      	movs	r1, #10
 8003500:	4816      	ldr	r0, [pc, #88]	; (800355c <FuncMenu_DrawSyncMenu+0x3b0>)
 8003502:	f00a fb47 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8003506:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800350a:	9301      	str	r3, [sp, #4]
 800350c:	2302      	movs	r3, #2
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	2300      	movs	r3, #0
 8003512:	226e      	movs	r2, #110	; 0x6e
 8003514:	210a      	movs	r1, #10
 8003516:	4812      	ldr	r0, [pc, #72]	; (8003560 <FuncMenu_DrawSyncMenu+0x3b4>)
 8003518:	f00a fb3c 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 800351c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003520:	9301      	str	r3, [sp, #4]
 8003522:	2302      	movs	r3, #2
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	2300      	movs	r3, #0
 8003528:	2282      	movs	r2, #130	; 0x82
 800352a:	210a      	movs	r1, #10
 800352c:	480d      	ldr	r0, [pc, #52]	; (8003564 <FuncMenu_DrawSyncMenu+0x3b8>)
 800352e:	f00a fb31 	bl	800db94 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 8003532:	2300      	movs	r3, #0
 8003534:	9301      	str	r3, [sp, #4]
 8003536:	2302      	movs	r3, #2
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800353e:	2296      	movs	r2, #150	; 0x96
 8003540:	210a      	movs	r1, #10
 8003542:	4809      	ldr	r0, [pc, #36]	; (8003568 <FuncMenu_DrawSyncMenu+0x3bc>)
 8003544:	f00a fb26 	bl	800db94 <ILI9341_Draw_Text>
				break;
 8003548:	bf00      	nop

		}
	}

}
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	0801255c 	.word	0x0801255c
 8003558:	08012564 	.word	0x08012564
 800355c:	08012570 	.word	0x08012570
 8003560:	08012578 	.word	0x08012578
 8003564:	08012584 	.word	0x08012584
 8003568:	08012590 	.word	0x08012590

0800356c <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	2b02      	cmp	r3, #2
 800357a:	d007      	beq.n	800358c <GainMenu_DrawMenu+0x20>
 800357c:	2b03      	cmp	r3, #3
 800357e:	d008      	beq.n	8003592 <GainMenu_DrawMenu+0x26>
 8003580:	2b01      	cmp	r3, #1
 8003582:	d000      	beq.n	8003586 <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_SYNC_MENU:
			GainMenu_DrawSyncMenu();
			break;

		default:
			break;
 8003584:	e008      	b.n	8003598 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003586:	f000 f80b 	bl	80035a0 <GainMenu_DrawMainMenu>
			break;
 800358a:	e005      	b.n	8003598 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 800358c:	f000 f850 	bl	8003630 <GainMenu_DrawSignalMenu>
			break;
 8003590:	e002      	b.n	8003598 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSyncMenu();
 8003592:	f000 f863 	bl	800365c <GainMenu_DrawSyncMenu>
			break;
 8003596:	bf00      	nop

	}
}
 8003598:	bf00      	nop
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, WHITE, 2, BLACK);
 80035a6:	2300      	movs	r3, #0
 80035a8:	9301      	str	r3, [sp, #4]
 80035aa:	2302      	movs	r3, #2
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035b2:	220a      	movs	r2, #10
 80035b4:	210a      	movs	r1, #10
 80035b6:	481a      	ldr	r0, [pc, #104]	; (8003620 <GainMenu_DrawMainMenu+0x80>)
 80035b8:	f00a faec 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80035bc:	f7fd fc92 	bl	8000ee4 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 210, BLACK, 2, DARKCYAN);
 80035c0:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80035c4:	9301      	str	r3, [sp, #4]
 80035c6:	2302      	movs	r3, #2
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	2300      	movs	r3, #0
 80035cc:	22d2      	movs	r2, #210	; 0xd2
 80035ce:	2105      	movs	r1, #5
 80035d0:	4814      	ldr	r0, [pc, #80]	; (8003624 <GainMenu_DrawMainMenu+0x84>)
 80035d2:	f00a fadf 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC",97, 210, BLACK, 2, DARKGREEN);
 80035d6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80035da:	9301      	str	r3, [sp, #4]
 80035dc:	2302      	movs	r3, #2
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	2300      	movs	r3, #0
 80035e2:	22d2      	movs	r2, #210	; 0xd2
 80035e4:	2161      	movs	r1, #97	; 0x61
 80035e6:	4810      	ldr	r0, [pc, #64]	; (8003628 <GainMenu_DrawMainMenu+0x88>)
 80035e8:	f00a fad4 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 80035ec:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80035f0:	9301      	str	r3, [sp, #4]
 80035f2:	2302      	movs	r3, #2
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	2300      	movs	r3, #0
 80035f8:	22d2      	movs	r2, #210	; 0xd2
 80035fa:	21af      	movs	r1, #175	; 0xaf
 80035fc:	480b      	ldr	r0, [pc, #44]	; (800362c <GainMenu_DrawMainMenu+0x8c>)
 80035fe:	f00a fac9 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 8003602:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003606:	9301      	str	r3, [sp, #4]
 8003608:	2302      	movs	r3, #2
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	2300      	movs	r3, #0
 800360e:	22d2      	movs	r2, #210	; 0xd2
 8003610:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003614:	4805      	ldr	r0, [pc, #20]	; (800362c <GainMenu_DrawMainMenu+0x8c>)
 8003616:	f00a fabd 	bl	800db94 <ILI9341_Draw_Text>
}
 800361a:	bf00      	nop
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	080125a8 	.word	0x080125a8
 8003624:	080125b4 	.word	0x080125b4
 8003628:	080125bc 	.word	0x080125bc
 800362c:	080125c4 	.word	0x080125c4

08003630 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, WHITE, 2, BLACK);
 8003636:	2300      	movs	r3, #0
 8003638:	9301      	str	r3, [sp, #4]
 800363a:	2302      	movs	r3, #2
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003642:	220a      	movs	r2, #10
 8003644:	210a      	movs	r1, #10
 8003646:	4804      	ldr	r0, [pc, #16]	; (8003658 <GainMenu_DrawSignalMenu+0x28>)
 8003648:	f00a faa4 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 800364c:	f7fd fc4a 	bl	8000ee4 <DM_DisplayFormattedOutput>
}
 8003650:	bf00      	nop
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	080125cc 	.word	0x080125cc

0800365c <GainMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSyncMenu()
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SYNC", 10, 10, WHITE, 2, BLACK);
 8003662:	2300      	movs	r3, #0
 8003664:	9301      	str	r3, [sp, #4]
 8003666:	2302      	movs	r3, #2
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800366e:	220a      	movs	r2, #10
 8003670:	210a      	movs	r1, #10
 8003672:	4804      	ldr	r0, [pc, #16]	; (8003684 <GainMenu_DrawSyncMenu+0x28>)
 8003674:	f00a fa8e 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003678:	f7fd fc34 	bl	8000ee4 <DM_DisplayFormattedOutput>
}
 800367c:	bf00      	nop
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	080125dc 	.word	0x080125dc

08003688 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	2b02      	cmp	r3, #2
 8003696:	d007      	beq.n	80036a8 <ToplevelMenu_DrawMenu+0x20>
 8003698:	2b03      	cmp	r3, #3
 800369a:	d008      	beq.n	80036ae <ToplevelMenu_DrawMenu+0x26>
 800369c:	2b01      	cmp	r3, #1
 800369e:	d000      	beq.n	80036a2 <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 80036a0:	e008      	b.n	80036b4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 80036a2:	f000 f80b 	bl	80036bc <ToplevelMenu_DrawMainMenu>
			break;
 80036a6:	e005      	b.n	80036b4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 80036a8:	f000 f848 	bl	800373c <ToplevelMenu_DrawOutputMenu>
			break;
 80036ac:	e002      	b.n	80036b4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 80036ae:	f000 f88f 	bl	80037d0 <ToplevelMenu_DrawInputMenu>
			break;
 80036b2:	bf00      	nop

	}
}
 80036b4:	bf00      	nop
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af02      	add	r7, sp, #8
	// Top Level screen
	#ifdef SWV_DEBUG_ENABLED
		  printf("Drawing Main screen\n");
 80036c2:	481a      	ldr	r0, [pc, #104]	; (800372c <ToplevelMenu_DrawMainMenu+0x70>)
 80036c4:	f00b fdaa 	bl	800f21c <puts>
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 80036c8:	f7fd fc0c 	bl	8000ee4 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BLACK, 2, DARKCYAN);
 80036cc:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80036d0:	9301      	str	r3, [sp, #4]
 80036d2:	2302      	movs	r3, #2
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	2300      	movs	r3, #0
 80036d8:	22d2      	movs	r2, #210	; 0xd2
 80036da:	2106      	movs	r1, #6
 80036dc:	4814      	ldr	r0, [pc, #80]	; (8003730 <ToplevelMenu_DrawMainMenu+0x74>)
 80036de:	f00a fa59 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 95, 210, BLACK, 2, DARKGREEN);
 80036e2:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80036e6:	9301      	str	r3, [sp, #4]
 80036e8:	2302      	movs	r3, #2
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	2300      	movs	r3, #0
 80036ee:	22d2      	movs	r2, #210	; 0xd2
 80036f0:	215f      	movs	r1, #95	; 0x5f
 80036f2:	4810      	ldr	r0, [pc, #64]	; (8003734 <ToplevelMenu_DrawMainMenu+0x78>)
 80036f4:	f00a fa4e 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 80036f8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80036fc:	9301      	str	r3, [sp, #4]
 80036fe:	2302      	movs	r3, #2
 8003700:	9300      	str	r3, [sp, #0]
 8003702:	2300      	movs	r3, #0
 8003704:	22d2      	movs	r2, #210	; 0xd2
 8003706:	21af      	movs	r1, #175	; 0xaf
 8003708:	480b      	ldr	r0, [pc, #44]	; (8003738 <ToplevelMenu_DrawMainMenu+0x7c>)
 800370a:	f00a fa43 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 800370e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003712:	9301      	str	r3, [sp, #4]
 8003714:	2302      	movs	r3, #2
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	2300      	movs	r3, #0
 800371a:	22d2      	movs	r2, #210	; 0xd2
 800371c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003720:	4805      	ldr	r0, [pc, #20]	; (8003738 <ToplevelMenu_DrawMainMenu+0x7c>)
 8003722:	f00a fa37 	bl	800db94 <ILI9341_Draw_Text>


}
 8003726:	bf00      	nop
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	080125ec 	.word	0x080125ec
 8003730:	08012600 	.word	0x08012600
 8003734:	08012608 	.word	0x08012608
 8003738:	08012610 	.word	0x08012610

0800373c <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, WHITE, 2, BLACK);
 8003742:	2300      	movs	r3, #0
 8003744:	9301      	str	r3, [sp, #4]
 8003746:	2302      	movs	r3, #2
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800374e:	220a      	movs	r2, #10
 8003750:	210a      	movs	r1, #10
 8003752:	481a      	ldr	r0, [pc, #104]	; (80037bc <ToplevelMenu_DrawOutputMenu+0x80>)
 8003754:	f00a fa1e 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003758:	f7fd fbc4 	bl	8000ee4 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 13, 210, BLACK, 2, DARKCYAN);
 800375c:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8003760:	9301      	str	r3, [sp, #4]
 8003762:	2302      	movs	r3, #2
 8003764:	9300      	str	r3, [sp, #0]
 8003766:	2300      	movs	r3, #0
 8003768:	22d2      	movs	r2, #210	; 0xd2
 800376a:	210d      	movs	r1, #13
 800376c:	4814      	ldr	r0, [pc, #80]	; (80037c0 <ToplevelMenu_DrawOutputMenu+0x84>)
 800376e:	f00a fa11 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 99, 210, BLACK, 2, DARKGREEN);
 8003772:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	2302      	movs	r3, #2
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	2300      	movs	r3, #0
 800377e:	22d2      	movs	r2, #210	; 0xd2
 8003780:	2163      	movs	r1, #99	; 0x63
 8003782:	4810      	ldr	r0, [pc, #64]	; (80037c4 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003784:	f00a fa06 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BLACK, 2, YELLOW);
 8003788:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800378c:	9301      	str	r3, [sp, #4]
 800378e:	2302      	movs	r3, #2
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	2300      	movs	r3, #0
 8003794:	22d2      	movs	r2, #210	; 0xd2
 8003796:	21b0      	movs	r1, #176	; 0xb0
 8003798:	480b      	ldr	r0, [pc, #44]	; (80037c8 <ToplevelMenu_DrawOutputMenu+0x8c>)
 800379a:	f00a f9fb 	bl	800db94 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("BIAS", 259, 210, BLACK, 2, RED);
 800379e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80037a2:	9301      	str	r3, [sp, #4]
 80037a4:	2302      	movs	r3, #2
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	2300      	movs	r3, #0
 80037aa:	22d2      	movs	r2, #210	; 0xd2
 80037ac:	f240 1103 	movw	r1, #259	; 0x103
 80037b0:	4806      	ldr	r0, [pc, #24]	; (80037cc <ToplevelMenu_DrawOutputMenu+0x90>)
 80037b2:	f00a f9ef 	bl	800db94 <ILI9341_Draw_Text>
}
 80037b6:	bf00      	nop
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	08012618 	.word	0x08012618
 80037c0:	08012620 	.word	0x08012620
 80037c4:	08012628 	.word	0x08012628
 80037c8:	08012630 	.word	0x08012630
 80037cc:	08012638 	.word	0x08012638

080037d0 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, WHITE, 2, BLACK);
 80037d6:	2300      	movs	r3, #0
 80037d8:	9301      	str	r3, [sp, #4]
 80037da:	2302      	movs	r3, #2
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037e2:	220a      	movs	r2, #10
 80037e4:	210a      	movs	r1, #10
 80037e6:	4804      	ldr	r0, [pc, #16]	; (80037f8 <ToplevelMenu_DrawInputMenu+0x28>)
 80037e8:	f00a f9d4 	bl	800db94 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80037ec:	f7fd fb7a 	bl	8000ee4 <DM_DisplayFormattedOutput>
}
 80037f0:	bf00      	nop
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	08012640 	.word	0x08012640

080037fc <BiasMenu_getStatus>:
#include <stdio.h>

eBiasMenu_Status eNextBiasMenuStatus =	DISABLE_BIAS_MENU;

eBiasMenu_Status BiasMenu_getStatus()
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8003800:	4b03      	ldr	r3, [pc, #12]	; (8003810 <BiasMenu_getStatus+0x14>)
 8003802:	781b      	ldrb	r3, [r3, #0]
}
 8003804:	4618      	mov	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	20001f19 	.word	0x20001f19

08003814 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuEntryHandler Event captured\n");
 8003818:	480b      	ldr	r0, [pc, #44]	; (8003848 <BiasMenuEntryHandler+0x34>)
 800381a:	f00b fcff 	bl	800f21c <puts>
#endif

	DM_RefreshScreen();
 800381e:	f7fd fcd3 	bl	80011c8 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003822:	4b0a      	ldr	r3, [pc, #40]	; (800384c <BiasMenuEntryHandler+0x38>)
 8003824:	2201      	movs	r2, #1
 8003826:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003828:	4b09      	ldr	r3, [pc, #36]	; (8003850 <BiasMenuEntryHandler+0x3c>)
 800382a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800382e:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003830:	f001 f9f0 	bl	8004c14 <BO_GetDcBiasEncoderValue>
 8003834:	4603      	mov	r3, r0
 8003836:	461a      	mov	r2, r3
 8003838:	4b05      	ldr	r3, [pc, #20]	; (8003850 <BiasMenuEntryHandler+0x3c>)
 800383a:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 800383c:	4b05      	ldr	r3, [pc, #20]	; (8003854 <BiasMenuEntryHandler+0x40>)
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003842:	230e      	movs	r3, #14
}
 8003844:	4618      	mov	r0, r3
 8003846:	bd80      	pop	{r7, pc}
 8003848:	08012648 	.word	0x08012648
 800384c:	20001f19 	.word	0x20001f19
 8003850:	40012c00 	.word	0x40012c00
 8003854:	20001f1b 	.word	0x20001f1b

08003858 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuInputHandler Event captured\n");
 800385c:	4807      	ldr	r0, [pc, #28]	; (800387c <BiasMenuInputHandler+0x24>)
 800385e:	f00b fcdd 	bl	800f21c <puts>
#endif

	BO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003862:	2001      	movs	r0, #1
 8003864:	f001 ff76 	bl	8005754 <SM_GetEncoderValue>
 8003868:	4603      	mov	r3, r0
 800386a:	4618      	mov	r0, r3
 800386c:	f001 f9de 	bl	8004c2c <BO_ModifyOutput>

	eNewEvent = evIdle;
 8003870:	4b03      	ldr	r3, [pc, #12]	; (8003880 <BiasMenuInputHandler+0x28>)
 8003872:	2200      	movs	r2, #0
 8003874:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003876:	230e      	movs	r3, #14
}
 8003878:	4618      	mov	r0, r3
 800387a:	bd80      	pop	{r7, pc}
 800387c:	0801266c 	.word	0x0801266c
 8003880:	20001f1b 	.word	0x20001f1b

08003884 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuExitHandler Event captured\n");
 8003888:	4808      	ldr	r0, [pc, #32]	; (80038ac <BiasMenuExitHandler+0x28>)
 800388a:	f00b fcc7 	bl	800f21c <puts>
#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 800388e:	4b08      	ldr	r3, [pc, #32]	; (80038b0 <BiasMenuExitHandler+0x2c>)
 8003890:	2200      	movs	r2, #0
 8003892:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003894:	f7fd fc98 	bl	80011c8 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 8003898:	4806      	ldr	r0, [pc, #24]	; (80038b4 <BiasMenuExitHandler+0x30>)
 800389a:	f00b fcbf 	bl	800f21c <puts>
#endif

	eNewEvent = evIdle;
 800389e:	4b06      	ldr	r3, [pc, #24]	; (80038b8 <BiasMenuExitHandler+0x34>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80038a4:	2301      	movs	r3, #1
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	08012690 	.word	0x08012690
 80038b0:	20001f19 	.word	0x20001f19
 80038b4:	080126b4 	.word	0x080126b4
 80038b8:	20001f1b 	.word	0x20001f1b

080038bc <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0

	switch(eNextState)
 80038c0:	4bb8      	ldr	r3, [pc, #736]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2b0e      	cmp	r3, #14
 80038c6:	f200 8216 	bhi.w	8003cf6 <EM_ProcessEvent+0x43a>
 80038ca:	a201      	add	r2, pc, #4	; (adr r2, 80038d0 <EM_ProcessEvent+0x14>)
 80038cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d0:	0800390d 	.word	0x0800390d
 80038d4:	0800393f 	.word	0x0800393f
 80038d8:	080039c5 	.word	0x080039c5
 80038dc:	080039e3 	.word	0x080039e3
 80038e0:	08003a2f 	.word	0x08003a2f
 80038e4:	08003a61 	.word	0x08003a61
 80038e8:	08003a93 	.word	0x08003a93
 80038ec:	08003adf 	.word	0x08003adf
 80038f0:	08003b11 	.word	0x08003b11
 80038f4:	08003cf7 	.word	0x08003cf7
 80038f8:	08003b43 	.word	0x08003b43
 80038fc:	08003bd5 	.word	0x08003bd5
 8003900:	08003c07 	.word	0x08003c07
 8003904:	08003c37 	.word	0x08003c37
 8003908:	08003cc1 	.word	0x08003cc1
// MAIN MENU
		case Idle_State:


			#ifdef SWV_DEBUG_ENABLED
			  printf("Idle_State\n");
 800390c:	48a6      	ldr	r0, [pc, #664]	; (8003ba8 <EM_ProcessEvent+0x2ec>)
 800390e:	f00b fc85 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8003912:	4ba6      	ldr	r3, [pc, #664]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d105      	bne.n	8003926 <EM_ProcessEvent+0x6a>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 800391a:	f000 ffbb 	bl	8004894 <ToplevelOutputMenuEntryHandler>
 800391e:	4603      	mov	r3, r0
 8003920:	461a      	mov	r2, r3
 8003922:	4ba0      	ldr	r3, [pc, #640]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003924:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003926:	4ba1      	ldr	r3, [pc, #644]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b02      	cmp	r3, #2
 800392c:	f040 81e5 	bne.w	8003cfa <EM_ProcessEvent+0x43e>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 8003930:	f000 ffdc 	bl	80048ec <ToplevelInputMenuEntryHandler>
 8003934:	4603      	mov	r3, r0
 8003936:	461a      	mov	r2, r3
 8003938:	4b9a      	ldr	r3, [pc, #616]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 800393a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 800393c:	e1dd      	b.n	8003cfa <EM_ProcessEvent+0x43e>

		case Toplevel_Output_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Output_Menu_State\n");
 800393e:	489c      	ldr	r0, [pc, #624]	; (8003bb0 <EM_ProcessEvent+0x2f4>)
 8003940:	f00b fc6c 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003944:	4b99      	ldr	r3, [pc, #612]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b06      	cmp	r3, #6
 800394a:	d105      	bne.n	8003958 <EM_ProcessEvent+0x9c>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 800394c:	f000 ffb8 	bl	80048c0 <ToplevelOutputMenuExitHandler>
 8003950:	4603      	mov	r3, r0
 8003952:	461a      	mov	r2, r3
 8003954:	4b93      	ldr	r3, [pc, #588]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003956:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8003958:	4b94      	ldr	r3, [pc, #592]	; (8003bac <EM_ProcessEvent+0x2f0>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d108      	bne.n	8003972 <EM_ProcessEvent+0xb6>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003960:	2000      	movs	r0, #0
 8003962:	f000 ff87 	bl	8004874 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 8003966:	f000 fd85 	bl	8004474 <FuncMainMenuEntryHandler>
 800396a:	4603      	mov	r3, r0
 800396c:	461a      	mov	r2, r3
 800396e:	4b8d      	ldr	r3, [pc, #564]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003970:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003972:	4b8e      	ldr	r3, [pc, #568]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d108      	bne.n	800398c <EM_ProcessEvent+0xd0>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 800397a:	2000      	movs	r0, #0
 800397c:	f000 ff7a 	bl	8004874 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8003980:	f000 fb5c 	bl	800403c <FreqMainMenuEntryHandler>
 8003984:	4603      	mov	r3, r0
 8003986:	461a      	mov	r2, r3
 8003988:	4b86      	ldr	r3, [pc, #536]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 800398a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 800398c:	4b87      	ldr	r3, [pc, #540]	; (8003bac <EM_ProcessEvent+0x2f0>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	2b03      	cmp	r3, #3
 8003992:	d108      	bne.n	80039a6 <EM_ProcessEvent+0xea>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003994:	2000      	movs	r0, #0
 8003996:	f000 ff6d 	bl	8004874 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 800399a:	f000 fe6d 	bl	8004678 <GainMainMenuEntryHandler>
 800399e:	4603      	mov	r3, r0
 80039a0:	461a      	mov	r2, r3
 80039a2:	4b80      	ldr	r3, [pc, #512]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 80039a4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 80039a6:	4b81      	ldr	r3, [pc, #516]	; (8003bac <EM_ProcessEvent+0x2f0>)
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	f040 81a7 	bne.w	8003cfe <EM_ProcessEvent+0x442>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80039b0:	2000      	movs	r0, #0
 80039b2:	f000 ff5f 	bl	8004874 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 80039b6:	f7ff ff2d 	bl	8003814 <BiasMenuEntryHandler>
 80039ba:	4603      	mov	r3, r0
 80039bc:	461a      	mov	r2, r3
 80039be:	4b79      	ldr	r3, [pc, #484]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 80039c0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80039c2:	e19c      	b.n	8003cfe <EM_ProcessEvent+0x442>

		case Toplevel_Input_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Input_Menu_State\n");
 80039c4:	487b      	ldr	r0, [pc, #492]	; (8003bb4 <EM_ProcessEvent+0x2f8>)
 80039c6:	f00b fc29 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 80039ca:	4b78      	ldr	r3, [pc, #480]	; (8003bac <EM_ProcessEvent+0x2f0>)
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	2b06      	cmp	r3, #6
 80039d0:	f040 8197 	bne.w	8003d02 <EM_ProcessEvent+0x446>
			{
				eNextState = ToplevelInputMenuExitHandler();
 80039d4:	f000 ffa0 	bl	8004918 <ToplevelInputMenuExitHandler>
 80039d8:	4603      	mov	r3, r0
 80039da:	461a      	mov	r2, r3
 80039dc:	4b71      	ldr	r3, [pc, #452]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 80039de:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 80039e0:	e18f      	b.n	8003d02 <EM_ProcessEvent+0x446>
// FUNC MENUS

		case Func_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Main_Menu_State\n");
 80039e2:	4875      	ldr	r0, [pc, #468]	; (8003bb8 <EM_ProcessEvent+0x2fc>)
 80039e4:	f00b fc1a 	bl	800f21c <puts>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 80039e8:	4b70      	ldr	r3, [pc, #448]	; (8003bac <EM_ProcessEvent+0x2f0>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	2b06      	cmp	r3, #6
 80039ee:	d108      	bne.n	8003a02 <EM_ProcessEvent+0x146>
			{
				eNextState = FuncMainMenuExitHandler();
 80039f0:	f000 fd56 	bl	80044a0 <FuncMainMenuExitHandler>
 80039f4:	4603      	mov	r3, r0
 80039f6:	461a      	mov	r2, r3
 80039f8:	4b6a      	ldr	r3, [pc, #424]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 80039fa:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 80039fc:	2002      	movs	r0, #2
 80039fe:	f000 ff39 	bl	8004874 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003a02:	4b6a      	ldr	r3, [pc, #424]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d105      	bne.n	8003a16 <EM_ProcessEvent+0x15a>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8003a0a:	f000 fd65 	bl	80044d8 <FuncSignalMenuEntryHandler>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	461a      	mov	r2, r3
 8003a12:	4b64      	ldr	r3, [pc, #400]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003a14:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003a16:	4b65      	ldr	r3, [pc, #404]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	f040 8173 	bne.w	8003d06 <EM_ProcessEvent+0x44a>
			{
				eNextState = FuncSyncMenuEntryHandler();
 8003a20:	f000 fdbc 	bl	800459c <FuncSyncMenuEntryHandler>
 8003a24:	4603      	mov	r3, r0
 8003a26:	461a      	mov	r2, r3
 8003a28:	4b5e      	ldr	r3, [pc, #376]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003a2a:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003a2c:	e16b      	b.n	8003d06 <EM_ProcessEvent+0x44a>

		case Func_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Signal_Menu_State\n");
 8003a2e:	4863      	ldr	r0, [pc, #396]	; (8003bbc <EM_ProcessEvent+0x300>)
 8003a30:	f00b fbf4 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003a34:	4b5d      	ldr	r3, [pc, #372]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	2b05      	cmp	r3, #5
 8003a3a:	d105      	bne.n	8003a48 <EM_ProcessEvent+0x18c>
			{
				eNextState = FuncSignalMenuInputHandler();
 8003a3c:	f000 fd82 	bl	8004544 <FuncSignalMenuInputHandler>
 8003a40:	4603      	mov	r3, r0
 8003a42:	461a      	mov	r2, r3
 8003a44:	4b57      	ldr	r3, [pc, #348]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003a46:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003a48:	4b58      	ldr	r3, [pc, #352]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b06      	cmp	r3, #6
 8003a4e:	f040 815c 	bne.w	8003d0a <EM_ProcessEvent+0x44e>
			{
				eNextState = FuncSignalMenuExitHandler();
 8003a52:	f000 fd8d 	bl	8004570 <FuncSignalMenuExitHandler>
 8003a56:	4603      	mov	r3, r0
 8003a58:	461a      	mov	r2, r3
 8003a5a:	4b52      	ldr	r3, [pc, #328]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003a5c:	701a      	strb	r2, [r3, #0]

			}

			break;
 8003a5e:	e154      	b.n	8003d0a <EM_ProcessEvent+0x44e>

		case Func_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Sync_Menu_State\n");
 8003a60:	4857      	ldr	r0, [pc, #348]	; (8003bc0 <EM_ProcessEvent+0x304>)
 8003a62:	f00b fbdb 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003a66:	4b51      	ldr	r3, [pc, #324]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	2b05      	cmp	r3, #5
 8003a6c:	d105      	bne.n	8003a7a <EM_ProcessEvent+0x1be>
			{
				eNextState = FuncSyncMenuInputHandler();
 8003a6e:	f000 fdcb 	bl	8004608 <FuncSyncMenuInputHandler>
 8003a72:	4603      	mov	r3, r0
 8003a74:	461a      	mov	r2, r3
 8003a76:	4b4b      	ldr	r3, [pc, #300]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003a78:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003a7a:	4b4c      	ldr	r3, [pc, #304]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	2b06      	cmp	r3, #6
 8003a80:	f040 8145 	bne.w	8003d0e <EM_ProcessEvent+0x452>
			{
				eNextState = FuncSyncMenuExitHandler();
 8003a84:	f000 fdd6 	bl	8004634 <FuncSyncMenuExitHandler>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	4b45      	ldr	r3, [pc, #276]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003a8e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003a90:	e13d      	b.n	8003d0e <EM_ProcessEvent+0x452>
// GAIN MENUS

		case Gain_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Main_Menu_State\n");
 8003a92:	484c      	ldr	r0, [pc, #304]	; (8003bc4 <EM_ProcessEvent+0x308>)
 8003a94:	f00b fbc2 	bl	800f21c <puts>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003a98:	4b44      	ldr	r3, [pc, #272]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	2b06      	cmp	r3, #6
 8003a9e:	d108      	bne.n	8003ab2 <EM_ProcessEvent+0x1f6>
			{
				eNextState = GainMainMenuExitHandler();
 8003aa0:	f000 fe00 	bl	80046a4 <GainMainMenuExitHandler>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	4b3e      	ldr	r3, [pc, #248]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003aaa:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003aac:	2002      	movs	r0, #2
 8003aae:	f000 fee1 	bl	8004874 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003ab2:	4b3e      	ldr	r3, [pc, #248]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d105      	bne.n	8003ac6 <EM_ProcessEvent+0x20a>
			{
				eNextState = GainSignalMenuEntryHandler();
 8003aba:	f000 fe0f 	bl	80046dc <GainSignalMenuEntryHandler>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	4b38      	ldr	r3, [pc, #224]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003ac4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003ac6:	4b39      	ldr	r3, [pc, #228]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	f040 8121 	bne.w	8003d12 <EM_ProcessEvent+0x456>
			{
				eNextState = GainSyncMenuEntryHandler();
 8003ad0:	f000 fe64 	bl	800479c <GainSyncMenuEntryHandler>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	4b32      	ldr	r3, [pc, #200]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003ada:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003adc:	e119      	b.n	8003d12 <EM_ProcessEvent+0x456>

		case Gain_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Signal_Menu_State\n");
 8003ade:	483a      	ldr	r0, [pc, #232]	; (8003bc8 <EM_ProcessEvent+0x30c>)
 8003ae0:	f00b fb9c 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003ae4:	4b31      	ldr	r3, [pc, #196]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b05      	cmp	r3, #5
 8003aea:	d105      	bne.n	8003af8 <EM_ProcessEvent+0x23c>
			{
				eNextState = GainSignalMenuInputHandler();
 8003aec:	f000 fe2a 	bl	8004744 <GainSignalMenuInputHandler>
 8003af0:	4603      	mov	r3, r0
 8003af2:	461a      	mov	r2, r3
 8003af4:	4b2b      	ldr	r3, [pc, #172]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003af6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003af8:	4b2c      	ldr	r3, [pc, #176]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	2b06      	cmp	r3, #6
 8003afe:	f040 810a 	bne.w	8003d16 <EM_ProcessEvent+0x45a>
			{
				eNextState = GainSignalMenuExitHandler();
 8003b02:	f000 fe35 	bl	8004770 <GainSignalMenuExitHandler>
 8003b06:	4603      	mov	r3, r0
 8003b08:	461a      	mov	r2, r3
 8003b0a:	4b26      	ldr	r3, [pc, #152]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003b0c:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003b0e:	e102      	b.n	8003d16 <EM_ProcessEvent+0x45a>

		case Gain_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Sync_Menu_State\n");
 8003b10:	482e      	ldr	r0, [pc, #184]	; (8003bcc <EM_ProcessEvent+0x310>)
 8003b12:	f00b fb83 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003b16:	4b25      	ldr	r3, [pc, #148]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b05      	cmp	r3, #5
 8003b1c:	d105      	bne.n	8003b2a <EM_ProcessEvent+0x26e>
			{
				eNextState = GainSyncMenuInputHandler();
 8003b1e:	f000 fe71 	bl	8004804 <GainSyncMenuInputHandler>
 8003b22:	4603      	mov	r3, r0
 8003b24:	461a      	mov	r2, r3
 8003b26:	4b1f      	ldr	r3, [pc, #124]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003b28:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003b2a:	4b20      	ldr	r3, [pc, #128]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	2b06      	cmp	r3, #6
 8003b30:	f040 80f3 	bne.w	8003d1a <EM_ProcessEvent+0x45e>
			{
				eNextState = GainSyncMenuExitHandler();
 8003b34:	f000 fe7c 	bl	8004830 <GainSyncMenuExitHandler>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	4b19      	ldr	r3, [pc, #100]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003b3e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003b40:	e0eb      	b.n	8003d1a <EM_ProcessEvent+0x45e>
// FREQ MENUS

		case Freq_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Main_Menu_State\n");
 8003b42:	4823      	ldr	r0, [pc, #140]	; (8003bd0 <EM_ProcessEvent+0x314>)
 8003b44:	f00b fb6a 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003b48:	4b18      	ldr	r3, [pc, #96]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	2b06      	cmp	r3, #6
 8003b4e:	d108      	bne.n	8003b62 <EM_ProcessEvent+0x2a6>
			{
				eNextState = FreqMainMenuExitHandler();
 8003b50:	f000 fa8a 	bl	8004068 <FreqMainMenuExitHandler>
 8003b54:	4603      	mov	r3, r0
 8003b56:	461a      	mov	r2, r3
 8003b58:	4b12      	ldr	r3, [pc, #72]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003b5a:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003b5c:	2002      	movs	r0, #2
 8003b5e:	f000 fe89 	bl	8004874 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003b62:	4b12      	ldr	r3, [pc, #72]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d105      	bne.n	8003b76 <EM_ProcessEvent+0x2ba>
			{
				eNextState = FreqPresetMenuEntryHandler();
 8003b6a:	f000 fa9f 	bl	80040ac <FreqPresetMenuEntryHandler>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	461a      	mov	r2, r3
 8003b72:	4b0c      	ldr	r3, [pc, #48]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003b74:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003b76:	4b0d      	ldr	r3, [pc, #52]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d105      	bne.n	8003b8a <EM_ProcessEvent+0x2ce>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 8003b7e:	f000 faf3 	bl	8004168 <FreqAdjustMenuEntryHandler>
 8003b82:	4603      	mov	r3, r0
 8003b84:	461a      	mov	r2, r3
 8003b86:	4b07      	ldr	r3, [pc, #28]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003b88:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003b8a:	4b08      	ldr	r3, [pc, #32]	; (8003bac <EM_ProcessEvent+0x2f0>)
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	f040 80c5 	bne.w	8003d1e <EM_ProcessEvent+0x462>
			{
				eNextState = FreqSweepMenuEntryHandler();
 8003b94:	f000 f8ea 	bl	8003d6c <FreqSweepMenuEntryHandler>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	4b01      	ldr	r3, [pc, #4]	; (8003ba4 <EM_ProcessEvent+0x2e8>)
 8003b9e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003ba0:	e0bd      	b.n	8003d1e <EM_ProcessEvent+0x462>
 8003ba2:	bf00      	nop
 8003ba4:	20001f1a 	.word	0x20001f1a
 8003ba8:	080126cc 	.word	0x080126cc
 8003bac:	20001f1b 	.word	0x20001f1b
 8003bb0:	080126d8 	.word	0x080126d8
 8003bb4:	080126f4 	.word	0x080126f4
 8003bb8:	08012710 	.word	0x08012710
 8003bbc:	08012728 	.word	0x08012728
 8003bc0:	08012740 	.word	0x08012740
 8003bc4:	08012758 	.word	0x08012758
 8003bc8:	08012770 	.word	0x08012770
 8003bcc:	08012788 	.word	0x08012788
 8003bd0:	080127a0 	.word	0x080127a0

		case Freq_Preset_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Preset_Menu_State\n");
 8003bd4:	4857      	ldr	r0, [pc, #348]	; (8003d34 <EM_ProcessEvent+0x478>)
 8003bd6:	f00b fb21 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003bda:	4b57      	ldr	r3, [pc, #348]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	2b05      	cmp	r3, #5
 8003be0:	d105      	bne.n	8003bee <EM_ProcessEvent+0x332>
			{
				eNextState = FreqPresetMenuInputHandler();
 8003be2:	f000 fa95 	bl	8004110 <FreqPresetMenuInputHandler>
 8003be6:	4603      	mov	r3, r0
 8003be8:	461a      	mov	r2, r3
 8003bea:	4b54      	ldr	r3, [pc, #336]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003bec:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003bee:	4b52      	ldr	r3, [pc, #328]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b06      	cmp	r3, #6
 8003bf4:	f040 8095 	bne.w	8003d22 <EM_ProcessEvent+0x466>
			{
				eNextState = FreqPresetMenuExitHandler();
 8003bf8:	f000 faa0 	bl	800413c <FreqPresetMenuExitHandler>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	461a      	mov	r2, r3
 8003c00:	4b4e      	ldr	r3, [pc, #312]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003c02:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003c04:	e08d      	b.n	8003d22 <EM_ProcessEvent+0x466>

		case Freq_Adjust_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Adjust_Menu_State\n");
 8003c06:	484e      	ldr	r0, [pc, #312]	; (8003d40 <EM_ProcessEvent+0x484>)
 8003c08:	f00b fb08 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003c0c:	4b4a      	ldr	r3, [pc, #296]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	2b05      	cmp	r3, #5
 8003c12:	d105      	bne.n	8003c20 <EM_ProcessEvent+0x364>
			{
				eNextState = FreqAdjustMenuInputHandler();
 8003c14:	f000 faca 	bl	80041ac <FreqAdjustMenuInputHandler>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	4b47      	ldr	r3, [pc, #284]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003c1e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003c20:	4b45      	ldr	r3, [pc, #276]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2b06      	cmp	r3, #6
 8003c26:	d17e      	bne.n	8003d26 <EM_ProcessEvent+0x46a>
			{
				eNextState = FreqAdjustMenuExitHandler();
 8003c28:	f000 fad2 	bl	80041d0 <FreqAdjustMenuExitHandler>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	461a      	mov	r2, r3
 8003c30:	4b42      	ldr	r3, [pc, #264]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003c32:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003c34:	e077      	b.n	8003d26 <EM_ProcessEvent+0x46a>

		case Freq_Sweep_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Sweep_Menu_State\n");
 8003c36:	4843      	ldr	r0, [pc, #268]	; (8003d44 <EM_ProcessEvent+0x488>)
 8003c38:	f00b faf0 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8003c3c:	4b3e      	ldr	r3, [pc, #248]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d106      	bne.n	8003c52 <EM_ProcessEvent+0x396>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 8003c44:	2007      	movs	r0, #7
 8003c46:	f000 f8ed 	bl	8003e24 <FreqSweepMenuInputHandler>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	4b3b      	ldr	r3, [pc, #236]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003c50:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003c52:	4b39      	ldr	r3, [pc, #228]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d106      	bne.n	8003c68 <EM_ProcessEvent+0x3ac>
			{
				// direction
				eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 8003c5a:	2008      	movs	r0, #8
 8003c5c:	f000 f8e2 	bl	8003e24 <FreqSweepMenuInputHandler>
 8003c60:	4603      	mov	r3, r0
 8003c62:	461a      	mov	r2, r3
 8003c64:	4b35      	ldr	r3, [pc, #212]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003c66:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003c68:	4b33      	ldr	r3, [pc, #204]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	2b03      	cmp	r3, #3
 8003c6e:	d106      	bne.n	8003c7e <EM_ProcessEvent+0x3c2>
			{
				// set sweep speed
				eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8003c70:	2009      	movs	r0, #9
 8003c72:	f000 f8d7 	bl	8003e24 <FreqSweepMenuInputHandler>
 8003c76:	4603      	mov	r3, r0
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4b30      	ldr	r3, [pc, #192]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003c7c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003c7e:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	d106      	bne.n	8003c94 <EM_ProcessEvent+0x3d8>
			{
				// set lower/upper sweep limit
				eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 8003c86:	200a      	movs	r0, #10
 8003c88:	f000 f8cc 	bl	8003e24 <FreqSweepMenuInputHandler>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	461a      	mov	r2, r3
 8003c90:	4b2a      	ldr	r3, [pc, #168]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003c92:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderSet)
 8003c94:	4b28      	ldr	r3, [pc, #160]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	2b05      	cmp	r3, #5
 8003c9a:	d106      	bne.n	8003caa <EM_ProcessEvent+0x3ee>
			{
				eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 8003c9c:	200b      	movs	r0, #11
 8003c9e:	f000 f8c1 	bl	8003e24 <FreqSweepMenuInputHandler>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4b25      	ldr	r3, [pc, #148]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003ca8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003caa:	4b23      	ldr	r3, [pc, #140]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	2b06      	cmp	r3, #6
 8003cb0:	d13b      	bne.n	8003d2a <EM_ProcessEvent+0x46e>
			{
				eNextState = FreqSweepMenuExitHandler();
 8003cb2:	f000 f99f 	bl	8003ff4 <FreqSweepMenuExitHandler>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4b20      	ldr	r3, [pc, #128]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003cbc:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003cbe:	e034      	b.n	8003d2a <EM_ProcessEvent+0x46e>
// BIAS MENUS

		case Bias_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Bias_Menu_State\n");
 8003cc0:	4821      	ldr	r0, [pc, #132]	; (8003d48 <EM_ProcessEvent+0x48c>)
 8003cc2:	f00b faab 	bl	800f21c <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003cc6:	4b1c      	ldr	r3, [pc, #112]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b05      	cmp	r3, #5
 8003ccc:	d105      	bne.n	8003cda <EM_ProcessEvent+0x41e>
			{
				eNextState = BiasMenuInputHandler();
 8003cce:	f7ff fdc3 	bl	8003858 <BiasMenuInputHandler>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4b19      	ldr	r3, [pc, #100]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003cd8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003cda:	4b17      	ldr	r3, [pc, #92]	; (8003d38 <EM_ProcessEvent+0x47c>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b06      	cmp	r3, #6
 8003ce0:	d125      	bne.n	8003d2e <EM_ProcessEvent+0x472>
			{
				eNextState = BiasMenuExitHandler();
 8003ce2:	f7ff fdcf 	bl	8003884 <BiasMenuExitHandler>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	461a      	mov	r2, r3
 8003cea:	4b14      	ldr	r3, [pc, #80]	; (8003d3c <EM_ProcessEvent+0x480>)
 8003cec:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003cee:	2002      	movs	r0, #2
 8003cf0:	f000 fdc0 	bl	8004874 <ToplevelMenu_setStatus>
			}

			break;
 8003cf4:	e01b      	b.n	8003d2e <EM_ProcessEvent+0x472>

		default:
			break;
 8003cf6:	bf00      	nop
 8003cf8:	e01a      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003cfa:	bf00      	nop
 8003cfc:	e018      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003cfe:	bf00      	nop
 8003d00:	e016      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d02:	bf00      	nop
 8003d04:	e014      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d06:	bf00      	nop
 8003d08:	e012      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d0a:	bf00      	nop
 8003d0c:	e010      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d0e:	bf00      	nop
 8003d10:	e00e      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d12:	bf00      	nop
 8003d14:	e00c      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d16:	bf00      	nop
 8003d18:	e00a      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d1a:	bf00      	nop
 8003d1c:	e008      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d1e:	bf00      	nop
 8003d20:	e006      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d22:	bf00      	nop
 8003d24:	e004      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d26:	bf00      	nop
 8003d28:	e002      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d2a:	bf00      	nop
 8003d2c:	e000      	b.n	8003d30 <EM_ProcessEvent+0x474>
			break;
 8003d2e:	bf00      	nop
	}

}
 8003d30:	bf00      	nop
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	080127b8 	.word	0x080127b8
 8003d38:	20001f1b 	.word	0x20001f1b
 8003d3c:	20001f1a 	.word	0x20001f1a
 8003d40:	080127d0 	.word	0x080127d0
 8003d44:	080127e8 	.word	0x080127e8
 8003d48:	08012800 	.word	0x08012800

08003d4c <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8003d56:	4a04      	ldr	r2, [pc, #16]	; (8003d68 <EM_SetNewEvent+0x1c>)
 8003d58:	79fb      	ldrb	r3, [r7, #7]
 8003d5a:	7013      	strb	r3, [r2, #0]
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	20001f1b 	.word	0x20001f1b

08003d6c <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuEntryHandler captured\n");
 8003d70:	4825      	ldr	r0, [pc, #148]	; (8003e08 <FreqSweepMenuEntryHandler+0x9c>)
 8003d72:	f00b fa53 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 8003d76:	f7fd fa27 	bl	80011c8 <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 8003d7a:	4b24      	ldr	r3, [pc, #144]	; (8003e0c <FreqSweepMenuEntryHandler+0xa0>)
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	ee07 3a90 	vmov	s15, r3
 8003d82:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d86:	4b22      	ldr	r3, [pc, #136]	; (8003e10 <FreqSweepMenuEntryHandler+0xa4>)
 8003d88:	edd3 7a00 	vldr	s15, [r3]
 8003d8c:	eeb4 7a67 	vcmp.f32	s14, s15
 8003d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d94:	d008      	beq.n	8003da8 <FreqSweepMenuEntryHandler+0x3c>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8003d96:	4b1d      	ldr	r3, [pc, #116]	; (8003e0c <FreqSweepMenuEntryHandler+0xa0>)
 8003d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9a:	ee07 3a90 	vmov	s15, r3
 8003d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003da2:	4b1b      	ldr	r3, [pc, #108]	; (8003e10 <FreqSweepMenuEntryHandler+0xa4>)
 8003da4:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 8003da8:	4b19      	ldr	r3, [pc, #100]	; (8003e10 <FreqSweepMenuEntryHandler+0xa4>)
 8003daa:	edd3 7a00 	vldr	s15, [r3]
 8003dae:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8003db2:	eef4 7a47 	vcmp.f32	s15, s14
 8003db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dba:	d101      	bne.n	8003dc0 <FreqSweepMenuEntryHandler+0x54>
	{
		_setSweepModeDown();
 8003dbc:	f000 fa1e 	bl	80041fc <_setSweepModeDown>
	}

	_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	f000 fa75 	bl	80042b0 <_setEncoderControlMode>
	_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8003dc6:	2000      	movs	r0, #0
 8003dc8:	f000 fad2 	bl	8004370 <_setSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 8003dcc:	f000 fb0c 	bl	80043e8 <_getCalculatedSweepFrequencyInHertz>
 8003dd0:	eef0 7a40 	vmov.f32	s15, s0
 8003dd4:	4b0f      	ldr	r3, [pc, #60]	; (8003e14 <FreqSweepMenuEntryHandler+0xa8>)
 8003dd6:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 8003dda:	4b0f      	ldr	r3, [pc, #60]	; (8003e18 <FreqSweepMenuEntryHandler+0xac>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8003de0:	2009      	movs	r0, #9
 8003de2:	f000 f81f 	bl	8003e24 <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 8003de6:	4b0c      	ldr	r3, [pc, #48]	; (8003e18 <FreqSweepMenuEntryHandler+0xac>)
 8003de8:	f244 12a0 	movw	r2, #16800	; 0x41a0
 8003dec:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 8003dee:	4b0a      	ldr	r3, [pc, #40]	; (8003e18 <FreqSweepMenuEntryHandler+0xac>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 8003df4:	4b09      	ldr	r3, [pc, #36]	; (8003e1c <FreqSweepMenuEntryHandler+0xb0>)
 8003df6:	2204      	movs	r2, #4
 8003df8:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 8003dfa:	4b09      	ldr	r3, [pc, #36]	; (8003e20 <FreqSweepMenuEntryHandler+0xb4>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003e00:	230d      	movs	r3, #13
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	08012810 	.word	0x08012810
 8003e0c:	40013400 	.word	0x40013400
 8003e10:	2000000c 	.word	0x2000000c
 8003e14:	20001f38 	.word	0x20001f38
 8003e18:	40000c00 	.word	0x40000c00
 8003e1c:	20001f1e 	.word	0x20001f1e
 8003e20:	20001f1b 	.word	0x20001f1b

08003e24 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	71fb      	strb	r3, [r7, #7]
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 8003e2e:	4865      	ldr	r0, [pc, #404]	; (8003fc4 <FreqSweepMenuInputHandler+0x1a0>)
 8003e30:	f00b f9f4 	bl	800f21c <puts>
	#endif



	switch(pEvent)
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	3b07      	subs	r3, #7
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	f200 80ba 	bhi.w	8003fb2 <FreqSweepMenuInputHandler+0x18e>
 8003e3e:	a201      	add	r2, pc, #4	; (adr r2, 8003e44 <FreqSweepMenuInputHandler+0x20>)
 8003e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e44:	08003e59 	.word	0x08003e59
 8003e48:	08003e79 	.word	0x08003e79
 8003e4c:	08003fa3 	.word	0x08003fa3
 8003e50:	08003fab 	.word	0x08003fab
 8003e54:	08003eb9 	.word	0x08003eb9
	{
		case evSweepEnableBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepEnable captured\n");
 8003e58:	485b      	ldr	r0, [pc, #364]	; (8003fc8 <FreqSweepMenuInputHandler+0x1a4>)
 8003e5a:	f00b f9df 	bl	800f21c <puts>
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 8003e5e:	4b5b      	ldr	r3, [pc, #364]	; (8003fcc <FreqSweepMenuInputHandler+0x1a8>)
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	4a5a      	ldr	r2, [pc, #360]	; (8003fcc <FreqSweepMenuInputHandler+0x1a8>)
 8003e64:	f083 0301 	eor.w	r3, r3, #1
 8003e68:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 8003e6a:	4b58      	ldr	r3, [pc, #352]	; (8003fcc <FreqSweepMenuInputHandler+0x1a8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a57      	ldr	r2, [pc, #348]	; (8003fcc <FreqSweepMenuInputHandler+0x1a8>)
 8003e70:	f083 0301 	eor.w	r3, r3, #1
 8003e74:	6013      	str	r3, [r2, #0]
			break;
 8003e76:	e09d      	b.n	8003fb4 <FreqSweepMenuInputHandler+0x190>

		case evSweepModeBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepMode captured\n");
 8003e78:	4855      	ldr	r0, [pc, #340]	; (8003fd0 <FreqSweepMenuInputHandler+0x1ac>)
 8003e7a:	f00b f9cf 	bl	800f21c <puts>
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 8003e7e:	4b55      	ldr	r3, [pc, #340]	; (8003fd4 <FreqSweepMenuInputHandler+0x1b0>)
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	f083 0301 	eor.w	r3, r3, #1
 8003e86:	b2da      	uxtb	r2, r3
 8003e88:	4b52      	ldr	r3, [pc, #328]	; (8003fd4 <FreqSweepMenuInputHandler+0x1b0>)
 8003e8a:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 8003e8c:	4b51      	ldr	r3, [pc, #324]	; (8003fd4 <FreqSweepMenuInputHandler+0x1b0>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d004      	beq.n	8003e9e <FreqSweepMenuInputHandler+0x7a>
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d008      	beq.n	8003eaa <FreqSweepMenuInputHandler+0x86>
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d003      	beq.n	8003ea4 <FreqSweepMenuInputHandler+0x80>
 8003e9c:	e006      	b.n	8003eac <FreqSweepMenuInputHandler+0x88>
			{
				case SWEEP_MODE_DOWN:
					_setSweepModeDown();
 8003e9e:	f000 f9ad 	bl	80041fc <_setSweepModeDown>
					break;
 8003ea2:	e003      	b.n	8003eac <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_UP:
					_setSweepModeUp();
 8003ea4:	f000 f9da 	bl	800425c <_setSweepModeUp>
					break;
 8003ea8:	e000      	b.n	8003eac <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 8003eaa:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			_setEncoderControlMode(theCurrentEncoderSweepFunction);
 8003eac:	4b4a      	ldr	r3, [pc, #296]	; (8003fd8 <FreqSweepMenuInputHandler+0x1b4>)
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 f9fd 	bl	80042b0 <_setEncoderControlMode>

			break;
 8003eb6:	e07d      	b.n	8003fb4 <FreqSweepMenuInputHandler+0x190>

		// rotary encoder is turned
		case evEncoderSweep:

			#ifdef SWV_DEBUG_ENABLED
				printf("evEncoderSweep captured\n");
 8003eb8:	4848      	ldr	r0, [pc, #288]	; (8003fdc <FreqSweepMenuInputHandler+0x1b8>)
 8003eba:	f00b f9af 	bl	800f21c <puts>
			#endif

			switch(theCurrentEncoderSweepFunction)
 8003ebe:	4b46      	ldr	r3, [pc, #280]	; (8003fd8 <FreqSweepMenuInputHandler+0x1b4>)
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d002      	beq.n	8003ecc <FreqSweepMenuInputHandler+0xa8>
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d00b      	beq.n	8003ee2 <FreqSweepMenuInputHandler+0xbe>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 8003eca:	e073      	b.n	8003fb4 <FreqSweepMenuInputHandler+0x190>
					_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8003ecc:	2000      	movs	r0, #0
 8003ece:	f000 fa4f 	bl	8004370 <_setSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 8003ed2:	f000 fa89 	bl	80043e8 <_getCalculatedSweepFrequencyInHertz>
 8003ed6:	eef0 7a40 	vmov.f32	s15, s0
 8003eda:	4b41      	ldr	r3, [pc, #260]	; (8003fe0 <FreqSweepMenuInputHandler+0x1bc>)
 8003edc:	edc3 7a00 	vstr	s15, [r3]
					break;
 8003ee0:	e05e      	b.n	8003fa0 <FreqSweepMenuInputHandler+0x17c>
					switch(active_sweep_mode)
 8003ee2:	4b3c      	ldr	r3, [pc, #240]	; (8003fd4 <FreqSweepMenuInputHandler+0x1b0>)
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <FreqSweepMenuInputHandler+0xcc>
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d02a      	beq.n	8003f44 <FreqSweepMenuInputHandler+0x120>
							break;
 8003eee:	e056      	b.n	8003f9e <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 8003ef0:	4b3c      	ldr	r3, [pc, #240]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef4:	2b0c      	cmp	r3, #12
 8003ef6:	d803      	bhi.n	8003f00 <FreqSweepMenuInputHandler+0xdc>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8003ef8:	4b3a      	ldr	r3, [pc, #232]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003efa:	220d      	movs	r2, #13
 8003efc:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8003efe:	e04e      	b.n	8003f9e <FreqSweepMenuInputHandler+0x17a>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8003f00:	4b38      	ldr	r3, [pc, #224]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	ee07 3a90 	vmov	s15, r3
 8003f08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f0c:	4b36      	ldr	r3, [pc, #216]	; (8003fe8 <FreqSweepMenuInputHandler+0x1c4>)
 8003f0e:	edd3 7a00 	vldr	s15, [r3]
 8003f12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f1a:	dd09      	ble.n	8003f30 <FreqSweepMenuInputHandler+0x10c>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 8003f1c:	4b32      	ldr	r3, [pc, #200]	; (8003fe8 <FreqSweepMenuInputHandler+0x1c4>)
 8003f1e:	edd3 7a00 	vldr	s15, [r3]
 8003f22:	4b30      	ldr	r3, [pc, #192]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f28:	ee17 2a90 	vmov	r2, s15
 8003f2c:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8003f2e:	e036      	b.n	8003f9e <FreqSweepMenuInputHandler+0x17a>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 8003f30:	4b2c      	ldr	r3, [pc, #176]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	ee07 3a90 	vmov	s15, r3
 8003f38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f3c:	4b2b      	ldr	r3, [pc, #172]	; (8003fec <FreqSweepMenuInputHandler+0x1c8>)
 8003f3e:	edc3 7a00 	vstr	s15, [r3]
							break;
 8003f42:	e02c      	b.n	8003f9e <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 8003f44:	4b27      	ldr	r3, [pc, #156]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d904      	bls.n	8003f5a <FreqSweepMenuInputHandler+0x136>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8003f50:	4b24      	ldr	r3, [pc, #144]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f56:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8003f58:	e020      	b.n	8003f9c <FreqSweepMenuInputHandler+0x178>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8003f5a:	4b22      	ldr	r3, [pc, #136]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	ee07 3a90 	vmov	s15, r3
 8003f62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f66:	4b21      	ldr	r3, [pc, #132]	; (8003fec <FreqSweepMenuInputHandler+0x1c8>)
 8003f68:	edd3 7a00 	vldr	s15, [r3]
 8003f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f74:	d509      	bpl.n	8003f8a <FreqSweepMenuInputHandler+0x166>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 8003f76:	4b1d      	ldr	r3, [pc, #116]	; (8003fec <FreqSweepMenuInputHandler+0x1c8>)
 8003f78:	edd3 7a00 	vldr	s15, [r3]
 8003f7c:	4b19      	ldr	r3, [pc, #100]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f82:	ee17 2a90 	vmov	r2, s15
 8003f86:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8003f88:	e008      	b.n	8003f9c <FreqSweepMenuInputHandler+0x178>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 8003f8a:	4b16      	ldr	r3, [pc, #88]	; (8003fe4 <FreqSweepMenuInputHandler+0x1c0>)
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f96:	4b14      	ldr	r3, [pc, #80]	; (8003fe8 <FreqSweepMenuInputHandler+0x1c4>)
 8003f98:	edc3 7a00 	vstr	s15, [r3]
							break;
 8003f9c:	bf00      	nop
					break;
 8003f9e:	bf00      	nop
			break;
 8003fa0:	e008      	b.n	8003fb4 <FreqSweepMenuInputHandler+0x190>

		// set sweep speed button
		case evSweepSpeedBtn:
			_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	f000 f984 	bl	80042b0 <_setEncoderControlMode>

			break;
 8003fa8:	e004      	b.n	8003fb4 <FreqSweepMenuInputHandler+0x190>

		// set sweep limit button
		case evSweepLimitBtn:
			_setEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 8003faa:	2001      	movs	r0, #1
 8003fac:	f000 f980 	bl	80042b0 <_setEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 8003fb0:	e000      	b.n	8003fb4 <FreqSweepMenuInputHandler+0x190>

		default:
			break;
 8003fb2:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8003fb4:	4b0e      	ldr	r3, [pc, #56]	; (8003ff0 <FreqSweepMenuInputHandler+0x1cc>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003fba:	230d      	movs	r3, #13
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	08012834 	.word	0x08012834
 8003fc8:	08012860 	.word	0x08012860
 8003fcc:	40000c00 	.word	0x40000c00
 8003fd0:	08012878 	.word	0x08012878
 8003fd4:	20001f1c 	.word	0x20001f1c
 8003fd8:	20001f1d 	.word	0x20001f1d
 8003fdc:	08012890 	.word	0x08012890
 8003fe0:	20001f38 	.word	0x20001f38
 8003fe4:	40012c00 	.word	0x40012c00
 8003fe8:	2000000c 	.word	0x2000000c
 8003fec:	20000008 	.word	0x20000008
 8003ff0:	20001f1b 	.word	0x20001f1b

08003ff4 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuExitHandler Event captured\n");
 8003ff8:	480c      	ldr	r0, [pc, #48]	; (800402c <FreqSweepMenuExitHandler+0x38>)
 8003ffa:	f00b f90f 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 8003ffe:	f7fd f8e3 	bl	80011c8 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8004002:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <FreqSweepMenuExitHandler+0x3c>)
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	4a0a      	ldr	r2, [pc, #40]	; (8004030 <FreqSweepMenuExitHandler+0x3c>)
 8004008:	f023 0301 	bic.w	r3, r3, #1
 800400c:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 800400e:	4b08      	ldr	r3, [pc, #32]	; (8004030 <FreqSweepMenuExitHandler+0x3c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a07      	ldr	r2, [pc, #28]	; (8004030 <FreqSweepMenuExitHandler+0x3c>)
 8004014:	f023 0301 	bic.w	r3, r3, #1
 8004018:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800401a:	4b06      	ldr	r3, [pc, #24]	; (8004034 <FreqSweepMenuExitHandler+0x40>)
 800401c:	2201      	movs	r2, #1
 800401e:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004020:	4b05      	ldr	r3, [pc, #20]	; (8004038 <FreqSweepMenuExitHandler+0x44>)
 8004022:	2200      	movs	r2, #0
 8004024:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004026:	230a      	movs	r3, #10
}
 8004028:	4618      	mov	r0, r3
 800402a:	bd80      	pop	{r7, pc}
 800402c:	080128a8 	.word	0x080128a8
 8004030:	40000c00 	.word	0x40000c00
 8004034:	20001f1e 	.word	0x20001f1e
 8004038:	20001f1b 	.word	0x20001f1b

0800403c <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuEntryHandler Event captured\n");
 8004040:	4806      	ldr	r0, [pc, #24]	; (800405c <FreqMainMenuEntryHandler+0x20>)
 8004042:	f00b f8eb 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 8004046:	f7fd f8bf 	bl	80011c8 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800404a:	4b05      	ldr	r3, [pc, #20]	; (8004060 <FreqMainMenuEntryHandler+0x24>)
 800404c:	2201      	movs	r2, #1
 800404e:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 8004050:	4b04      	ldr	r3, [pc, #16]	; (8004064 <FreqMainMenuEntryHandler+0x28>)
 8004052:	2200      	movs	r2, #0
 8004054:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004056:	230a      	movs	r3, #10
}
 8004058:	4618      	mov	r0, r3
 800405a:	bd80      	pop	{r7, pc}
 800405c:	080128d0 	.word	0x080128d0
 8004060:	20001f1e 	.word	0x20001f1e
 8004064:	20001f1b 	.word	0x20001f1b

08004068 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuExitHandler Event captured\n");
 800406c:	480a      	ldr	r0, [pc, #40]	; (8004098 <FreqMainMenuExitHandler+0x30>)
 800406e:	f00b f8d5 	bl	800f21c <puts>
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8004072:	4b0a      	ldr	r3, [pc, #40]	; (800409c <FreqMainMenuExitHandler+0x34>)
 8004074:	2200      	movs	r2, #0
 8004076:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8004078:	4b09      	ldr	r3, [pc, #36]	; (80040a0 <FreqMainMenuExitHandler+0x38>)
 800407a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800407e:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8004080:	f7fd f8a2 	bl	80011c8 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8004084:	4807      	ldr	r0, [pc, #28]	; (80040a4 <FreqMainMenuExitHandler+0x3c>)
 8004086:	f00b f8c9 	bl	800f21c <puts>
	#endif

	eNewEvent = evIdle;
 800408a:	4b07      	ldr	r3, [pc, #28]	; (80040a8 <FreqMainMenuExitHandler+0x40>)
 800408c:	2200      	movs	r2, #0
 800408e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004090:	2301      	movs	r3, #1
}
 8004092:	4618      	mov	r0, r3
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	08012920 	.word	0x08012920
 800409c:	20001f1e 	.word	0x20001f1e
 80040a0:	40012c00 	.word	0x40012c00
 80040a4:	08012948 	.word	0x08012948
 80040a8:	20001f1b 	.word	0x20001f1b

080040ac <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuEntryHandler Event captured\n");
 80040b2:	4812      	ldr	r0, [pc, #72]	; (80040fc <FreqPresetMenuEntryHandler+0x50>)
 80040b4:	f00b f8b2 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 80040b8:	f7fd f886 	bl	80011c8 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 80040bc:	4b10      	ldr	r3, [pc, #64]	; (8004100 <FreqPresetMenuEntryHandler+0x54>)
 80040be:	2202      	movs	r2, #2
 80040c0:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 80040c2:	f000 ffb1 	bl	8005028 <FreqO_GetFPresetObject>
 80040c6:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <FreqPresetMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	791a      	ldrb	r2, [r3, #4]
 80040d2:	4b0c      	ldr	r3, [pc, #48]	; (8004104 <FreqPresetMenuEntryHandler+0x58>)
 80040d4:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 80040d6:	f000 ffd9 	bl	800508c <FreqO_GetFreqPresetEncoderRange>
 80040da:	4603      	mov	r3, r0
 80040dc:	461a      	mov	r2, r3
 80040de:	4b09      	ldr	r3, [pc, #36]	; (8004104 <FreqPresetMenuEntryHandler+0x58>)
 80040e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80040e2:	e002      	b.n	80040ea <FreqPresetMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 80040e4:	4808      	ldr	r0, [pc, #32]	; (8004108 <FreqPresetMenuEntryHandler+0x5c>)
 80040e6:	f7fd f8b9 	bl	800125c <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 80040ea:	4b08      	ldr	r3, [pc, #32]	; (800410c <FreqPresetMenuEntryHandler+0x60>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 80040f0:	230b      	movs	r3, #11
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	08012960 	.word	0x08012960
 8004100:	20001f1e 	.word	0x20001f1e
 8004104:	40012c00 	.word	0x40012c00
 8004108:	0801298c 	.word	0x0801298c
 800410c:	20001f1b 	.word	0x20001f1b

08004110 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuInputHandler Event captured\n");
 8004114:	4807      	ldr	r0, [pc, #28]	; (8004134 <FreqPresetMenuInputHandler+0x24>)
 8004116:	f00b f881 	bl	800f21c <puts>
	#endif

	FreqO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800411a:	2001      	movs	r0, #1
 800411c:	f001 fb1a 	bl	8005754 <SM_GetEncoderValue>
 8004120:	4603      	mov	r3, r0
 8004122:	4618      	mov	r0, r3
 8004124:	f000 fe8e 	bl	8004e44 <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 8004128:	4b03      	ldr	r3, [pc, #12]	; (8004138 <FreqPresetMenuInputHandler+0x28>)
 800412a:	2200      	movs	r2, #0
 800412c:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 800412e:	230b      	movs	r3, #11
}
 8004130:	4618      	mov	r0, r3
 8004132:	bd80      	pop	{r7, pc}
 8004134:	080129c8 	.word	0x080129c8
 8004138:	20001f1b 	.word	0x20001f1b

0800413c <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuExitHandler Event captured\n");
 8004140:	4806      	ldr	r0, [pc, #24]	; (800415c <FreqPresetMenuExitHandler+0x20>)
 8004142:	f00b f86b 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 8004146:	f7fd f83f 	bl	80011c8 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800414a:	4b05      	ldr	r3, [pc, #20]	; (8004160 <FreqPresetMenuExitHandler+0x24>)
 800414c:	2201      	movs	r2, #1
 800414e:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004150:	4b04      	ldr	r3, [pc, #16]	; (8004164 <FreqPresetMenuExitHandler+0x28>)
 8004152:	2200      	movs	r2, #0
 8004154:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004156:	230a      	movs	r3, #10
}
 8004158:	4618      	mov	r0, r3
 800415a:	bd80      	pop	{r7, pc}
 800415c:	080129f4 	.word	0x080129f4
 8004160:	20001f1e 	.word	0x20001f1e
 8004164:	20001f1b 	.word	0x20001f1b

08004168 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuEntryHandler Event captured\n");
 800416c:	480a      	ldr	r0, [pc, #40]	; (8004198 <FreqAdjustMenuEntryHandler+0x30>)
 800416e:	f00b f855 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 8004172:	f7fd f829 	bl	80011c8 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 8004176:	4b09      	ldr	r3, [pc, #36]	; (800419c <FreqAdjustMenuEntryHandler+0x34>)
 8004178:	2203      	movs	r2, #3
 800417a:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 800417c:	4b08      	ldr	r3, [pc, #32]	; (80041a0 <FreqAdjustMenuEntryHandler+0x38>)
 800417e:	4a09      	ldr	r2, [pc, #36]	; (80041a4 <FreqAdjustMenuEntryHandler+0x3c>)
 8004180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004182:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004184:	4b07      	ldr	r3, [pc, #28]	; (80041a4 <FreqAdjustMenuEntryHandler+0x3c>)
 8004186:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800418a:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 800418c:	4b06      	ldr	r3, [pc, #24]	; (80041a8 <FreqAdjustMenuEntryHandler+0x40>)
 800418e:	2200      	movs	r2, #0
 8004190:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004192:	230c      	movs	r3, #12
}
 8004194:	4618      	mov	r0, r3
 8004196:	bd80      	pop	{r7, pc}
 8004198:	08012a20 	.word	0x08012a20
 800419c:	20001f1e 	.word	0x20001f1e
 80041a0:	40013400 	.word	0x40013400
 80041a4:	40012c00 	.word	0x40012c00
 80041a8:	20001f1b 	.word	0x20001f1b

080041ac <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 80041b0:	4805      	ldr	r0, [pc, #20]	; (80041c8 <FreqAdjustMenuInputHandler+0x1c>)
 80041b2:	f00b f833 	bl	800f21c <puts>
	#endif

	FreqO_AdjustFreq();
 80041b6:	f000 fe37 	bl	8004e28 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 80041ba:	4b04      	ldr	r3, [pc, #16]	; (80041cc <FreqAdjustMenuInputHandler+0x20>)
 80041bc:	2200      	movs	r2, #0
 80041be:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80041c0:	230c      	movs	r3, #12
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	08012834 	.word	0x08012834
 80041cc:	20001f1b 	.word	0x20001f1b

080041d0 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuExitHandler Event captured\n");
 80041d4:	4806      	ldr	r0, [pc, #24]	; (80041f0 <FreqAdjustMenuExitHandler+0x20>)
 80041d6:	f00b f821 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 80041da:	f7fc fff5 	bl	80011c8 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80041de:	4b05      	ldr	r3, [pc, #20]	; (80041f4 <FreqAdjustMenuExitHandler+0x24>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80041e4:	4b04      	ldr	r3, [pc, #16]	; (80041f8 <FreqAdjustMenuExitHandler+0x28>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80041ea:	230a      	movs	r3, #10
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	08012a4c 	.word	0x08012a4c
 80041f4:	20001f1e 	.word	0x20001f1e
 80041f8:	20001f1b 	.word	0x20001f1b

080041fc <_setSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeDown()
{
 80041fc:	b480      	push	{r7}
 80041fe:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8004200:	4b10      	ldr	r3, [pc, #64]	; (8004244 <_setSweepModeDown+0x48>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a0f      	ldr	r2, [pc, #60]	; (8004244 <_setSweepModeDown+0x48>)
 8004206:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800420a:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 800420c:	4b0d      	ldr	r3, [pc, #52]	; (8004244 <_setSweepModeDown+0x48>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a0c      	ldr	r2, [pc, #48]	; (8004244 <_setSweepModeDown+0x48>)
 8004212:	f043 0310 	orr.w	r3, r3, #16
 8004216:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 8004218:	4b0b      	ldr	r3, [pc, #44]	; (8004248 <_setSweepModeDown+0x4c>)
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	ee07 3a90 	vmov	s15, r3
 8004220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004224:	4b09      	ldr	r3, [pc, #36]	; (800424c <_setSweepModeDown+0x50>)
 8004226:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 800422a:	4b09      	ldr	r3, [pc, #36]	; (8004250 <_setSweepModeDown+0x54>)
 800422c:	4a09      	ldr	r2, [pc, #36]	; (8004254 <_setSweepModeDown+0x58>)
 800422e:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004230:	4b09      	ldr	r3, [pc, #36]	; (8004258 <_setSweepModeDown+0x5c>)
 8004232:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004236:	625a      	str	r2, [r3, #36]	; 0x24

}
 8004238:	bf00      	nop
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40000c00 	.word	0x40000c00
 8004248:	40013400 	.word	0x40013400
 800424c:	20000008 	.word	0x20000008
 8004250:	2000000c 	.word	0x2000000c
 8004254:	477fff00 	.word	0x477fff00
 8004258:	40012c00 	.word	0x40012c00

0800425c <_setSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeUp()
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8004260:	4b0e      	ldr	r3, [pc, #56]	; (800429c <_setSweepModeUp+0x40>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a0d      	ldr	r2, [pc, #52]	; (800429c <_setSweepModeUp+0x40>)
 8004266:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800426a:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 800426c:	4b0b      	ldr	r3, [pc, #44]	; (800429c <_setSweepModeUp+0x40>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a0a      	ldr	r2, [pc, #40]	; (800429c <_setSweepModeUp+0x40>)
 8004272:	f023 0310 	bic.w	r3, r3, #16
 8004276:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8004278:	4b09      	ldr	r3, [pc, #36]	; (80042a0 <_setSweepModeUp+0x44>)
 800427a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427c:	ee07 3a90 	vmov	s15, r3
 8004280:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004284:	4b07      	ldr	r3, [pc, #28]	; (80042a4 <_setSweepModeUp+0x48>)
 8004286:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 800428a:	4b07      	ldr	r3, [pc, #28]	; (80042a8 <_setSweepModeUp+0x4c>)
 800428c:	4a07      	ldr	r2, [pc, #28]	; (80042ac <_setSweepModeUp+0x50>)
 800428e:	601a      	str	r2, [r3, #0]


}
 8004290:	bf00      	nop
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	40000c00 	.word	0x40000c00
 80042a0:	40013400 	.word	0x40013400
 80042a4:	2000000c 	.word	0x2000000c
 80042a8:	20000008 	.word	0x20000008
 80042ac:	41500000 	.word	0x41500000

080042b0 <_setEncoderControlMode>:

void _setEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	4603      	mov	r3, r0
 80042b8:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d038      	beq.n	8004332 <_setEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 80042c0:	4a24      	ldr	r2, [pc, #144]	; (8004354 <_setEncoderControlMode+0xa4>)
 80042c2:	79fb      	ldrb	r3, [r7, #7]
 80042c4:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 80042c6:	4b24      	ldr	r3, [pc, #144]	; (8004358 <_setEncoderControlMode+0xa8>)
 80042c8:	220d      	movs	r2, #13
 80042ca:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 80042cc:	4b22      	ldr	r3, [pc, #136]	; (8004358 <_setEncoderControlMode+0xa8>)
 80042ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80042d2:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 80042d4:	4b21      	ldr	r3, [pc, #132]	; (800435c <_setEncoderControlMode+0xac>)
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d002      	beq.n	80042e2 <_setEncoderControlMode+0x32>
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d014      	beq.n	800430a <_setEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 80042e0:	e031      	b.n	8004346 <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 80042e2:	4b1d      	ldr	r3, [pc, #116]	; (8004358 <_setEncoderControlMode+0xa8>)
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	ee07 3a90 	vmov	s15, r3
 80042ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80042ee:	4b1c      	ldr	r3, [pc, #112]	; (8004360 <_setEncoderControlMode+0xb0>)
 80042f0:	edd3 7a00 	vldr	s15, [r3]
 80042f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fc:	dc00      	bgt.n	8004300 <_setEncoderControlMode+0x50>
				break;
 80042fe:	e022      	b.n	8004346 <_setEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004300:	4b18      	ldr	r3, [pc, #96]	; (8004364 <_setEncoderControlMode+0xb4>)
 8004302:	4a15      	ldr	r2, [pc, #84]	; (8004358 <_setEncoderControlMode+0xa8>)
 8004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004306:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8004308:	e01d      	b.n	8004346 <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 800430a:	4b13      	ldr	r3, [pc, #76]	; (8004358 <_setEncoderControlMode+0xa8>)
 800430c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430e:	ee07 3a90 	vmov	s15, r3
 8004312:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004316:	4b14      	ldr	r3, [pc, #80]	; (8004368 <_setEncoderControlMode+0xb8>)
 8004318:	edd3 7a00 	vldr	s15, [r3]
 800431c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004324:	d400      	bmi.n	8004328 <_setEncoderControlMode+0x78>
				break;
 8004326:	e00e      	b.n	8004346 <_setEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004328:	4b0e      	ldr	r3, [pc, #56]	; (8004364 <_setEncoderControlMode+0xb4>)
 800432a:	4a0b      	ldr	r2, [pc, #44]	; (8004358 <_setEncoderControlMode+0xa8>)
 800432c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432e:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8004330:	e009      	b.n	8004346 <_setEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8004332:	4a08      	ldr	r2, [pc, #32]	; (8004354 <_setEncoderControlMode+0xa4>)
 8004334:	79fb      	ldrb	r3, [r7, #7]
 8004336:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 8004338:	4b07      	ldr	r3, [pc, #28]	; (8004358 <_setEncoderControlMode+0xa8>)
 800433a:	2201      	movs	r2, #1
 800433c:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 800433e:	4b06      	ldr	r3, [pc, #24]	; (8004358 <_setEncoderControlMode+0xa8>)
 8004340:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8004344:	62da      	str	r2, [r3, #44]	; 0x2c
	}



}
 8004346:	bf00      	nop
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	20001f1d 	.word	0x20001f1d
 8004358:	40012c00 	.word	0x40012c00
 800435c:	20001f1c 	.word	0x20001f1c
 8004360:	2000000c 	.word	0x2000000c
 8004364:	40013400 	.word	0x40013400
 8004368:	20000008 	.word	0x20000008
 800436c:	00000000 	.word	0x00000000

08004370 <_setSweepTimerAutoReloadForEncoderControl>:


void _setSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8004370:	b590      	push	{r4, r7, lr}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
 8004376:	4603      	mov	r3, r0
 8004378:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d122      	bne.n	80043c6 <_setSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8004380:	4b17      	ldr	r3, [pc, #92]	; (80043e0 <_setSweepTimerAutoReloadForEncoderControl+0x70>)
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	4618      	mov	r0, r3
 8004386:	f7fc f8e5 	bl	8000554 <__aeabi_ui2d>
 800438a:	4603      	mov	r3, r0
 800438c:	460c      	mov	r4, r1
 800438e:	ed9f 1b10 	vldr	d1, [pc, #64]	; 80043d0 <_setSweepTimerAutoReloadForEncoderControl+0x60>
 8004392:	ec44 3b10 	vmov	d0, r3, r4
 8004396:	f00c fe9b 	bl	80110d0 <pow>
 800439a:	ec51 0b10 	vmov	r0, r1, d0
 800439e:	a30e      	add	r3, pc, #56	; (adr r3, 80043d8 <_setSweepTimerAutoReloadForEncoderControl+0x68>)
 80043a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a4:	f7fb ff9a 	bl	80002dc <__adddf3>
 80043a8:	4603      	mov	r3, r0
 80043aa:	460c      	mov	r4, r1
 80043ac:	4618      	mov	r0, r3
 80043ae:	4621      	mov	r1, r4
 80043b0:	f7fc fc22 	bl	8000bf8 <__aeabi_d2uiz>
 80043b4:	4603      	mov	r3, r0
 80043b6:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043be:	d002      	beq.n	80043c6 <_setSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 80043c0:	4a08      	ldr	r2, [pc, #32]	; (80043e4 <_setSweepTimerAutoReloadForEncoderControl+0x74>)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 80043c6:	bf00      	nop
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd90      	pop	{r4, r7, pc}
 80043ce:	bf00      	nop
 80043d0:	00000000 	.word	0x00000000
 80043d4:	40080000 	.word	0x40080000
 80043d8:	00000000 	.word	0x00000000
 80043dc:	40d06800 	.word	0x40d06800
 80043e0:	40012c00 	.word	0x40012c00
 80043e4:	40000c00 	.word	0x40000c00

080043e8 <_getCalculatedSweepFrequencyInHertz>:

float _getCalculatedSweepFrequencyInHertz()
{
 80043e8:	b480      	push	{r7}
 80043ea:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 80043ec:	4b13      	ldr	r3, [pc, #76]	; (800443c <_getCalculatedSweepFrequencyInHertz+0x54>)
 80043ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10a      	bne.n	800440a <_getCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 80043f4:	4b11      	ldr	r3, [pc, #68]	; (800443c <_getCalculatedSweepFrequencyInHertz+0x54>)
 80043f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f8:	ee07 3a90 	vmov	s15, r3
 80043fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004400:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004440 <_getCalculatedSweepFrequencyInHertz+0x58>
 8004404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004408:	e011      	b.n	800442e <_getCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 800440a:	4b0c      	ldr	r3, [pc, #48]	; (800443c <_getCalculatedSweepFrequencyInHertz+0x54>)
 800440c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440e:	ee07 3a90 	vmov	s15, r3
 8004412:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004416:	4b09      	ldr	r3, [pc, #36]	; (800443c <_getCalculatedSweepFrequencyInHertz+0x54>)
 8004418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800441a:	ee07 3a90 	vmov	s15, r3
 800441e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004422:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004426:	eddf 6a06 	vldr	s13, [pc, #24]	; 8004440 <_getCalculatedSweepFrequencyInHertz+0x58>
 800442a:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 800442e:	eeb0 0a67 	vmov.f32	s0, s15
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	40000c00 	.word	0x40000c00
 8004440:	4d2037a0 	.word	0x4d2037a0

08004444 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8004448:	4b03      	ldr	r3, [pc, #12]	; (8004458 <FreqMenu_getStatus+0x14>)
 800444a:	781b      	ldrb	r3, [r3, #0]
}
 800444c:	4618      	mov	r0, r3
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	20001f1e 	.word	0x20001f1e

0800445c <FuncMenu_getStatus>:
#include <stdio.h>

eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;

eFuncMenu_Status FuncMenu_getStatus()
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 8004460:	4b03      	ldr	r3, [pc, #12]	; (8004470 <FuncMenu_getStatus+0x14>)
 8004462:	781b      	ldrb	r3, [r3, #0]
}
 8004464:	4618      	mov	r0, r3
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	20001f1f 	.word	0x20001f1f

08004474 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncMainMenuEntryHandler Event captured\n");
 8004478:	4806      	ldr	r0, [pc, #24]	; (8004494 <FuncMainMenuEntryHandler+0x20>)
 800447a:	f00a fecf 	bl	800f21c <puts>
#endif

	DM_RefreshScreen();
 800447e:	f7fc fea3 	bl	80011c8 <DM_RefreshScreen>


	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004482:	4b05      	ldr	r3, [pc, #20]	; (8004498 <FuncMainMenuEntryHandler+0x24>)
 8004484:	2201      	movs	r2, #1
 8004486:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 8004488:	4b04      	ldr	r3, [pc, #16]	; (800449c <FuncMainMenuEntryHandler+0x28>)
 800448a:	2200      	movs	r2, #0
 800448c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800448e:	2303      	movs	r3, #3
}
 8004490:	4618      	mov	r0, r3
 8004492:	bd80      	pop	{r7, pc}
 8004494:	08012a78 	.word	0x08012a78
 8004498:	20001f1f 	.word	0x20001f1f
 800449c:	20001f1b 	.word	0x20001f1b

080044a0 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncMainMenuExitHandler Event captured\n");
 80044a4:	4808      	ldr	r0, [pc, #32]	; (80044c8 <FuncMainMenuExitHandler+0x28>)
 80044a6:	f00a feb9 	bl	800f21c <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 80044aa:	4b08      	ldr	r3, [pc, #32]	; (80044cc <FuncMainMenuExitHandler+0x2c>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 80044b0:	f7fc fe8a 	bl	80011c8 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 80044b4:	4806      	ldr	r0, [pc, #24]	; (80044d0 <FuncMainMenuExitHandler+0x30>)
 80044b6:	f00a feb1 	bl	800f21c <puts>
#endif

	eNewEvent = evIdle;
 80044ba:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <FuncMainMenuExitHandler+0x34>)
 80044bc:	2200      	movs	r2, #0
 80044be:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80044c0:	2301      	movs	r3, #1
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	08012ac8 	.word	0x08012ac8
 80044cc:	20001f1f 	.word	0x20001f1f
 80044d0:	08012af0 	.word	0x08012af0
 80044d4:	20001f1b 	.word	0x20001f1b

080044d8 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuEntryHandler Event captured\n");
 80044de:	4814      	ldr	r0, [pc, #80]	; (8004530 <FuncSignalMenuEntryHandler+0x58>)
 80044e0:	f00a fe9c 	bl	800f21c <puts>
#endif

	DM_RefreshScreen();
 80044e4:	f7fc fe70 	bl	80011c8 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 80044e8:	4b12      	ldr	r3, [pc, #72]	; (8004534 <FuncSignalMenuEntryHandler+0x5c>)
 80044ea:	2202      	movs	r2, #2
 80044ec:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 80044ee:	2000      	movs	r0, #0
 80044f0:	f001 f91a 	bl	8005728 <SM_GetOutputChannel>
 80044f4:	4603      	mov	r3, r0
 80044f6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80044fa:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00a      	beq.n	8004518 <FuncSignalMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	785a      	ldrb	r2, [r3, #1]
 8004506:	4b0c      	ldr	r3, [pc, #48]	; (8004538 <FuncSignalMenuEntryHandler+0x60>)
 8004508:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 800450a:	f000 ff3d 	bl	8005388 <FuncO_GetFuncPresetEncoderRange>
 800450e:	4603      	mov	r3, r0
 8004510:	461a      	mov	r2, r3
 8004512:	4b09      	ldr	r3, [pc, #36]	; (8004538 <FuncSignalMenuEntryHandler+0x60>)
 8004514:	62da      	str	r2, [r3, #44]	; 0x2c
 8004516:	e002      	b.n	800451e <FuncSignalMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8004518:	4808      	ldr	r0, [pc, #32]	; (800453c <FuncSignalMenuEntryHandler+0x64>)
 800451a:	f7fc fe9f 	bl	800125c <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 800451e:	4b08      	ldr	r3, [pc, #32]	; (8004540 <FuncSignalMenuEntryHandler+0x68>)
 8004520:	2200      	movs	r2, #0
 8004522:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004524:	2304      	movs	r3, #4
}
 8004526:	4618      	mov	r0, r3
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	08012b08 	.word	0x08012b08
 8004534:	20001f1f 	.word	0x20001f1f
 8004538:	40012c00 	.word	0x40012c00
 800453c:	08012b34 	.word	0x08012b34
 8004540:	20001f1b 	.word	0x20001f1b

08004544 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuInputHandler Event captured\n");
 8004548:	4807      	ldr	r0, [pc, #28]	; (8004568 <FuncSignalMenuInputHandler+0x24>)
 800454a:	f00a fe67 	bl	800f21c <puts>
#endif


	FuncO_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800454e:	2001      	movs	r0, #1
 8004550:	f001 f900 	bl	8005754 <SM_GetEncoderValue>
 8004554:	4603      	mov	r3, r0
 8004556:	4618      	mov	r0, r3
 8004558:	f000 fdac 	bl	80050b4 <FuncO_ModifySignalOutput>
	eNewEvent = evBlueBtn;
 800455c:	4b03      	ldr	r3, [pc, #12]	; (800456c <FuncSignalMenuInputHandler+0x28>)
 800455e:	2201      	movs	r2, #1
 8004560:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004562:	2304      	movs	r3, #4
}
 8004564:	4618      	mov	r0, r3
 8004566:	bd80      	pop	{r7, pc}
 8004568:	08012b68 	.word	0x08012b68
 800456c:	20001f1b 	.word	0x20001f1b

08004570 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuExitHandler Event captured\n");
 8004574:	4806      	ldr	r0, [pc, #24]	; (8004590 <FuncSignalMenuExitHandler+0x20>)
 8004576:	f00a fe51 	bl	800f21c <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 800457a:	4b06      	ldr	r3, [pc, #24]	; (8004594 <FuncSignalMenuExitHandler+0x24>)
 800457c:	2201      	movs	r2, #1
 800457e:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004580:	f7fc fe22 	bl	80011c8 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004584:	4b04      	ldr	r3, [pc, #16]	; (8004598 <FuncSignalMenuExitHandler+0x28>)
 8004586:	2200      	movs	r2, #0
 8004588:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800458a:	2303      	movs	r3, #3
}
 800458c:	4618      	mov	r0, r3
 800458e:	bd80      	pop	{r7, pc}
 8004590:	08012b94 	.word	0x08012b94
 8004594:	20001f1f 	.word	0x20001f1f
 8004598:	20001f1b 	.word	0x20001f1b

0800459c <FuncSyncMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuEntryHandler(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuEntryHandler Event captured\n");
 80045a2:	4814      	ldr	r0, [pc, #80]	; (80045f4 <FuncSyncMenuEntryHandler+0x58>)
 80045a4:	f00a fe3a 	bl	800f21c <puts>
#endif

	DM_RefreshScreen();
 80045a8:	f7fc fe0e 	bl	80011c8 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SYNC_MENU;
 80045ac:	4b12      	ldr	r3, [pc, #72]	; (80045f8 <FuncSyncMenuEntryHandler+0x5c>)
 80045ae:	2203      	movs	r2, #3
 80045b0:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 80045b2:	2001      	movs	r0, #1
 80045b4:	f001 f8b8 	bl	8005728 <SM_GetOutputChannel>
 80045b8:	4603      	mov	r3, r0
 80045ba:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80045be:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00a      	beq.n	80045dc <FuncSyncMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	785a      	ldrb	r2, [r3, #1]
 80045ca:	4b0c      	ldr	r3, [pc, #48]	; (80045fc <FuncSyncMenuEntryHandler+0x60>)
 80045cc:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 80045ce:	f000 fedb 	bl	8005388 <FuncO_GetFuncPresetEncoderRange>
 80045d2:	4603      	mov	r3, r0
 80045d4:	461a      	mov	r2, r3
 80045d6:	4b09      	ldr	r3, [pc, #36]	; (80045fc <FuncSyncMenuEntryHandler+0x60>)
 80045d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80045da:	e002      	b.n	80045e2 <FuncSyncMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 80045dc:	4808      	ldr	r0, [pc, #32]	; (8004600 <FuncSyncMenuEntryHandler+0x64>)
 80045de:	f7fc fe3d 	bl	800125c <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80045e2:	4b08      	ldr	r3, [pc, #32]	; (8004604 <FuncSyncMenuEntryHandler+0x68>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 80045e8:	2305      	movs	r3, #5
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3708      	adds	r7, #8
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	08012bc0 	.word	0x08012bc0
 80045f8:	20001f1f 	.word	0x20001f1f
 80045fc:	40012c00 	.word	0x40012c00
 8004600:	08012b34 	.word	0x08012b34
 8004604:	20001f1b 	.word	0x20001f1b

08004608 <FuncSyncMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuInputHandler(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuInputHandler Event captured\n");
 800460c:	4807      	ldr	r0, [pc, #28]	; (800462c <FuncSyncMenuInputHandler+0x24>)
 800460e:	f00a fe05 	bl	800f21c <puts>
#endif


	FuncO_ModifySyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004612:	2001      	movs	r0, #1
 8004614:	f001 f89e 	bl	8005754 <SM_GetEncoderValue>
 8004618:	4603      	mov	r3, r0
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fda2 	bl	8005164 <FuncO_ModifySyncOutput>
	eNewEvent = evBlueBtn;
 8004620:	4b03      	ldr	r3, [pc, #12]	; (8004630 <FuncSyncMenuInputHandler+0x28>)
 8004622:	2201      	movs	r2, #1
 8004624:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8004626:	2305      	movs	r3, #5
}
 8004628:	4618      	mov	r0, r3
 800462a:	bd80      	pop	{r7, pc}
 800462c:	08012be8 	.word	0x08012be8
 8004630:	20001f1b 	.word	0x20001f1b

08004634 <FuncSyncMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuExitHandler()
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuExitHandler Event captured\n");
 8004638:	4806      	ldr	r0, [pc, #24]	; (8004654 <FuncSyncMenuExitHandler+0x20>)
 800463a:	f00a fdef 	bl	800f21c <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 800463e:	4b06      	ldr	r3, [pc, #24]	; (8004658 <FuncSyncMenuExitHandler+0x24>)
 8004640:	2201      	movs	r2, #1
 8004642:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004644:	f7fc fdc0 	bl	80011c8 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004648:	4b04      	ldr	r3, [pc, #16]	; (800465c <FuncSyncMenuExitHandler+0x28>)
 800464a:	2200      	movs	r2, #0
 800464c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800464e:	2303      	movs	r3, #3
}
 8004650:	4618      	mov	r0, r3
 8004652:	bd80      	pop	{r7, pc}
 8004654:	08012c10 	.word	0x08012c10
 8004658:	20001f1f 	.word	0x20001f1f
 800465c:	20001f1b 	.word	0x20001f1b

08004660 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8004664:	4b03      	ldr	r3, [pc, #12]	; (8004674 <GainMenu_getStatus+0x14>)
 8004666:	781b      	ldrb	r3, [r3, #0]
}
 8004668:	4618      	mov	r0, r3
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	20001f20 	.word	0x20001f20

08004678 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainMainMenuEntryHandler Event captured\n");
 800467c:	4806      	ldr	r0, [pc, #24]	; (8004698 <GainMainMenuEntryHandler+0x20>)
 800467e:	f00a fdcd 	bl	800f21c <puts>
#endif

	DM_RefreshScreen();
 8004682:	f7fc fda1 	bl	80011c8 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004686:	4b05      	ldr	r3, [pc, #20]	; (800469c <GainMainMenuEntryHandler+0x24>)
 8004688:	2201      	movs	r2, #1
 800468a:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 800468c:	4b04      	ldr	r3, [pc, #16]	; (80046a0 <GainMainMenuEntryHandler+0x28>)
 800468e:	2200      	movs	r2, #0
 8004690:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004692:	2306      	movs	r3, #6
}
 8004694:	4618      	mov	r0, r3
 8004696:	bd80      	pop	{r7, pc}
 8004698:	08012c38 	.word	0x08012c38
 800469c:	20001f20 	.word	0x20001f20
 80046a0:	20001f1b 	.word	0x20001f1b

080046a4 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainMainMenuExitHandler Event captured\n");
 80046a8:	4808      	ldr	r0, [pc, #32]	; (80046cc <GainMainMenuExitHandler+0x28>)
 80046aa:	f00a fdb7 	bl	800f21c <puts>
#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 80046ae:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <GainMainMenuExitHandler+0x2c>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 80046b4:	f7fc fd88 	bl	80011c8 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 80046b8:	4806      	ldr	r0, [pc, #24]	; (80046d4 <GainMainMenuExitHandler+0x30>)
 80046ba:	f00a fdaf 	bl	800f21c <puts>
#endif

	eNewEvent = evIdle;
 80046be:	4b06      	ldr	r3, [pc, #24]	; (80046d8 <GainMainMenuExitHandler+0x34>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80046c4:	2301      	movs	r3, #1
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	08012c88 	.word	0x08012c88
 80046d0:	20001f20 	.word	0x20001f20
 80046d4:	08012cb0 	.word	0x08012cb0
 80046d8:	20001f1b 	.word	0x20001f1b

080046dc <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuEntryHandler Event captured\n");
 80046e2:	4813      	ldr	r0, [pc, #76]	; (8004730 <GainSignalMenuEntryHandler+0x54>)
 80046e4:	f00a fd9a 	bl	800f21c <puts>
#endif

	DM_RefreshScreen();
 80046e8:	f7fc fd6e 	bl	80011c8 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 80046ec:	4b11      	ldr	r3, [pc, #68]	; (8004734 <GainSignalMenuEntryHandler+0x58>)
 80046ee:	2202      	movs	r2, #2
 80046f0:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80046f2:	2000      	movs	r0, #0
 80046f4:	f001 f818 	bl	8005728 <SM_GetOutputChannel>
 80046f8:	4603      	mov	r3, r0
 80046fa:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80046fe:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d008      	beq.n	8004718 <GainSignalMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	8b1a      	ldrh	r2, [r3, #24]
 800470a:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <GainSignalMenuEntryHandler+0x5c>)
 800470c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 800470e:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <GainSignalMenuEntryHandler+0x5c>)
 8004710:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8004714:	62da      	str	r2, [r3, #44]	; 0x2c
 8004716:	e002      	b.n	800471e <GainSignalMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004718:	4808      	ldr	r0, [pc, #32]	; (800473c <GainSignalMenuEntryHandler+0x60>)
 800471a:	f7fc fd9f 	bl	800125c <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 800471e:	4b08      	ldr	r3, [pc, #32]	; (8004740 <GainSignalMenuEntryHandler+0x64>)
 8004720:	2200      	movs	r2, #0
 8004722:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004724:	2307      	movs	r3, #7
}
 8004726:	4618      	mov	r0, r3
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	08012cc8 	.word	0x08012cc8
 8004734:	20001f20 	.word	0x20001f20
 8004738:	40012c00 	.word	0x40012c00
 800473c:	08012cf4 	.word	0x08012cf4
 8004740:	20001f1b 	.word	0x20001f1b

08004744 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuInputHandler Event captured\n");
 8004748:	4807      	ldr	r0, [pc, #28]	; (8004768 <GainSignalMenuInputHandler+0x24>)
 800474a:	f00a fd67 	bl	800f21c <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800474e:	2001      	movs	r0, #1
 8004750:	f001 f800 	bl	8005754 <SM_GetEncoderValue>
 8004754:	4603      	mov	r3, r0
 8004756:	4618      	mov	r0, r3
 8004758:	f001 f9da 	bl	8005b10 <VPP_ModifySignalOutput>

	eNewEvent = evYellowBtn;
 800475c:	4b03      	ldr	r3, [pc, #12]	; (800476c <GainSignalMenuInputHandler+0x28>)
 800475e:	2203      	movs	r2, #3
 8004760:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004762:	2307      	movs	r3, #7
}
 8004764:	4618      	mov	r0, r3
 8004766:	bd80      	pop	{r7, pc}
 8004768:	08012d2c 	.word	0x08012d2c
 800476c:	20001f1b 	.word	0x20001f1b

08004770 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuExitHandler Event captured\n");
 8004774:	4806      	ldr	r0, [pc, #24]	; (8004790 <GainSignalMenuExitHandler+0x20>)
 8004776:	f00a fd51 	bl	800f21c <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 800477a:	4b06      	ldr	r3, [pc, #24]	; (8004794 <GainSignalMenuExitHandler+0x24>)
 800477c:	2201      	movs	r2, #1
 800477e:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004780:	f7fc fd22 	bl	80011c8 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004784:	4b04      	ldr	r3, [pc, #16]	; (8004798 <GainSignalMenuExitHandler+0x28>)
 8004786:	2200      	movs	r2, #0
 8004788:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 800478a:	2306      	movs	r3, #6
}
 800478c:	4618      	mov	r0, r3
 800478e:	bd80      	pop	{r7, pc}
 8004790:	08012d58 	.word	0x08012d58
 8004794:	20001f20 	.word	0x20001f20
 8004798:	20001f1b 	.word	0x20001f1b

0800479c <GainSyncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuEntryHandler()
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuEntryHandler Event captured\n");
 80047a2:	4813      	ldr	r0, [pc, #76]	; (80047f0 <GainSyncMenuEntryHandler+0x54>)
 80047a4:	f00a fd3a 	bl	800f21c <puts>
#endif

	DM_RefreshScreen();
 80047a8:	f7fc fd0e 	bl	80011c8 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SYNC_MENU;
 80047ac:	4b11      	ldr	r3, [pc, #68]	; (80047f4 <GainSyncMenuEntryHandler+0x58>)
 80047ae:	2203      	movs	r2, #3
 80047b0:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile;
 80047b2:	2001      	movs	r0, #1
 80047b4:	f000 ffb8 	bl	8005728 <SM_GetOutputChannel>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80047be:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d008      	beq.n	80047d8 <GainSyncMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	8b1a      	ldrh	r2, [r3, #24]
 80047ca:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <GainSyncMenuEntryHandler+0x5c>)
 80047cc:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 80047ce:	4b0a      	ldr	r3, [pc, #40]	; (80047f8 <GainSyncMenuEntryHandler+0x5c>)
 80047d0:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 80047d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80047d6:	e002      	b.n	80047de <GainSyncMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80047d8:	4808      	ldr	r0, [pc, #32]	; (80047fc <GainSyncMenuEntryHandler+0x60>)
 80047da:	f7fc fd3f 	bl	800125c <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80047de:	4b08      	ldr	r3, [pc, #32]	; (8004800 <GainSyncMenuEntryHandler+0x64>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 80047e4:	2308      	movs	r3, #8
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	08012d84 	.word	0x08012d84
 80047f4:	20001f20 	.word	0x20001f20
 80047f8:	40012c00 	.word	0x40012c00
 80047fc:	08012cf4 	.word	0x08012cf4
 8004800:	20001f1b 	.word	0x20001f1b

08004804 <GainSyncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuInputHandler()
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuInputHandler Event captured\n");
 8004808:	4807      	ldr	r0, [pc, #28]	; (8004828 <GainSyncMenuInputHandler+0x24>)
 800480a:	f00a fd07 	bl	800f21c <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_ModifySyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800480e:	2001      	movs	r0, #1
 8004810:	f000 ffa0 	bl	8005754 <SM_GetEncoderValue>
 8004814:	4603      	mov	r3, r0
 8004816:	4618      	mov	r0, r3
 8004818:	f001 fe24 	bl	8006464 <VPP_ModifySyncOutput>

	eNewEvent = evYellowBtn;
 800481c:	4b03      	ldr	r3, [pc, #12]	; (800482c <GainSyncMenuInputHandler+0x28>)
 800481e:	2203      	movs	r2, #3
 8004820:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004822:	2308      	movs	r3, #8
}
 8004824:	4618      	mov	r0, r3
 8004826:	bd80      	pop	{r7, pc}
 8004828:	08012dac 	.word	0x08012dac
 800482c:	20001f1b 	.word	0x20001f1b

08004830 <GainSyncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuExitHandler()
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuExitHandler Event captured\n");
 8004834:	4806      	ldr	r0, [pc, #24]	; (8004850 <GainSyncMenuExitHandler+0x20>)
 8004836:	f00a fcf1 	bl	800f21c <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 800483a:	4b06      	ldr	r3, [pc, #24]	; (8004854 <GainSyncMenuExitHandler+0x24>)
 800483c:	2201      	movs	r2, #1
 800483e:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004840:	f7fc fcc2 	bl	80011c8 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004844:	4b04      	ldr	r3, [pc, #16]	; (8004858 <GainSyncMenuExitHandler+0x28>)
 8004846:	2200      	movs	r2, #0
 8004848:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 800484a:	2306      	movs	r3, #6
}
 800484c:	4618      	mov	r0, r3
 800484e:	bd80      	pop	{r7, pc}
 8004850:	08012dd4 	.word	0x08012dd4
 8004854:	20001f20 	.word	0x20001f20
 8004858:	20001f1b 	.word	0x20001f1b

0800485c <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8004860:	4b03      	ldr	r3, [pc, #12]	; (8004870 <ToplevelMenu_getStatus+0x14>)
 8004862:	781b      	ldrb	r3, [r3, #0]
}
 8004864:	4618      	mov	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	20000010 	.word	0x20000010

08004874 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	4603      	mov	r3, r0
 800487c:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 800487e:	4a04      	ldr	r2, [pc, #16]	; (8004890 <ToplevelMenu_setStatus+0x1c>)
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	7013      	strb	r3, [r2, #0]
}
 8004884:	bf00      	nop
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr
 8004890:	20000010 	.word	0x20000010

08004894 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
 8004898:	4806      	ldr	r0, [pc, #24]	; (80048b4 <ToplevelOutputMenuEntryHandler+0x20>)
 800489a:	f00a fcbf 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 800489e:	f7fc fc93 	bl	80011c8 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 80048a2:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <ToplevelOutputMenuEntryHandler+0x24>)
 80048a4:	2202      	movs	r2, #2
 80048a6:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 80048a8:	4b04      	ldr	r3, [pc, #16]	; (80048bc <ToplevelOutputMenuEntryHandler+0x28>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80048ae:	2301      	movs	r3, #1
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	08012e98 	.word	0x08012e98
 80048b8:	20000010 	.word	0x20000010
 80048bc:	20001f1b 	.word	0x20001f1b

080048c0 <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuExitHandler Event captured\n");
 80048c4:	4806      	ldr	r0, [pc, #24]	; (80048e0 <ToplevelOutputMenuExitHandler+0x20>)
 80048c6:	f00a fca9 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 80048ca:	f7fc fc7d 	bl	80011c8 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 80048ce:	4b05      	ldr	r3, [pc, #20]	; (80048e4 <ToplevelOutputMenuExitHandler+0x24>)
 80048d0:	2201      	movs	r2, #1
 80048d2:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80048d4:	4b04      	ldr	r3, [pc, #16]	; (80048e8 <ToplevelOutputMenuExitHandler+0x28>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	08012ef8 	.word	0x08012ef8
 80048e4:	20000010 	.word	0x20000010
 80048e8:	20001f1b 	.word	0x20001f1b

080048ec <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuEntryHandler Event captured\n");
 80048f0:	4806      	ldr	r0, [pc, #24]	; (800490c <ToplevelInputMenuEntryHandler+0x20>)
 80048f2:	f00a fc93 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 80048f6:	f7fc fc67 	bl	80011c8 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 80048fa:	4b05      	ldr	r3, [pc, #20]	; (8004910 <ToplevelInputMenuEntryHandler+0x24>)
 80048fc:	2203      	movs	r2, #3
 80048fe:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004900:	4b04      	ldr	r3, [pc, #16]	; (8004914 <ToplevelInputMenuEntryHandler+0x28>)
 8004902:	2200      	movs	r2, #0
 8004904:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004906:	2302      	movs	r3, #2
}
 8004908:	4618      	mov	r0, r3
 800490a:	bd80      	pop	{r7, pc}
 800490c:	08012f28 	.word	0x08012f28
 8004910:	20000010 	.word	0x20000010
 8004914:	20001f1b 	.word	0x20001f1b

08004918 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuExitHandler Event captured\n");
 800491c:	4806      	ldr	r0, [pc, #24]	; (8004938 <ToplevelInputMenuExitHandler+0x20>)
 800491e:	f00a fc7d 	bl	800f21c <puts>
	#endif

	DM_RefreshScreen();
 8004922:	f7fc fc51 	bl	80011c8 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004926:	4b05      	ldr	r3, [pc, #20]	; (800493c <ToplevelInputMenuExitHandler+0x24>)
 8004928:	2201      	movs	r2, #1
 800492a:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 800492c:	4b04      	ldr	r3, [pc, #16]	; (8004940 <ToplevelInputMenuExitHandler+0x28>)
 800492e:	2200      	movs	r2, #0
 8004930:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	bd80      	pop	{r7, pc}
 8004938:	08012f88 	.word	0x08012f88
 800493c:	20000010 	.word	0x20000010
 8004940:	20001f1b 	.word	0x20001f1b

08004944 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800494c:	4b07      	ldr	r3, [pc, #28]	; (800496c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800494e:	695a      	ldr	r2, [r3, #20]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4013      	ands	r3, r2
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	429a      	cmp	r2, r3
 8004958:	d101      	bne.n	800495e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800495a:	2301      	movs	r3, #1
 800495c:	e000      	b.n	8004960 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr
 800496c:	40010400 	.word	0x40010400

08004970 <IM_Init>:
uint16_t btn4_last_interrupt_time = 0;
uint16_t encbtn_last_interrupt_time = 0;


void IM_Init()
{
 8004970:	b480      	push	{r7}
 8004972:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004974:	4b05      	ldr	r3, [pc, #20]	; (800498c <IM_Init+0x1c>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a04      	ldr	r2, [pc, #16]	; (800498c <IM_Init+0x1c>)
 800497a:	f043 0301 	orr.w	r3, r3, #1
 800497e:	6013      	str	r3, [r2, #0]
}
 8004980:	bf00      	nop
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40014400 	.word	0x40014400

08004990 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0
	// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004994:	4b26      	ldr	r3, [pc, #152]	; (8004a30 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0310 	and.w	r3, r3, #16
 800499c:	2b10      	cmp	r3, #16
 800499e:	d11c      	bne.n	80049da <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 80049a0:	4b24      	ldr	r3, [pc, #144]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80049a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a4:	ee07 3a90 	vmov	s15, r3
 80049a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80049ac:	4b22      	ldr	r3, [pc, #136]	; (8004a38 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 80049ae:	edd3 7a00 	vldr	s15, [r3]
 80049b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ba:	db09      	blt.n	80049d0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 80049bc:	4b1f      	ldr	r3, [pc, #124]	; (8004a3c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 80049be:	edd3 7a00 	vldr	s15, [r3]
 80049c2:	4b1c      	ldr	r3, [pc, #112]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80049c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049c8:	ee17 2a90 	vmov	r2, s15
 80049cc:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 80049ce:	e029      	b.n	8004a24 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 80049d0:	4b18      	ldr	r3, [pc, #96]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80049d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d4:	3201      	adds	r2, #1
 80049d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80049d8:	e024      	b.n	8004a24 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 80049da:	4b16      	ldr	r3, [pc, #88]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80049dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d104      	bne.n	80049ec <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 80049e2:	4b14      	ldr	r3, [pc, #80]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80049e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049e8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80049ea:	e01b      	b.n	8004a24 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 80049ec:	4b11      	ldr	r3, [pc, #68]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80049ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f0:	ee07 3a90 	vmov	s15, r3
 80049f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80049f8:	4b10      	ldr	r3, [pc, #64]	; (8004a3c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 80049fa:	edd3 7a00 	vldr	s15, [r3]
 80049fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a06:	d809      	bhi.n	8004a1c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8004a08:	4b0b      	ldr	r3, [pc, #44]	; (8004a38 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004a0a:	edd3 7a00 	vldr	s15, [r3]
 8004a0e:	4b09      	ldr	r3, [pc, #36]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a14:	ee17 2a90 	vmov	r2, s15
 8004a18:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004a1a:	e003      	b.n	8004a24 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8004a1c:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a20:	3a01      	subs	r2, #1
 8004a22:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004a24:	bf00      	nop
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop
 8004a30:	40000c00 	.word	0x40000c00
 8004a34:	40013400 	.word	0x40013400
 8004a38:	2000000c 	.word	0x2000000c
 8004a3c:	20000008 	.word	0x20000008

08004a40 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004a46:	4b0f      	ldr	r3, [pc, #60]	; (8004a84 <IM_BTN1_EXTI14_Handler+0x44>)
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004a4c:	88fb      	ldrh	r3, [r7, #6]
 8004a4e:	4a0e      	ldr	r2, [pc, #56]	; (8004a88 <IM_BTN1_EXTI14_Handler+0x48>)
 8004a50:	8812      	ldrh	r2, [r2, #0]
 8004a52:	1a9b      	subs	r3, r3, r2
 8004a54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a58:	dd0c      	ble.n	8004a74 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004a5a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004a5e:	f7ff ff71 	bl	8004944 <LL_EXTI_IsActiveFlag_0_31>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d005      	beq.n	8004a74 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004a68:	2001      	movs	r0, #1
 8004a6a:	f7ff f96f 	bl	8003d4c <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8004a6e:	4807      	ldr	r0, [pc, #28]	; (8004a8c <IM_BTN1_EXTI14_Handler+0x4c>)
 8004a70:	f00a fbd4 	bl	800f21c <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 8004a74:	4a04      	ldr	r2, [pc, #16]	; (8004a88 <IM_BTN1_EXTI14_Handler+0x48>)
 8004a76:	88fb      	ldrh	r3, [r7, #6]
 8004a78:	8013      	strh	r3, [r2, #0]


}
 8004a7a:	bf00      	nop
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40014400 	.word	0x40014400
 8004a88:	20001f22 	.word	0x20001f22
 8004a8c:	08012fb4 	.word	0x08012fb4

08004a90 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004a96:	4b0f      	ldr	r3, [pc, #60]	; (8004ad4 <IM_BTN2_EXTI15_Handler+0x44>)
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004a9c:	88fb      	ldrh	r3, [r7, #6]
 8004a9e:	4a0e      	ldr	r2, [pc, #56]	; (8004ad8 <IM_BTN2_EXTI15_Handler+0x48>)
 8004aa0:	8812      	ldrh	r2, [r2, #0]
 8004aa2:	1a9b      	subs	r3, r3, r2
 8004aa4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aa8:	dd0c      	ble.n	8004ac4 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004aaa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004aae:	f7ff ff49 	bl	8004944 <LL_EXTI_IsActiveFlag_0_31>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d005      	beq.n	8004ac4 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 8004ab8:	2003      	movs	r0, #3
 8004aba:	f7ff f947 	bl	8003d4c <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004abe:	4807      	ldr	r0, [pc, #28]	; (8004adc <IM_BTN2_EXTI15_Handler+0x4c>)
 8004ac0:	f00a fbac 	bl	800f21c <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8004ac4:	4a04      	ldr	r2, [pc, #16]	; (8004ad8 <IM_BTN2_EXTI15_Handler+0x48>)
 8004ac6:	88fb      	ldrh	r3, [r7, #6]
 8004ac8:	8013      	strh	r3, [r2, #0]


}
 8004aca:	bf00      	nop
 8004acc:	3708      	adds	r7, #8
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	40014400 	.word	0x40014400
 8004ad8:	20001f24 	.word	0x20001f24
 8004adc:	08012fcc 	.word	0x08012fcc

08004ae0 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004ae6:	4b0e      	ldr	r3, [pc, #56]	; (8004b20 <IM_BTN3_EXTI0_Handler+0x40>)
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aea:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004aec:	88fb      	ldrh	r3, [r7, #6]
 8004aee:	4a0d      	ldr	r2, [pc, #52]	; (8004b24 <IM_BTN3_EXTI0_Handler+0x44>)
 8004af0:	8812      	ldrh	r2, [r2, #0]
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004af8:	dd0b      	ble.n	8004b12 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8004afa:	2001      	movs	r0, #1
 8004afc:	f7ff ff22 	bl	8004944 <LL_EXTI_IsActiveFlag_0_31>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d005      	beq.n	8004b12 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8004b06:	2004      	movs	r0, #4
 8004b08:	f7ff f920 	bl	8003d4c <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8004b0c:	4806      	ldr	r0, [pc, #24]	; (8004b28 <IM_BTN3_EXTI0_Handler+0x48>)
 8004b0e:	f00a fb85 	bl	800f21c <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8004b12:	4a04      	ldr	r2, [pc, #16]	; (8004b24 <IM_BTN3_EXTI0_Handler+0x44>)
 8004b14:	88fb      	ldrh	r3, [r7, #6]
 8004b16:	8013      	strh	r3, [r2, #0]


}
 8004b18:	bf00      	nop
 8004b1a:	3708      	adds	r7, #8
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40014400 	.word	0x40014400
 8004b24:	20001f26 	.word	0x20001f26
 8004b28:	08012fe8 	.word	0x08012fe8

08004b2c <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004b32:	4b0e      	ldr	r3, [pc, #56]	; (8004b6c <IM_BTN4_EXTI1_Handler+0x40>)
 8004b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b36:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004b38:	88fb      	ldrh	r3, [r7, #6]
 8004b3a:	4a0d      	ldr	r2, [pc, #52]	; (8004b70 <IM_BTN4_EXTI1_Handler+0x44>)
 8004b3c:	8812      	ldrh	r2, [r2, #0]
 8004b3e:	1a9b      	subs	r3, r3, r2
 8004b40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b44:	dd0b      	ble.n	8004b5e <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8004b46:	2002      	movs	r0, #2
 8004b48:	f7ff fefc 	bl	8004944 <LL_EXTI_IsActiveFlag_0_31>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d005      	beq.n	8004b5e <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8004b52:	2002      	movs	r0, #2
 8004b54:	f7ff f8fa 	bl	8003d4c <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8004b58:	4806      	ldr	r0, [pc, #24]	; (8004b74 <IM_BTN4_EXTI1_Handler+0x48>)
 8004b5a:	f00a fb5f 	bl	800f21c <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8004b5e:	4a04      	ldr	r2, [pc, #16]	; (8004b70 <IM_BTN4_EXTI1_Handler+0x44>)
 8004b60:	88fb      	ldrh	r3, [r7, #6]
 8004b62:	8013      	strh	r3, [r2, #0]


}
 8004b64:	bf00      	nop
 8004b66:	3708      	adds	r7, #8
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40014400 	.word	0x40014400
 8004b70:	20001f28 	.word	0x20001f28
 8004b74:	08013000 	.word	0x08013000

08004b78 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004b7e:	4b0e      	ldr	r3, [pc, #56]	; (8004bb8 <IM_ENC_EXTI2_Handler+0x40>)
 8004b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b82:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004b84:	88fb      	ldrh	r3, [r7, #6]
 8004b86:	4a0d      	ldr	r2, [pc, #52]	; (8004bbc <IM_ENC_EXTI2_Handler+0x44>)
 8004b88:	8812      	ldrh	r2, [r2, #0]
 8004b8a:	1a9b      	subs	r3, r3, r2
 8004b8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b90:	dd0b      	ble.n	8004baa <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8004b92:	2004      	movs	r0, #4
 8004b94:	f7ff fed6 	bl	8004944 <LL_EXTI_IsActiveFlag_0_31>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d005      	beq.n	8004baa <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 8004b9e:	2006      	movs	r0, #6
 8004ba0:	f7ff f8d4 	bl	8003d4c <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8004ba4:	4806      	ldr	r0, [pc, #24]	; (8004bc0 <IM_ENC_EXTI2_Handler+0x48>)
 8004ba6:	f00a fb39 	bl	800f21c <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 8004baa:	4a04      	ldr	r2, [pc, #16]	; (8004bbc <IM_ENC_EXTI2_Handler+0x44>)
 8004bac:	88fb      	ldrh	r3, [r7, #6]
 8004bae:	8013      	strh	r3, [r2, #0]


}
 8004bb0:	bf00      	nop
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	40014400 	.word	0x40014400
 8004bbc:	20001f2a 	.word	0x20001f2a
 8004bc0:	08013018 	.word	0x08013018

08004bc4 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8004bc8:	4b0a      	ldr	r3, [pc, #40]	; (8004bf4 <IM_ENC_DIRF_Handler+0x30>)
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bd0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004bd4:	d10b      	bne.n	8004bee <IM_ENC_DIRF_Handler+0x2a>
	{
		EM_SetNewEvent(evEncoderSet);
 8004bd6:	2005      	movs	r0, #5
 8004bd8:	f7ff f8b8 	bl	8003d4c <EM_SetNewEvent>
		printf("Encoder new direction\n");
 8004bdc:	4806      	ldr	r0, [pc, #24]	; (8004bf8 <IM_ENC_DIRF_Handler+0x34>)
 8004bde:	f00a fb1d 	bl	800f21c <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8004be2:	4b04      	ldr	r3, [pc, #16]	; (8004bf4 <IM_ENC_DIRF_Handler+0x30>)
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	4a03      	ldr	r2, [pc, #12]	; (8004bf4 <IM_ENC_DIRF_Handler+0x30>)
 8004be8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004bec:	6113      	str	r3, [r2, #16]

	}
}
 8004bee:	bf00      	nop
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40012c00 	.word	0x40012c00
 8004bf8:	08013034 	.word	0x08013034

08004bfc <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8004c00:	4b03      	ldr	r3, [pc, #12]	; (8004c10 <BO_GetBiasPolarity+0x14>)
 8004c02:	781b      	ldrb	r3, [r3, #0]
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	20000011 	.word	0x20000011

08004c14 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8004c18:	4b03      	ldr	r3, [pc, #12]	; (8004c28 <BO_GetDcBiasEncoderValue+0x14>)
 8004c1a:	881b      	ldrh	r3, [r3, #0]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	20000012 	.word	0x20000012

08004c2c <BO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_ModifyOutput(uint16_t pEncoderValue)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	4603      	mov	r3, r0
 8004c34:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8004c36:	2000      	movs	r0, #0
 8004c38:	f000 fd8c 	bl	8005754 <SM_GetEncoderValue>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	461a      	mov	r2, r3
 8004c40:	4b1b      	ldr	r3, [pc, #108]	; (8004cb0 <BO_ModifyOutput+0x84>)
 8004c42:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8004c44:	88fb      	ldrh	r3, [r7, #6]
 8004c46:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004c4a:	d214      	bcs.n	8004c76 <BO_ModifyOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8004c4c:	4b19      	ldr	r3, [pc, #100]	; (8004cb4 <BO_ModifyOutput+0x88>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8004c52:	88fb      	ldrh	r3, [r7, #6]
 8004c54:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8004c58:	4613      	mov	r3, r2
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	4413      	add	r3, r2
 8004c5e:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8004c60:	2200      	movs	r2, #0
 8004c62:	2110      	movs	r1, #16
 8004c64:	4814      	ldr	r0, [pc, #80]	; (8004cb8 <BO_ModifyOutput+0x8c>)
 8004c66:	f005 fbeb 	bl	800a440 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	2108      	movs	r1, #8
 8004c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c72:	f006 fac5 	bl	800b200 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 8004c76:	88fb      	ldrh	r3, [r7, #6]
 8004c78:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004c7c:	d314      	bcc.n	8004ca8 <BO_ModifyOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8004c7e:	4b0d      	ldr	r3, [pc, #52]	; (8004cb4 <BO_ModifyOutput+0x88>)
 8004c80:	2201      	movs	r2, #1
 8004c82:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 8004c84:	88fb      	ldrh	r3, [r7, #6]
 8004c86:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	4413      	add	r3, r2
 8004c90:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8004c92:	2200      	movs	r2, #0
 8004c94:	2110      	movs	r1, #16
 8004c96:	4808      	ldr	r0, [pc, #32]	; (8004cb8 <BO_ModifyOutput+0x8c>)
 8004c98:	f005 fbd2 	bl	800a440 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2108      	movs	r1, #8
 8004ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ca4:	f006 faac 	bl	800b200 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8004ca8:	bf00      	nop
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	20000012 	.word	0x20000012
 8004cb4:	20000011 	.word	0x20000011
 8004cb8:	20002618 	.word	0x20002618

08004cbc <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8004cc0:	2110      	movs	r1, #16
 8004cc2:	4803      	ldr	r0, [pc, #12]	; (8004cd0 <BO_GetOutputBias+0x14>)
 8004cc4:	f005 fc02 	bl	800a4cc <HAL_DAC_GetValue>
 8004cc8:	4603      	mov	r3, r0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20002618 	.word	0x20002618

08004cd4 <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8004cda:	2300      	movs	r3, #0
 8004cdc:	607b      	str	r3, [r7, #4]
 8004cde:	e06b      	b.n	8004db8 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8004ce0:	493a      	ldr	r1, [pc, #232]	; (8004dcc <DT_InitRegister+0xf8>)
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	3308      	adds	r3, #8
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d129      	bne.n	8004d4a <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 8004cf6:	4935      	ldr	r1, [pc, #212]	; (8004dcc <DT_InitRegister+0xf8>)
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	4413      	add	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	3304      	adds	r3, #4
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a31      	ldr	r2, [pc, #196]	; (8004dd0 <DT_InitRegister+0xfc>)
 8004d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0e:	ee07 3a90 	vmov	s15, r3
 8004d12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d16:	492d      	ldr	r1, [pc, #180]	; (8004dcc <DT_InitRegister+0xf8>)
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	4413      	add	r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	440b      	add	r3, r1
 8004d24:	3310      	adds	r3, #16
 8004d26:	edd3 7a00 	vldr	s15, [r3]
 8004d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d32:	ee17 0a90 	vmov	r0, s15
 8004d36:	4925      	ldr	r1, [pc, #148]	; (8004dcc <DT_InitRegister+0xf8>)
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	440b      	add	r3, r1
 8004d44:	330c      	adds	r3, #12
 8004d46:	6018      	str	r0, [r3, #0]
 8004d48:	e033      	b.n	8004db2 <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 8004d4a:	4920      	ldr	r1, [pc, #128]	; (8004dcc <DT_InitRegister+0xf8>)
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	3304      	adds	r3, #4
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1c      	ldr	r2, [pc, #112]	; (8004dd0 <DT_InitRegister+0xfc>)
 8004d5e:	fbb2 f1f3 	udiv	r1, r2, r3
 8004d62:	481a      	ldr	r0, [pc, #104]	; (8004dcc <DT_InitRegister+0xf8>)
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	4613      	mov	r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	4413      	add	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4403      	add	r3, r0
 8004d70:	3308      	adds	r3, #8
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d78:	ee07 3a90 	vmov	s15, r3
 8004d7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d80:	4912      	ldr	r1, [pc, #72]	; (8004dcc <DT_InitRegister+0xf8>)
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	4613      	mov	r3, r2
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	4413      	add	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	3310      	adds	r3, #16
 8004d90:	edd3 7a00 	vldr	s15, [r3]
 8004d94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d9c:	ee17 0a90 	vmov	r0, s15
 8004da0:	490a      	ldr	r1, [pc, #40]	; (8004dcc <DT_InitRegister+0xf8>)
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	4613      	mov	r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4413      	add	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	440b      	add	r3, r1
 8004dae:	330c      	adds	r3, #12
 8004db0:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	3301      	adds	r3, #1
 8004db6:	607b      	str	r3, [r7, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2b0d      	cmp	r3, #13
 8004dbc:	dd90      	ble.n	8004ce0 <DT_InitRegister+0xc>
	}
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	20000014 	.word	0x20000014
 8004dd0:	00155cc0 	.word	0x00155cc0

08004dd4 <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreqSettings_t) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreqSettings_t pEnum)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8004ddc:	2300      	movs	r3, #0
 8004dde:	60fb      	str	r3, [r7, #12]
 8004de0:	e016      	b.n	8004e10 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 8004de2:	4910      	ldr	r1, [pc, #64]	; (8004e24 <DT_GetRegisterByEnum+0x50>)
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	4613      	mov	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	3304      	adds	r3, #4
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d107      	bne.n	8004e0a <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4413      	add	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4a07      	ldr	r2, [pc, #28]	; (8004e24 <DT_GetRegisterByEnum+0x50>)
 8004e06:	4413      	add	r3, r2
 8004e08:	e006      	b.n	8004e18 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	60fb      	str	r3, [r7, #12]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b0d      	cmp	r3, #13
 8004e14:	dde5      	ble.n	8004de2 <DT_GetRegisterByEnum+0xe>

	return 0;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3714      	adds	r7, #20
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	20000014 	.word	0x20000014

08004e28 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
		//OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	f000 fc91 	bl	8005754 <SM_GetEncoderValue>
 8004e32:	4603      	mov	r3, r0
 8004e34:	461a      	mov	r2, r3
 8004e36:	4b02      	ldr	r3, [pc, #8]	; (8004e40 <FreqO_AdjustFreq+0x18>)
 8004e38:	62da      	str	r2, [r3, #44]	; 0x2c
		//OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 8004e3a:	bf00      	nop
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	40013400 	.word	0x40013400

08004e44 <FreqO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ModifyOutput(uint16_t pEncValue)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 8004e4e:	88fb      	ldrh	r3, [r7, #6]
 8004e50:	2b38      	cmp	r3, #56	; 0x38
 8004e52:	f200 80b4 	bhi.w	8004fbe <FreqO_ModifyOutput+0x17a>
 8004e56:	a201      	add	r2, pc, #4	; (adr r2, 8004e5c <FreqO_ModifyOutput+0x18>)
 8004e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5c:	08004f41 	.word	0x08004f41
 8004e60:	08004f41 	.word	0x08004f41
 8004e64:	08004f41 	.word	0x08004f41
 8004e68:	08004f41 	.word	0x08004f41
 8004e6c:	08004f49 	.word	0x08004f49
 8004e70:	08004f49 	.word	0x08004f49
 8004e74:	08004f49 	.word	0x08004f49
 8004e78:	08004f49 	.word	0x08004f49
 8004e7c:	08004f51 	.word	0x08004f51
 8004e80:	08004f51 	.word	0x08004f51
 8004e84:	08004f51 	.word	0x08004f51
 8004e88:	08004f51 	.word	0x08004f51
 8004e8c:	08004f59 	.word	0x08004f59
 8004e90:	08004f59 	.word	0x08004f59
 8004e94:	08004f59 	.word	0x08004f59
 8004e98:	08004f59 	.word	0x08004f59
 8004e9c:	08004f61 	.word	0x08004f61
 8004ea0:	08004f61 	.word	0x08004f61
 8004ea4:	08004f61 	.word	0x08004f61
 8004ea8:	08004f61 	.word	0x08004f61
 8004eac:	08004f69 	.word	0x08004f69
 8004eb0:	08004f69 	.word	0x08004f69
 8004eb4:	08004f69 	.word	0x08004f69
 8004eb8:	08004f69 	.word	0x08004f69
 8004ebc:	08004f73 	.word	0x08004f73
 8004ec0:	08004f73 	.word	0x08004f73
 8004ec4:	08004f73 	.word	0x08004f73
 8004ec8:	08004f73 	.word	0x08004f73
 8004ecc:	08004f7d 	.word	0x08004f7d
 8004ed0:	08004f7d 	.word	0x08004f7d
 8004ed4:	08004f7d 	.word	0x08004f7d
 8004ed8:	08004fbf 	.word	0x08004fbf
 8004edc:	08004f7d 	.word	0x08004f7d
 8004ee0:	08004f87 	.word	0x08004f87
 8004ee4:	08004f87 	.word	0x08004f87
 8004ee8:	08004f87 	.word	0x08004f87
 8004eec:	08004f87 	.word	0x08004f87
 8004ef0:	08004f91 	.word	0x08004f91
 8004ef4:	08004f91 	.word	0x08004f91
 8004ef8:	08004f91 	.word	0x08004f91
 8004efc:	08004f91 	.word	0x08004f91
 8004f00:	08004f9b 	.word	0x08004f9b
 8004f04:	08004f9b 	.word	0x08004f9b
 8004f08:	08004f9b 	.word	0x08004f9b
 8004f0c:	08004f9b 	.word	0x08004f9b
 8004f10:	08004fa5 	.word	0x08004fa5
 8004f14:	08004fa5 	.word	0x08004fa5
 8004f18:	08004fa5 	.word	0x08004fa5
 8004f1c:	08004fa5 	.word	0x08004fa5
 8004f20:	08004faf 	.word	0x08004faf
 8004f24:	08004faf 	.word	0x08004faf
 8004f28:	08004faf 	.word	0x08004faf
 8004f2c:	08004faf 	.word	0x08004faf
 8004f30:	08004fb7 	.word	0x08004fb7
 8004f34:	08004fb7 	.word	0x08004fb7
 8004f38:	08004fb7 	.word	0x08004fb7
 8004f3c:	08004fb7 	.word	0x08004fb7
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 8004f40:	2001      	movs	r0, #1
 8004f42:	f000 f845 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f46:	e03a      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 8004f48:	200a      	movs	r0, #10
 8004f4a:	f000 f841 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f4e:	e036      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 8004f50:	2032      	movs	r0, #50	; 0x32
 8004f52:	f000 f83d 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f56:	e032      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8004f58:	2064      	movs	r0, #100	; 0x64
 8004f5a:	f000 f839 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f5e:	e02e      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8004f60:	20fa      	movs	r0, #250	; 0xfa
 8004f62:	f000 f835 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f66:	e02a      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8004f68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004f6c:	f000 f830 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f70:	e025      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 8004f72:	f240 20ee 	movw	r0, #750	; 0x2ee
 8004f76:	f000 f82b 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f7a:	e020      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8004f7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f80:	f000 f826 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f84:	e01b      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 8004f86:	f241 3088 	movw	r0, #5000	; 0x1388
 8004f8a:	f000 f821 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f8e:	e016      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8004f90:	f242 7010 	movw	r0, #10000	; 0x2710
 8004f94:	f000 f81c 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004f98:	e011      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8004f9a:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8004f9e:	f000 f817 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004fa2:	e00c      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 8004fa4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004fa8:	f000 f812 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004fac:	e007      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8004fae:	4806      	ldr	r0, [pc, #24]	; (8004fc8 <FreqO_ModifyOutput+0x184>)
 8004fb0:	f000 f80e 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004fb4:	e003      	b.n	8004fbe <FreqO_ModifyOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 8004fb6:	4805      	ldr	r0, [pc, #20]	; (8004fcc <FreqO_ModifyOutput+0x188>)
 8004fb8:	f000 f80a 	bl	8004fd0 <FreqO_ApplyPreset>
			break;
 8004fbc:	bf00      	nop
	}

}
 8004fbe:	bf00      	nop
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	000124f8 	.word	0x000124f8
 8004fcc:	000186a0 	.word	0x000186a0

08004fd0 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreqSettings_t pPresetEnum)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f7ff fefb 	bl	8004dd4 <DT_GetRegisterByEnum>
 8004fde:	60f8      	str	r0, [r7, #12]
	if(tmp)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d015      	beq.n	8005012 <FreqO_ApplyPreset+0x42>
	{
		OUTPUT_TIMER->PSC = tmp->psc;
 8004fe6:	4a0d      	ldr	r2, [pc, #52]	; (800501c <FreqO_ApplyPreset+0x4c>)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmp->arr;
 8004fee:	4a0b      	ldr	r2, [pc, #44]	; (800501c <FreqO_ApplyPreset+0x4c>)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	62d3      	str	r3, [r2, #44]	; 0x2c


		//eNewFreqPreset = pPresetEnum;
		FreqProfile_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f822 	bl	8005040 <FreqO_FindFPresetObject>
 8004ffc:	60b8      	str	r0, [r7, #8]
		if(tmp)
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d003      	beq.n	800500c <FreqO_ApplyPreset+0x3c>
		{
			freq_profile = tmp;
 8005004:	4a06      	ldr	r2, [pc, #24]	; (8005020 <FreqO_ApplyPreset+0x50>)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	6013      	str	r3, [r2, #0]
		{
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
		}

	}
}
 800500a:	e002      	b.n	8005012 <FreqO_ApplyPreset+0x42>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 800500c:	4805      	ldr	r0, [pc, #20]	; (8005024 <FreqO_ApplyPreset+0x54>)
 800500e:	f7fc f925 	bl	800125c <DM_SetErrorDebugMsg>
}
 8005012:	bf00      	nop
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40013400 	.word	0x40013400
 8005020:	200001a0 	.word	0x200001a0
 8005024:	0801304c 	.word	0x0801304c

08005028 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
	return freq_profile;
 800502c:	4b03      	ldr	r3, [pc, #12]	; (800503c <FreqO_GetFPresetObject+0x14>)
 800502e:	681b      	ldr	r3, [r3, #0]
}
 8005030:	4618      	mov	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	200001a0 	.word	0x200001a0

08005040 <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005048:	2300      	movs	r3, #0
 800504a:	60fb      	str	r3, [r7, #12]
 800504c:	e00e      	b.n	800506c <FreqO_FindFPresetObject+0x2c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800504e:	4a0d      	ldr	r2, [pc, #52]	; (8005084 <FreqO_FindFPresetObject+0x44>)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	429a      	cmp	r2, r3
 800505a:	d104      	bne.n	8005066 <FreqO_FindFPresetObject+0x26>
		{
			return &theFreqProfiles[i];
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	4a08      	ldr	r2, [pc, #32]	; (8005084 <FreqO_FindFPresetObject+0x44>)
 8005062:	4413      	add	r3, r2
 8005064:	e009      	b.n	800507a <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	3301      	adds	r3, #1
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2b0d      	cmp	r3, #13
 8005070:	dded      	ble.n	800504e <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 8005072:	4805      	ldr	r0, [pc, #20]	; (8005088 <FreqO_FindFPresetObject+0x48>)
 8005074:	f7fc f8f2 	bl	800125c <DM_SetErrorDebugMsg>
	return 0;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	20000130 	.word	0x20000130
 8005088:	08013074 	.word	0x08013074

0800508c <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 8005090:	4b03      	ldr	r3, [pc, #12]	; (80050a0 <FreqO_GetFreqPresetEncoderRange+0x14>)
 8005092:	781b      	ldrb	r3, [r3, #0]
}
 8005094:	4618      	mov	r0, r3
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	2000012c 	.word	0x2000012c

080050a4 <FuncO_Init>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_Init()
{
 80050a4:	b480      	push	{r7}
 80050a6:	af00      	add	r7, sp, #0
		aProcessedSignalDataTable[i] = sine_data_table_3600[i];

	for(int i = 0; i < SINE_DATA_SIZE; i++)
		aProcessedSyncDataTable[i] = sine_data_table_3600[i];
		*/
}
 80050a8:	bf00      	nop
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
	...

080050b4 <FuncO_ModifySignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_ModifySignalOutput(uint16_t pEncoderValue)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	4603      	mov	r3, r0
 80050bc:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 80050be:	88fb      	ldrh	r3, [r7, #6]
 80050c0:	2b17      	cmp	r3, #23
 80050c2:	d84b      	bhi.n	800515c <FuncO_ModifySignalOutput+0xa8>
 80050c4:	a201      	add	r2, pc, #4	; (adr r2, 80050cc <FuncO_ModifySignalOutput+0x18>)
 80050c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ca:	bf00      	nop
 80050cc:	0800512d 	.word	0x0800512d
 80050d0:	0800512d 	.word	0x0800512d
 80050d4:	0800512d 	.word	0x0800512d
 80050d8:	08005135 	.word	0x08005135
 80050dc:	08005135 	.word	0x08005135
 80050e0:	08005135 	.word	0x08005135
 80050e4:	08005135 	.word	0x08005135
 80050e8:	0800513d 	.word	0x0800513d
 80050ec:	0800513d 	.word	0x0800513d
 80050f0:	0800513d 	.word	0x0800513d
 80050f4:	0800513d 	.word	0x0800513d
 80050f8:	08005145 	.word	0x08005145
 80050fc:	08005145 	.word	0x08005145
 8005100:	08005145 	.word	0x08005145
 8005104:	08005145 	.word	0x08005145
 8005108:	0800514d 	.word	0x0800514d
 800510c:	0800514d 	.word	0x0800514d
 8005110:	0800514d 	.word	0x0800514d
 8005114:	0800514d 	.word	0x0800514d
 8005118:	08005155 	.word	0x08005155
 800511c:	08005155 	.word	0x08005155
 8005120:	08005155 	.word	0x08005155
 8005124:	08005155 	.word	0x08005155
 8005128:	08005155 	.word	0x08005155
	{
		case 0: case 1: case 2:
			FuncO_ApplyPresetToSignal(SINE_FUNC_MODE);
 800512c:	2000      	movs	r0, #0
 800512e:	f000 f871 	bl	8005214 <FuncO_ApplyPresetToSignal>
			break;
 8005132:	e013      	b.n	800515c <FuncO_ModifySignalOutput+0xa8>

		case 3: case 4: case 5: case 6:
			FuncO_ApplyPresetToSignal(SQUARE_FUNC_MODE);
 8005134:	2001      	movs	r0, #1
 8005136:	f000 f86d 	bl	8005214 <FuncO_ApplyPresetToSignal>
			break;
 800513a:	e00f      	b.n	800515c <FuncO_ModifySignalOutput+0xa8>

		case 7: case 8: case 9: case 10:
			FuncO_ApplyPresetToSignal(SAW_FUNC_MODE);
 800513c:	2002      	movs	r0, #2
 800513e:	f000 f869 	bl	8005214 <FuncO_ApplyPresetToSignal>
			break;
 8005142:	e00b      	b.n	800515c <FuncO_ModifySignalOutput+0xa8>

		case 11: case 12: case 13: case 14:
			FuncO_ApplyPresetToSignal(REV_SAW_FUNC_MODE);
 8005144:	2003      	movs	r0, #3
 8005146:	f000 f865 	bl	8005214 <FuncO_ApplyPresetToSignal>
			break;
 800514a:	e007      	b.n	800515c <FuncO_ModifySignalOutput+0xa8>

		case 15: case 16: case 17: case 18:
			FuncO_ApplyPresetToSignal(TRIANGLE_FUNC_MODE);
 800514c:	2004      	movs	r0, #4
 800514e:	f000 f861 	bl	8005214 <FuncO_ApplyPresetToSignal>
			break;
 8005152:	e003      	b.n	800515c <FuncO_ModifySignalOutput+0xa8>

		case 19: case 20: case 21: case 22: case 23:
			FuncO_ApplyPresetToSignal(IMPULSE_FUNC_MODE);
 8005154:	2005      	movs	r0, #5
 8005156:	f000 f85d 	bl	8005214 <FuncO_ApplyPresetToSignal>
			break;
 800515a:	bf00      	nop

	}
}
 800515c:	bf00      	nop
 800515e:	3708      	adds	r7, #8
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <FuncO_ModifySyncOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_ModifySyncOutput(uint16_t pEncoderValue)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	4603      	mov	r3, r0
 800516c:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 800516e:	88fb      	ldrh	r3, [r7, #6]
 8005170:	2b17      	cmp	r3, #23
 8005172:	d84b      	bhi.n	800520c <FuncO_ModifySyncOutput+0xa8>
 8005174:	a201      	add	r2, pc, #4	; (adr r2, 800517c <FuncO_ModifySyncOutput+0x18>)
 8005176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800517a:	bf00      	nop
 800517c:	080051dd 	.word	0x080051dd
 8005180:	080051dd 	.word	0x080051dd
 8005184:	080051dd 	.word	0x080051dd
 8005188:	080051e5 	.word	0x080051e5
 800518c:	080051e5 	.word	0x080051e5
 8005190:	080051e5 	.word	0x080051e5
 8005194:	080051e5 	.word	0x080051e5
 8005198:	080051ed 	.word	0x080051ed
 800519c:	080051ed 	.word	0x080051ed
 80051a0:	080051ed 	.word	0x080051ed
 80051a4:	080051ed 	.word	0x080051ed
 80051a8:	080051f5 	.word	0x080051f5
 80051ac:	080051f5 	.word	0x080051f5
 80051b0:	080051f5 	.word	0x080051f5
 80051b4:	080051f5 	.word	0x080051f5
 80051b8:	080051fd 	.word	0x080051fd
 80051bc:	080051fd 	.word	0x080051fd
 80051c0:	080051fd 	.word	0x080051fd
 80051c4:	080051fd 	.word	0x080051fd
 80051c8:	08005205 	.word	0x08005205
 80051cc:	08005205 	.word	0x08005205
 80051d0:	08005205 	.word	0x08005205
 80051d4:	08005205 	.word	0x08005205
 80051d8:	08005205 	.word	0x08005205
	{
		case 0: case 1: case 2:
			FuncO_ApplyPresetToSync(SINE_FUNC_MODE);
 80051dc:	2000      	movs	r0, #0
 80051de:	f000 f873 	bl	80052c8 <FuncO_ApplyPresetToSync>
			break;
 80051e2:	e013      	b.n	800520c <FuncO_ModifySyncOutput+0xa8>

		case 3: case 4: case 5: case 6:
			FuncO_ApplyPresetToSync(SQUARE_FUNC_MODE);
 80051e4:	2001      	movs	r0, #1
 80051e6:	f000 f86f 	bl	80052c8 <FuncO_ApplyPresetToSync>
			break;
 80051ea:	e00f      	b.n	800520c <FuncO_ModifySyncOutput+0xa8>

		case 7: case 8: case 9: case 10:
			FuncO_ApplyPresetToSync(SAW_FUNC_MODE);
 80051ec:	2002      	movs	r0, #2
 80051ee:	f000 f86b 	bl	80052c8 <FuncO_ApplyPresetToSync>
			break;
 80051f2:	e00b      	b.n	800520c <FuncO_ModifySyncOutput+0xa8>

		case 11: case 12: case 13: case 14:
			FuncO_ApplyPresetToSync(REV_SAW_FUNC_MODE);
 80051f4:	2003      	movs	r0, #3
 80051f6:	f000 f867 	bl	80052c8 <FuncO_ApplyPresetToSync>
			break;
 80051fa:	e007      	b.n	800520c <FuncO_ModifySyncOutput+0xa8>

		case 15: case 16: case 17: case 18:
			FuncO_ApplyPresetToSync(TRIANGLE_FUNC_MODE);
 80051fc:	2004      	movs	r0, #4
 80051fe:	f000 f863 	bl	80052c8 <FuncO_ApplyPresetToSync>
			break;
 8005202:	e003      	b.n	800520c <FuncO_ModifySyncOutput+0xa8>

		case 19: case 20: case 21: case 22: case 23:
			FuncO_ApplyPresetToSync(IMPULSE_FUNC_MODE);
 8005204:	2005      	movs	r0, #5
 8005206:	f000 f85f 	bl	80052c8 <FuncO_ApplyPresetToSync>
			break;
 800520a:	bf00      	nop

	}
}
 800520c:	bf00      	nop
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <FuncO_ApplyPresetToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSignal(eOutput_mode pPresetEnum)
{
 8005214:	b590      	push	{r4, r7, lr}
 8005216:	b087      	sub	sp, #28
 8005218:	af02      	add	r7, sp, #8
 800521a:	4603      	mov	r3, r0
 800521c:	71fb      	strb	r3, [r7, #7]

	// copy the lookup table for the next output function in to SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800521e:	79fc      	ldrb	r4, [r7, #7]
 8005220:	2000      	movs	r0, #0
 8005222:	f000 fa81 	bl	8005728 <SM_GetOutputChannel>
 8005226:	4601      	mov	r1, r0
 8005228:	4a23      	ldr	r2, [pc, #140]	; (80052b8 <FuncO_ApplyPresetToSignal+0xa4>)
 800522a:	00e3      	lsls	r3, r4, #3
 800522c:	4413      	add	r3, r2
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	604b      	str	r3, [r1, #4]

	// set preset for PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005232:	2000      	movs	r0, #0
 8005234:	f000 fa78 	bl	8005728 <SM_GetOutputChannel>
 8005238:	4603      	mov	r3, r0
 800523a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyPresetToSignal(eTmpVppPreset);
 8005242:	7bfb      	ldrb	r3, [r7, #15]
 8005244:	4618      	mov	r0, r3
 8005246:	f000 fb0b 	bl	8005860 <VPP_ApplyPresetToSignal>

	// set the next function output
	SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800524a:	79fc      	ldrb	r4, [r7, #7]
 800524c:	2000      	movs	r0, #0
 800524e:	f000 fa6b 	bl	8005728 <SM_GetOutputChannel>
 8005252:	4601      	mov	r1, r0
 8005254:	00e3      	lsls	r3, r4, #3
 8005256:	4a18      	ldr	r2, [pc, #96]	; (80052b8 <FuncO_ApplyPresetToSignal+0xa4>)
 8005258:	4413      	add	r3, r2
 800525a:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	// pause timer to resync both outputs
	//OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
	HAL_TIM_Base_Stop(&htim8);
 800525e:	4817      	ldr	r0, [pc, #92]	; (80052bc <FuncO_ApplyPresetToSignal+0xa8>)
 8005260:	f007 f8f6 	bl	800c450 <HAL_TIM_Base_Stop>

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005264:	2100      	movs	r1, #0
 8005266:	4816      	ldr	r0, [pc, #88]	; (80052c0 <FuncO_ApplyPresetToSignal+0xac>)
 8005268:	f005 f894 	bl	800a394 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800526c:	2000      	movs	r0, #0
 800526e:	f000 fa5b 	bl	8005728 <SM_GetOutputChannel>
 8005272:	4603      	mov	r3, r0
 8005274:	f103 0208 	add.w	r2, r3, #8
 8005278:	2300      	movs	r3, #0
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	2378      	movs	r3, #120	; 0x78
 800527e:	2100      	movs	r1, #0
 8005280:	480f      	ldr	r0, [pc, #60]	; (80052c0 <FuncO_ApplyPresetToSignal+0xac>)
 8005282:	f004 ffc5 	bl	800a210 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005286:	2100      	movs	r1, #0
 8005288:	480e      	ldr	r0, [pc, #56]	; (80052c4 <FuncO_ApplyPresetToSignal+0xb0>)
 800528a:	f005 f883 	bl	800a394 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800528e:	2001      	movs	r0, #1
 8005290:	f000 fa4a 	bl	8005728 <SM_GetOutputChannel>
 8005294:	4603      	mov	r3, r0
 8005296:	f103 0208 	add.w	r2, r3, #8
 800529a:	2300      	movs	r3, #0
 800529c:	9300      	str	r3, [sp, #0]
 800529e:	2378      	movs	r3, #120	; 0x78
 80052a0:	2100      	movs	r1, #0
 80052a2:	4808      	ldr	r0, [pc, #32]	; (80052c4 <FuncO_ApplyPresetToSignal+0xb0>)
 80052a4:	f004 ffb4 	bl	800a210 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	HAL_TIM_Base_Start(&htim8);
 80052a8:	4804      	ldr	r0, [pc, #16]	; (80052bc <FuncO_ApplyPresetToSignal+0xa8>)
 80052aa:	f007 f8a3 	bl	800c3f4 <HAL_TIM_Base_Start>
	//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
}
 80052ae:	bf00      	nop
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd90      	pop	{r4, r7, pc}
 80052b6:	bf00      	nop
 80052b8:	200001a8 	.word	0x200001a8
 80052bc:	20002750 	.word	0x20002750
 80052c0:	20002618 	.word	0x20002618
 80052c4:	20002604 	.word	0x20002604

080052c8 <FuncO_ApplyPresetToSync>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSync(eOutput_mode pPresetEnum)
{
 80052c8:	b590      	push	{r4, r7, lr}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af02      	add	r7, sp, #8
 80052ce:	4603      	mov	r3, r0
 80052d0:	71fb      	strb	r3, [r7, #7]
	// copy the lookup table for the next output function in to SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 80052d2:	79fc      	ldrb	r4, [r7, #7]
 80052d4:	2001      	movs	r0, #1
 80052d6:	f000 fa27 	bl	8005728 <SM_GetOutputChannel>
 80052da:	4601      	mov	r1, r0
 80052dc:	4a26      	ldr	r2, [pc, #152]	; (8005378 <FuncO_ApplyPresetToSync+0xb0>)
 80052de:	00e3      	lsls	r3, r4, #3
 80052e0:	4413      	add	r3, r2
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	604b      	str	r3, [r1, #4]

	// set preset PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 80052e6:	2001      	movs	r0, #1
 80052e8:	f000 fa1e 	bl	8005728 <SM_GetOutputChannel>
 80052ec:	4603      	mov	r3, r0
 80052ee:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyPresetToSync(eTmpVppPreset);
 80052f6:	7bfb      	ldrb	r3, [r7, #15]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f000 fadf 	bl	80058bc <VPP_ApplyPresetToSync>

	// set the next output function
	SM_GetOutputChannel(SYNC_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 80052fe:	79fc      	ldrb	r4, [r7, #7]
 8005300:	2001      	movs	r0, #1
 8005302:	f000 fa11 	bl	8005728 <SM_GetOutputChannel>
 8005306:	4601      	mov	r1, r0
 8005308:	00e3      	lsls	r3, r4, #3
 800530a:	4a1b      	ldr	r2, [pc, #108]	; (8005378 <FuncO_ApplyPresetToSync+0xb0>)
 800530c:	4413      	add	r3, r2
 800530e:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	// pause timer to resync both outputs
	//HAL_TIM_Base_Stop(&htim8);
	OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005312:	4b1a      	ldr	r3, [pc, #104]	; (800537c <FuncO_ApplyPresetToSync+0xb4>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a19      	ldr	r2, [pc, #100]	; (800537c <FuncO_ApplyPresetToSync+0xb4>)
 8005318:	f023 0301 	bic.w	r3, r3, #1
 800531c:	6013      	str	r3, [r2, #0]

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 800531e:	2100      	movs	r1, #0
 8005320:	4817      	ldr	r0, [pc, #92]	; (8005380 <FuncO_ApplyPresetToSync+0xb8>)
 8005322:	f005 f837 	bl	800a394 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005326:	2001      	movs	r0, #1
 8005328:	f000 f9fe 	bl	8005728 <SM_GetOutputChannel>
 800532c:	4603      	mov	r3, r0
 800532e:	f103 0208 	add.w	r2, r3, #8
 8005332:	2300      	movs	r3, #0
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	2378      	movs	r3, #120	; 0x78
 8005338:	2100      	movs	r1, #0
 800533a:	4811      	ldr	r0, [pc, #68]	; (8005380 <FuncO_ApplyPresetToSync+0xb8>)
 800533c:	f004 ff68 	bl	800a210 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005340:	2100      	movs	r1, #0
 8005342:	4810      	ldr	r0, [pc, #64]	; (8005384 <FuncO_ApplyPresetToSync+0xbc>)
 8005344:	f005 f826 	bl	800a394 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005348:	2000      	movs	r0, #0
 800534a:	f000 f9ed 	bl	8005728 <SM_GetOutputChannel>
 800534e:	4603      	mov	r3, r0
 8005350:	f103 0208 	add.w	r2, r3, #8
 8005354:	2300      	movs	r3, #0
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	2378      	movs	r3, #120	; 0x78
 800535a:	2100      	movs	r1, #0
 800535c:	4809      	ldr	r0, [pc, #36]	; (8005384 <FuncO_ApplyPresetToSync+0xbc>)
 800535e:	f004 ff57 	bl	800a210 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	//HAL_TIM_Base_Start(&htim8);
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005362:	4b06      	ldr	r3, [pc, #24]	; (800537c <FuncO_ApplyPresetToSync+0xb4>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a05      	ldr	r2, [pc, #20]	; (800537c <FuncO_ApplyPresetToSync+0xb4>)
 8005368:	f043 0301 	orr.w	r3, r3, #1
 800536c:	6013      	str	r3, [r2, #0]
}
 800536e:	bf00      	nop
 8005370:	3714      	adds	r7, #20
 8005372:	46bd      	mov	sp, r7
 8005374:	bd90      	pop	{r4, r7, pc}
 8005376:	bf00      	nop
 8005378:	200001a8 	.word	0x200001a8
 800537c:	40013400 	.word	0x40013400
 8005380:	20002604 	.word	0x20002604
 8005384:	20002618 	.word	0x20002618

08005388 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8005388:	b480      	push	{r7}
 800538a:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 800538c:	4b03      	ldr	r3, [pc, #12]	; (800539c <FuncO_GetFuncPresetEncoderRange+0x14>)
 800538e:	781b      	ldrb	r3, [r3, #0]
}
 8005390:	4618      	mov	r0, r3
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	200001a4 	.word	0x200001a4

080053a0 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 80053a0:	b590      	push	{r4, r7, lr}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	4603      	mov	r3, r0
 80053a8:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 80053aa:	79fc      	ldrb	r4, [r7, #7]
 80053ac:	2000      	movs	r0, #0
 80053ae:	f000 f9bb 	bl	8005728 <SM_GetOutputChannel>
 80053b2:	4601      	mov	r1, r0
 80053b4:	4623      	mov	r3, r4
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	4423      	add	r3, r4
 80053ba:	4a4f      	ldr	r2, [pc, #316]	; (80054f8 <GO_ApplyPresetToSignal+0x158>)
 80053bc:	4413      	add	r3, r2
 80053be:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 80053c2:	79fb      	ldrb	r3, [r7, #7]
 80053c4:	2b07      	cmp	r3, #7
 80053c6:	f200 8093 	bhi.w	80054f0 <GO_ApplyPresetToSignal+0x150>
 80053ca:	a201      	add	r2, pc, #4	; (adr r2, 80053d0 <GO_ApplyPresetToSignal+0x30>)
 80053cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d0:	080053f1 	.word	0x080053f1
 80053d4:	08005411 	.word	0x08005411
 80053d8:	08005431 	.word	0x08005431
 80053dc:	08005451 	.word	0x08005451
 80053e0:	08005471 	.word	0x08005471
 80053e4:	08005491 	.word	0x08005491
 80053e8:	080054b1 	.word	0x080054b1
 80053ec:	080054d1 	.word	0x080054d1
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80053f0:	2200      	movs	r2, #0
 80053f2:	2101      	movs	r1, #1
 80053f4:	4841      	ldr	r0, [pc, #260]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 80053f6:	f005 ff03 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80053fa:	2200      	movs	r2, #0
 80053fc:	2120      	movs	r1, #32
 80053fe:	4840      	ldr	r0, [pc, #256]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 8005400:	f005 fefe 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005404:	2200      	movs	r2, #0
 8005406:	2110      	movs	r1, #16
 8005408:	483d      	ldr	r0, [pc, #244]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 800540a:	f005 fef9 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 800540e:	e06f      	b.n	80054f0 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005410:	2201      	movs	r2, #1
 8005412:	2101      	movs	r1, #1
 8005414:	4839      	ldr	r0, [pc, #228]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 8005416:	f005 fef3 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800541a:	2200      	movs	r2, #0
 800541c:	2120      	movs	r1, #32
 800541e:	4838      	ldr	r0, [pc, #224]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 8005420:	f005 feee 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005424:	2200      	movs	r2, #0
 8005426:	2110      	movs	r1, #16
 8005428:	4835      	ldr	r0, [pc, #212]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 800542a:	f005 fee9 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 800542e:	e05f      	b.n	80054f0 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005430:	2200      	movs	r2, #0
 8005432:	2101      	movs	r1, #1
 8005434:	4831      	ldr	r0, [pc, #196]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 8005436:	f005 fee3 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800543a:	2201      	movs	r2, #1
 800543c:	2120      	movs	r1, #32
 800543e:	4830      	ldr	r0, [pc, #192]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 8005440:	f005 fede 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005444:	2200      	movs	r2, #0
 8005446:	2110      	movs	r1, #16
 8005448:	482d      	ldr	r0, [pc, #180]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 800544a:	f005 fed9 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 800544e:	e04f      	b.n	80054f0 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005450:	2201      	movs	r2, #1
 8005452:	2101      	movs	r1, #1
 8005454:	4829      	ldr	r0, [pc, #164]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 8005456:	f005 fed3 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800545a:	2201      	movs	r2, #1
 800545c:	2120      	movs	r1, #32
 800545e:	4828      	ldr	r0, [pc, #160]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 8005460:	f005 fece 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005464:	2200      	movs	r2, #0
 8005466:	2110      	movs	r1, #16
 8005468:	4825      	ldr	r0, [pc, #148]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 800546a:	f005 fec9 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 800546e:	e03f      	b.n	80054f0 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005470:	2200      	movs	r2, #0
 8005472:	2101      	movs	r1, #1
 8005474:	4821      	ldr	r0, [pc, #132]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 8005476:	f005 fec3 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800547a:	2200      	movs	r2, #0
 800547c:	2120      	movs	r1, #32
 800547e:	4820      	ldr	r0, [pc, #128]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 8005480:	f005 febe 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005484:	2201      	movs	r2, #1
 8005486:	2110      	movs	r1, #16
 8005488:	481d      	ldr	r0, [pc, #116]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 800548a:	f005 feb9 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 800548e:	e02f      	b.n	80054f0 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005490:	2201      	movs	r2, #1
 8005492:	2101      	movs	r1, #1
 8005494:	4819      	ldr	r0, [pc, #100]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 8005496:	f005 feb3 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800549a:	2200      	movs	r2, #0
 800549c:	2120      	movs	r1, #32
 800549e:	4818      	ldr	r0, [pc, #96]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 80054a0:	f005 feae 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80054a4:	2201      	movs	r2, #1
 80054a6:	2110      	movs	r1, #16
 80054a8:	4815      	ldr	r0, [pc, #84]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 80054aa:	f005 fea9 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 80054ae:	e01f      	b.n	80054f0 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80054b0:	2200      	movs	r2, #0
 80054b2:	2101      	movs	r1, #1
 80054b4:	4811      	ldr	r0, [pc, #68]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 80054b6:	f005 fea3 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80054ba:	2201      	movs	r2, #1
 80054bc:	2120      	movs	r1, #32
 80054be:	4810      	ldr	r0, [pc, #64]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 80054c0:	f005 fe9e 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80054c4:	2201      	movs	r2, #1
 80054c6:	2110      	movs	r1, #16
 80054c8:	480d      	ldr	r0, [pc, #52]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 80054ca:	f005 fe99 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 80054ce:	e00f      	b.n	80054f0 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80054d0:	2201      	movs	r2, #1
 80054d2:	2101      	movs	r1, #1
 80054d4:	4809      	ldr	r0, [pc, #36]	; (80054fc <GO_ApplyPresetToSignal+0x15c>)
 80054d6:	f005 fe93 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80054da:	2201      	movs	r2, #1
 80054dc:	2120      	movs	r1, #32
 80054de:	4808      	ldr	r0, [pc, #32]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 80054e0:	f005 fe8e 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80054e4:	2201      	movs	r2, #1
 80054e6:	2110      	movs	r1, #16
 80054e8:	4805      	ldr	r0, [pc, #20]	; (8005500 <GO_ApplyPresetToSignal+0x160>)
 80054ea:	f005 fe89 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 80054ee:	bf00      	nop
	}
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd90      	pop	{r4, r7, pc}
 80054f8:	200001d8 	.word	0x200001d8
 80054fc:	48000400 	.word	0x48000400
 8005500:	48000800 	.word	0x48000800

08005504 <GO_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSync(eGainSettings_t pPresetEnum)
{
 8005504:	b590      	push	{r4, r7, lr}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	4603      	mov	r3, r0
 800550c:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SYNC_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 800550e:	79fc      	ldrb	r4, [r7, #7]
 8005510:	2001      	movs	r0, #1
 8005512:	f000 f909 	bl	8005728 <SM_GetOutputChannel>
 8005516:	4601      	mov	r1, r0
 8005518:	4623      	mov	r3, r4
 800551a:	005b      	lsls	r3, r3, #1
 800551c:	4423      	add	r3, r4
 800551e:	4a4f      	ldr	r2, [pc, #316]	; (800565c <GO_ApplyPresetToSync+0x158>)
 8005520:	4413      	add	r3, r2
 8005522:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8005526:	79fb      	ldrb	r3, [r7, #7]
 8005528:	2b07      	cmp	r3, #7
 800552a:	f200 8093 	bhi.w	8005654 <GO_ApplyPresetToSync+0x150>
 800552e:	a201      	add	r2, pc, #4	; (adr r2, 8005534 <GO_ApplyPresetToSync+0x30>)
 8005530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005534:	08005555 	.word	0x08005555
 8005538:	08005575 	.word	0x08005575
 800553c:	08005595 	.word	0x08005595
 8005540:	080055b5 	.word	0x080055b5
 8005544:	080055d5 	.word	0x080055d5
 8005548:	080055f5 	.word	0x080055f5
 800554c:	08005615 	.word	0x08005615
 8005550:	08005635 	.word	0x08005635
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005554:	2200      	movs	r2, #0
 8005556:	2101      	movs	r1, #1
 8005558:	4841      	ldr	r0, [pc, #260]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 800555a:	f005 fe51 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800555e:	2200      	movs	r2, #0
 8005560:	2120      	movs	r1, #32
 8005562:	4840      	ldr	r0, [pc, #256]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 8005564:	f005 fe4c 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005568:	2200      	movs	r2, #0
 800556a:	2110      	movs	r1, #16
 800556c:	483d      	ldr	r0, [pc, #244]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 800556e:	f005 fe47 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 8005572:	e06f      	b.n	8005654 <GO_ApplyPresetToSync+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005574:	2201      	movs	r2, #1
 8005576:	2101      	movs	r1, #1
 8005578:	4839      	ldr	r0, [pc, #228]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 800557a:	f005 fe41 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800557e:	2200      	movs	r2, #0
 8005580:	2120      	movs	r1, #32
 8005582:	4838      	ldr	r0, [pc, #224]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 8005584:	f005 fe3c 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005588:	2200      	movs	r2, #0
 800558a:	2110      	movs	r1, #16
 800558c:	4835      	ldr	r0, [pc, #212]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 800558e:	f005 fe37 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 8005592:	e05f      	b.n	8005654 <GO_ApplyPresetToSync+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005594:	2200      	movs	r2, #0
 8005596:	2101      	movs	r1, #1
 8005598:	4831      	ldr	r0, [pc, #196]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 800559a:	f005 fe31 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800559e:	2201      	movs	r2, #1
 80055a0:	2120      	movs	r1, #32
 80055a2:	4830      	ldr	r0, [pc, #192]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 80055a4:	f005 fe2c 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80055a8:	2200      	movs	r2, #0
 80055aa:	2110      	movs	r1, #16
 80055ac:	482d      	ldr	r0, [pc, #180]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 80055ae:	f005 fe27 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 80055b2:	e04f      	b.n	8005654 <GO_ApplyPresetToSync+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80055b4:	2201      	movs	r2, #1
 80055b6:	2101      	movs	r1, #1
 80055b8:	4829      	ldr	r0, [pc, #164]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 80055ba:	f005 fe21 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80055be:	2201      	movs	r2, #1
 80055c0:	2120      	movs	r1, #32
 80055c2:	4828      	ldr	r0, [pc, #160]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 80055c4:	f005 fe1c 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80055c8:	2200      	movs	r2, #0
 80055ca:	2110      	movs	r1, #16
 80055cc:	4825      	ldr	r0, [pc, #148]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 80055ce:	f005 fe17 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 80055d2:	e03f      	b.n	8005654 <GO_ApplyPresetToSync+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80055d4:	2200      	movs	r2, #0
 80055d6:	2101      	movs	r1, #1
 80055d8:	4821      	ldr	r0, [pc, #132]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 80055da:	f005 fe11 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80055de:	2200      	movs	r2, #0
 80055e0:	2120      	movs	r1, #32
 80055e2:	4820      	ldr	r0, [pc, #128]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 80055e4:	f005 fe0c 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80055e8:	2201      	movs	r2, #1
 80055ea:	2110      	movs	r1, #16
 80055ec:	481d      	ldr	r0, [pc, #116]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 80055ee:	f005 fe07 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 80055f2:	e02f      	b.n	8005654 <GO_ApplyPresetToSync+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80055f4:	2201      	movs	r2, #1
 80055f6:	2101      	movs	r1, #1
 80055f8:	4819      	ldr	r0, [pc, #100]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 80055fa:	f005 fe01 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80055fe:	2200      	movs	r2, #0
 8005600:	2120      	movs	r1, #32
 8005602:	4818      	ldr	r0, [pc, #96]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 8005604:	f005 fdfc 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005608:	2201      	movs	r2, #1
 800560a:	2110      	movs	r1, #16
 800560c:	4815      	ldr	r0, [pc, #84]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 800560e:	f005 fdf7 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 8005612:	e01f      	b.n	8005654 <GO_ApplyPresetToSync+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005614:	2200      	movs	r2, #0
 8005616:	2101      	movs	r1, #1
 8005618:	4811      	ldr	r0, [pc, #68]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 800561a:	f005 fdf1 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800561e:	2201      	movs	r2, #1
 8005620:	2120      	movs	r1, #32
 8005622:	4810      	ldr	r0, [pc, #64]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 8005624:	f005 fdec 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005628:	2201      	movs	r2, #1
 800562a:	2110      	movs	r1, #16
 800562c:	480d      	ldr	r0, [pc, #52]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 800562e:	f005 fde7 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 8005632:	e00f      	b.n	8005654 <GO_ApplyPresetToSync+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005634:	2201      	movs	r2, #1
 8005636:	2101      	movs	r1, #1
 8005638:	4809      	ldr	r0, [pc, #36]	; (8005660 <GO_ApplyPresetToSync+0x15c>)
 800563a:	f005 fde1 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800563e:	2201      	movs	r2, #1
 8005640:	2120      	movs	r1, #32
 8005642:	4808      	ldr	r0, [pc, #32]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 8005644:	f005 fddc 	bl	800b200 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005648:	2201      	movs	r2, #1
 800564a:	2110      	movs	r1, #16
 800564c:	4805      	ldr	r0, [pc, #20]	; (8005664 <GO_ApplyPresetToSync+0x160>)
 800564e:	f005 fdd7 	bl	800b200 <HAL_GPIO_WritePin>
			break;
 8005652:	bf00      	nop
	}
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	bd90      	pop	{r4, r7, pc}
 800565c:	200001d8 	.word	0x200001d8
 8005660:	48000400 	.word	0x48000400
 8005664:	48000800 	.word	0x48000800

08005668 <SM_Init>:
sOutputChannel_t SyncChannel;



void SM_Init()
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0

	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 800566e:	4b28      	ldr	r3, [pc, #160]	; (8005710 <SM_Init+0xa8>)
 8005670:	2200      	movs	r2, #0
 8005672:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005674:	4b27      	ldr	r3, [pc, #156]	; (8005714 <SM_Init+0xac>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	4a25      	ldr	r2, [pc, #148]	; (8005710 <SM_Init+0xa8>)
 800567a:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 800567c:	4b24      	ldr	r3, [pc, #144]	; (8005710 <SM_Init+0xa8>)
 800567e:	4a25      	ldr	r2, [pc, #148]	; (8005714 <SM_Init+0xac>)
 8005680:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005684:	2300      	movs	r3, #0
 8005686:	607b      	str	r3, [r7, #4]
 8005688:	e00b      	b.n	80056a2 <SM_Init+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 800568a:	4a23      	ldr	r2, [pc, #140]	; (8005718 <SM_Init+0xb0>)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005692:	491f      	ldr	r1, [pc, #124]	; (8005710 <SM_Init+0xa8>)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	3302      	adds	r3, #2
 8005698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	3301      	adds	r3, #1
 80056a0:	607b      	str	r3, [r7, #4]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b77      	cmp	r3, #119	; 0x77
 80056a6:	ddf0      	ble.n	800568a <SM_Init+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 80056a8:	4b19      	ldr	r3, [pc, #100]	; (8005710 <SM_Init+0xa8>)
 80056aa:	4a1c      	ldr	r2, [pc, #112]	; (800571c <SM_Init+0xb4>)
 80056ac:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 80056b0:	4b17      	ldr	r3, [pc, #92]	; (8005710 <SM_Init+0xa8>)
 80056b2:	4a1b      	ldr	r2, [pc, #108]	; (8005720 <SM_Init+0xb8>)
 80056b4:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the SYNC output channel
	SyncChannel.channel = SYNC_CHANNEL;
 80056b8:	4b1a      	ldr	r3, [pc, #104]	; (8005724 <SM_Init+0xbc>)
 80056ba:	2201      	movs	r2, #1
 80056bc:	701a      	strb	r2, [r3, #0]
	SyncChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 80056be:	4b15      	ldr	r3, [pc, #84]	; (8005714 <SM_Init+0xac>)
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	4a18      	ldr	r2, [pc, #96]	; (8005724 <SM_Init+0xbc>)
 80056c4:	6053      	str	r3, [r2, #4]
	SyncChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 80056c6:	4b17      	ldr	r3, [pc, #92]	; (8005724 <SM_Init+0xbc>)
 80056c8:	4a12      	ldr	r2, [pc, #72]	; (8005714 <SM_Init+0xac>)
 80056ca:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80056ce:	2300      	movs	r3, #0
 80056d0:	603b      	str	r3, [r7, #0]
 80056d2:	e00b      	b.n	80056ec <SM_Init+0x84>
		SyncChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 80056d4:	4a10      	ldr	r2, [pc, #64]	; (8005718 <SM_Init+0xb0>)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80056dc:	4911      	ldr	r1, [pc, #68]	; (8005724 <SM_Init+0xbc>)
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	3302      	adds	r3, #2
 80056e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	3301      	adds	r3, #1
 80056ea:	603b      	str	r3, [r7, #0]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	2b77      	cmp	r3, #119	; 0x77
 80056f0:	ddf0      	ble.n	80056d4 <SM_Init+0x6c>

	SyncChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 80056f2:	4b0c      	ldr	r3, [pc, #48]	; (8005724 <SM_Init+0xbc>)
 80056f4:	4a09      	ldr	r2, [pc, #36]	; (800571c <SM_Init+0xb4>)
 80056f6:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SyncChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 80056fa:	4b0a      	ldr	r3, [pc, #40]	; (8005724 <SM_Init+0xbc>)
 80056fc:	4a08      	ldr	r2, [pc, #32]	; (8005720 <SM_Init+0xb8>)
 80056fe:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 8005702:	bf00      	nop
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20002140 	.word	0x20002140
 8005714:	200001a8 	.word	0x200001a8
 8005718:	2000157c 	.word	0x2000157c
 800571c:	20000bac 	.word	0x20000bac
 8005720:	200001db 	.word	0x200001db
 8005724:	20001f4c 	.word	0x20001f4c

08005728 <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	4603      	mov	r3, r0
 8005730:	71fb      	strb	r3, [r7, #7]
	if(!pChannel)
 8005732:	79fb      	ldrb	r3, [r7, #7]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8005738:	4b04      	ldr	r3, [pc, #16]	; (800574c <SM_GetOutputChannel+0x24>)
 800573a:	e000      	b.n	800573e <SM_GetOutputChannel+0x16>
	else
		return &SyncChannel;
 800573c:	4b04      	ldr	r3, [pc, #16]	; (8005750 <SM_GetOutputChannel+0x28>)
}
 800573e:	4618      	mov	r0, r3
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	20002140 	.word	0x20002140
 8005750:	20001f4c 	.word	0x20001f4c

08005754 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	4603      	mov	r3, r0
 800575c:	71fb      	strb	r3, [r7, #7]
	if(direction)
 800575e:	79fb      	ldrb	r3, [r7, #7]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d008      	beq.n	8005776 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8005764:	4b08      	ldr	r3, [pc, #32]	; (8005788 <SM_GetEncoderValue+0x34>)
 8005766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005768:	b29a      	uxth	r2, r3
 800576a:	4b07      	ldr	r3, [pc, #28]	; (8005788 <SM_GetEncoderValue+0x34>)
 800576c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576e:	b29b      	uxth	r3, r3
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	b29b      	uxth	r3, r3
 8005774:	e002      	b.n	800577c <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8005776:	4b04      	ldr	r3, [pc, #16]	; (8005788 <SM_GetEncoderValue+0x34>)
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	b29b      	uxth	r3, r3
	}
}
 800577c:	4618      	mov	r0, r3
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	40012c00 	.word	0x40012c00

0800578c <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 8005792:	4b1d      	ldr	r3, [pc, #116]	; (8005808 <SM_GetOutputInHertz+0x7c>)
 8005794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005796:	2b00      	cmp	r3, #0
 8005798:	d103      	bne.n	80057a2 <SM_GetOutputInHertz+0x16>
 800579a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800579e:	60bb      	str	r3, [r7, #8]
 80057a0:	e007      	b.n	80057b2 <SM_GetOutputInHertz+0x26>
 80057a2:	4b19      	ldr	r3, [pc, #100]	; (8005808 <SM_GetOutputInHertz+0x7c>)
 80057a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a6:	ee07 3a90 	vmov	s15, r3
 80057aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ae:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 80057b2:	4b15      	ldr	r3, [pc, #84]	; (8005808 <SM_GetOutputInHertz+0x7c>)
 80057b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d103      	bne.n	80057c2 <SM_GetOutputInHertz+0x36>
 80057ba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80057be:	607b      	str	r3, [r7, #4]
 80057c0:	e007      	b.n	80057d2 <SM_GetOutputInHertz+0x46>
 80057c2:	4b11      	ldr	r3, [pc, #68]	; (8005808 <SM_GetOutputInHertz+0x7c>)
 80057c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c6:	ee07 3a90 	vmov	s15, r3
 80057ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ce:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 80057d2:	ed97 7a02 	vldr	s14, [r7, #8]
 80057d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80057da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80057de:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800580c <SM_GetOutputInHertz+0x80>
 80057e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057e6:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 80057ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80057ee:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005810 <SM_GetOutputInHertz+0x84>
 80057f2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80057f6:	eef0 7a66 	vmov.f32	s15, s13
}
 80057fa:	eeb0 0a67 	vmov.f32	s0, s15
 80057fe:	3714      	adds	r7, #20
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr
 8005808:	40013400 	.word	0x40013400
 800580c:	4d2037a0 	.word	0x4d2037a0
 8005810:	42f00000 	.word	0x42f00000

08005814 <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	460b      	mov	r3, r1
 800581e:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8005820:	887b      	ldrh	r3, [r7, #2]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <SM_ConvertPeriodToHertz+0x16>
 8005826:	2301      	movs	r3, #1
 8005828:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 800582a:	887b      	ldrh	r3, [r7, #2]
 800582c:	ee07 3a90 	vmov	s15, r3
 8005830:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	ee07 3a90 	vmov	s15, r3
 800583a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800583e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005842:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800585c <SM_ConvertPeriodToHertz+0x48>
 8005846:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800584a:	eef0 7a66 	vmov.f32	s15, s13
}
 800584e:	eeb0 0a67 	vmov.f32	s0, s15
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr
 800585c:	4d2037a0 	.word	0x4d2037a0

08005860 <VPP_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPresetToSignal(eAmpSettings_t pPresetEnum)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	4603      	mov	r3, r0
 8005868:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 800586a:	79fa      	ldrb	r2, [r7, #7]
 800586c:	4613      	mov	r3, r2
 800586e:	00db      	lsls	r3, r3, #3
 8005870:	1a9b      	subs	r3, r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4a10      	ldr	r2, [pc, #64]	; (80058b8 <VPP_ApplyPresetToSignal+0x58>)
 8005876:	4413      	add	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 800587a:	2000      	movs	r0, #0
 800587c:	f7ff ff54 	bl	8005728 <SM_GetOutputChannel>
 8005880:	4602      	mov	r2, r0
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	7a1b      	ldrb	r3, [r3, #8]
 800588c:	4618      	mov	r0, r3
 800588e:	f7ff fd87 	bl	80053a0 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	edd3 7a04 	vldr	s15, [r3, #16]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	ed93 7a05 	vldr	s14, [r3, #20]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8b1b      	ldrh	r3, [r3, #24]
 80058a2:	4618      	mov	r0, r3
 80058a4:	eef0 0a47 	vmov.f32	s1, s14
 80058a8:	eeb0 0a67 	vmov.f32	s0, s15
 80058ac:	f000 f834 	bl	8005918 <_ProcessSignalDataTable>


}
 80058b0:	bf00      	nop
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	200001f0 	.word	0x200001f0

080058bc <VPP_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPresetToSync(eAmpSettings_t pPresetEnum)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	4603      	mov	r3, r0
 80058c4:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 80058c6:	79fa      	ldrb	r2, [r7, #7]
 80058c8:	4613      	mov	r3, r2
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	1a9b      	subs	r3, r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4a10      	ldr	r2, [pc, #64]	; (8005914 <VPP_ApplyPresetToSync+0x58>)
 80058d2:	4413      	add	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile = pNextEncPreset;
 80058d6:	2001      	movs	r0, #1
 80058d8:	f7ff ff26 	bl	8005728 <SM_GetOutputChannel>
 80058dc:	4602      	mov	r2, r0
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	GO_ApplyPresetToSync(pNextEncPreset->gain_preset);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	7a1b      	ldrb	r3, [r3, #8]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff fe0b 	bl	8005504 <GO_ApplyPresetToSync>

	// Apply the next amplitude setting to the SyncChannel object
	_ProcessSyncDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	ed93 7a05 	vldr	s14, [r3, #20]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8b1b      	ldrh	r3, [r3, #24]
 80058fe:	4618      	mov	r0, r3
 8005900:	eef0 0a47 	vmov.f32	s1, s14
 8005904:	eeb0 0a67 	vmov.f32	s0, s15
 8005908:	f000 f884 	bl	8005a14 <_ProcessSyncDataTable>



}
 800590c:	bf00      	nop
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	200001f0 	.word	0x200001f0

08005918 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b088      	sub	sp, #32
 800591c:	af00      	add	r7, sp, #0
 800591e:	ed87 0a03 	vstr	s0, [r7, #12]
 8005922:	edc7 0a02 	vstr	s1, [r7, #8]
 8005926:	4603      	mov	r3, r0
 8005928:	80fb      	strh	r3, [r7, #6]
	// copy refer lookup datat table from SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800592a:	2300      	movs	r3, #0
 800592c:	61fb      	str	r3, [r7, #28]
 800592e:	e00f      	b.n	8005950 <_ProcessSignalDataTable+0x38>
	{
		tmpDataTable[i] = SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data[i];
 8005930:	2000      	movs	r0, #0
 8005932:	f7ff fef9 	bl	8005728 <SM_GetOutputChannel>
 8005936:	4603      	mov	r3, r0
 8005938:	685a      	ldr	r2, [r3, #4]
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4413      	add	r3, r2
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4933      	ldr	r1, [pc, #204]	; (8005a10 <_ProcessSignalDataTable+0xf8>)
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	3301      	adds	r3, #1
 800594e:	61fb      	str	r3, [r7, #28]
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	2b77      	cmp	r3, #119	; 0x77
 8005954:	ddec      	ble.n	8005930 <_ProcessSignalDataTable+0x18>
	}

	// calculate positive offset coefficient from encoder position
	float pos_offset_coeff = 1;
 8005956:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800595a:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 800595c:	88fb      	ldrh	r3, [r7, #6]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d008      	beq.n	8005974 <_ProcessSignalDataTable+0x5c>
	{
		pos_offset_coeff = (_encoder_value/4);
 8005962:	88fb      	ldrh	r3, [r7, #6]
 8005964:	089b      	lsrs	r3, r3, #2
 8005966:	b29b      	uxth	r3, r3
 8005968:	ee07 3a90 	vmov	s15, r3
 800596c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005970:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// adjust amplitude and offset of lookup table copy
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005974:	2300      	movs	r3, #0
 8005976:	617b      	str	r3, [r7, #20]
 8005978:	e02e      	b.n	80059d8 <_ProcessSignalDataTable+0xc0>
	{
		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 800597a:	4a25      	ldr	r2, [pc, #148]	; (8005a10 <_ProcessSignalDataTable+0xf8>)
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005982:	ee07 3a90 	vmov	s15, r3
 8005986:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800598a:	edd7 7a03 	vldr	s15, [r7, #12]
 800598e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005992:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005996:	ee17 1a90 	vmov	r1, s15
 800599a:	4a1d      	ldr	r2, [pc, #116]	; (8005a10 <_ProcessSignalDataTable+0xf8>)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 80059a2:	4a1b      	ldr	r2, [pc, #108]	; (8005a10 <_ProcessSignalDataTable+0xf8>)
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059aa:	ee07 3a90 	vmov	s15, r3
 80059ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80059b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80059b6:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80059ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80059be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059c6:	ee17 1a90 	vmov	r1, s15
 80059ca:	4a11      	ldr	r2, [pc, #68]	; (8005a10 <_ProcessSignalDataTable+0xf8>)
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	3301      	adds	r3, #1
 80059d6:	617b      	str	r3, [r7, #20]
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2b77      	cmp	r3, #119	; 0x77
 80059dc:	ddcd      	ble.n	800597a <_ProcessSignalDataTable+0x62>
	}

	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80059de:	2300      	movs	r3, #0
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	e00e      	b.n	8005a02 <_ProcessSignalDataTable+0xea>
	{
		SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 80059e4:	2000      	movs	r0, #0
 80059e6:	f7ff fe9f 	bl	8005728 <SM_GetOutputChannel>
 80059ea:	4601      	mov	r1, r0
 80059ec:	4a08      	ldr	r2, [pc, #32]	; (8005a10 <_ProcessSignalDataTable+0xf8>)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	3302      	adds	r3, #2
 80059f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	3301      	adds	r3, #1
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	2b77      	cmp	r3, #119	; 0x77
 8005a06:	dded      	ble.n	80059e4 <_ProcessSignalDataTable+0xcc>
	}
}
 8005a08:	bf00      	nop
 8005a0a:	3720      	adds	r7, #32
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	20002334 	.word	0x20002334

08005a14 <_ProcessSyncDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSyncDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b088      	sub	sp, #32
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	ed87 0a03 	vstr	s0, [r7, #12]
 8005a1e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005a22:	4603      	mov	r3, r0
 8005a24:	80fb      	strh	r3, [r7, #6]
	// copy refer lookup datat table from SyncChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005a26:	2300      	movs	r3, #0
 8005a28:	61fb      	str	r3, [r7, #28]
 8005a2a:	e00f      	b.n	8005a4c <_ProcessSyncDataTable+0x38>
	{
		tmpDataTable[i] = SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data[i];
 8005a2c:	2001      	movs	r0, #1
 8005a2e:	f7ff fe7b 	bl	8005728 <SM_GetOutputChannel>
 8005a32:	4603      	mov	r3, r0
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	4413      	add	r3, r2
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	4933      	ldr	r1, [pc, #204]	; (8005b0c <_ProcessSyncDataTable+0xf8>)
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	61fb      	str	r3, [r7, #28]
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	2b77      	cmp	r3, #119	; 0x77
 8005a50:	ddec      	ble.n	8005a2c <_ProcessSyncDataTable+0x18>
	}

	// calculate positive offset coefficient from encoder position
	float pos_offset_coeff = 1;
 8005a52:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005a56:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 8005a58:	88fb      	ldrh	r3, [r7, #6]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d008      	beq.n	8005a70 <_ProcessSyncDataTable+0x5c>
	{
		pos_offset_coeff = (_encoder_value/4);
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	089b      	lsrs	r3, r3, #2
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	ee07 3a90 	vmov	s15, r3
 8005a68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a6c:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// adjust amplitude and offset of lookup table copy
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005a70:	2300      	movs	r3, #0
 8005a72:	617b      	str	r3, [r7, #20]
 8005a74:	e02e      	b.n	8005ad4 <_ProcessSyncDataTable+0xc0>
	{

		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8005a76:	4a25      	ldr	r2, [pc, #148]	; (8005b0c <_ProcessSyncDataTable+0xf8>)
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005a86:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a92:	ee17 1a90 	vmov	r1, s15
 8005a96:	4a1d      	ldr	r2, [pc, #116]	; (8005b0c <_ProcessSyncDataTable+0xf8>)
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8005a9e:	4a1b      	ldr	r2, [pc, #108]	; (8005b0c <_ProcessSyncDataTable+0xf8>)
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aa6:	ee07 3a90 	vmov	s15, r3
 8005aaa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005aae:	edd7 7a06 	vldr	s15, [r7, #24]
 8005ab2:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8005ab6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ac2:	ee17 1a90 	vmov	r1, s15
 8005ac6:	4a11      	ldr	r2, [pc, #68]	; (8005b0c <_ProcessSyncDataTable+0xf8>)
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	3301      	adds	r3, #1
 8005ad2:	617b      	str	r3, [r7, #20]
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	2b77      	cmp	r3, #119	; 0x77
 8005ad8:	ddcd      	ble.n	8005a76 <_ProcessSyncDataTable+0x62>
	}

	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005ada:	2300      	movs	r3, #0
 8005adc:	613b      	str	r3, [r7, #16]
 8005ade:	e00e      	b.n	8005afe <_ProcessSyncDataTable+0xea>
	{
		SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8005ae0:	2001      	movs	r0, #1
 8005ae2:	f7ff fe21 	bl	8005728 <SM_GetOutputChannel>
 8005ae6:	4601      	mov	r1, r0
 8005ae8:	4a08      	ldr	r2, [pc, #32]	; (8005b0c <_ProcessSyncDataTable+0xf8>)
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	3302      	adds	r3, #2
 8005af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	3301      	adds	r3, #1
 8005afc:	613b      	str	r3, [r7, #16]
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	2b77      	cmp	r3, #119	; 0x77
 8005b02:	dded      	ble.n	8005ae0 <_ProcessSyncDataTable+0xcc>
	}
}
 8005b04:	bf00      	nop
 8005b06:	3720      	adds	r7, #32
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	20002334 	.word	0x20002334

08005b10 <VPP_ModifySignalOutput>:

 *	@retval None
 *
 */
void VPP_ModifySignalOutput(uint16_t pEncoderValue)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	4603      	mov	r3, r0
 8005b18:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 8005b1a:	88fb      	ldrh	r3, [r7, #6]
 8005b1c:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8005b20:	f200 849a 	bhi.w	8006458 <VPP_ModifySignalOutput+0x948>
 8005b24:	a201      	add	r2, pc, #4	; (adr r2, 8005b2c <VPP_ModifySignalOutput+0x1c>)
 8005b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b2a:	bf00      	nop
 8005b2c:	08006149 	.word	0x08006149
 8005b30:	08006149 	.word	0x08006149
 8005b34:	08006149 	.word	0x08006149
 8005b38:	08006151 	.word	0x08006151
 8005b3c:	08006151 	.word	0x08006151
 8005b40:	08006151 	.word	0x08006151
 8005b44:	08006151 	.word	0x08006151
 8005b48:	08006159 	.word	0x08006159
 8005b4c:	08006159 	.word	0x08006159
 8005b50:	08006159 	.word	0x08006159
 8005b54:	08006159 	.word	0x08006159
 8005b58:	08006161 	.word	0x08006161
 8005b5c:	08006161 	.word	0x08006161
 8005b60:	08006161 	.word	0x08006161
 8005b64:	08006161 	.word	0x08006161
 8005b68:	08006169 	.word	0x08006169
 8005b6c:	08006169 	.word	0x08006169
 8005b70:	08006169 	.word	0x08006169
 8005b74:	08006169 	.word	0x08006169
 8005b78:	08006171 	.word	0x08006171
 8005b7c:	08006171 	.word	0x08006171
 8005b80:	08006171 	.word	0x08006171
 8005b84:	08006171 	.word	0x08006171
 8005b88:	08006179 	.word	0x08006179
 8005b8c:	08006179 	.word	0x08006179
 8005b90:	08006179 	.word	0x08006179
 8005b94:	08006179 	.word	0x08006179
 8005b98:	08006181 	.word	0x08006181
 8005b9c:	08006181 	.word	0x08006181
 8005ba0:	08006181 	.word	0x08006181
 8005ba4:	08006181 	.word	0x08006181
 8005ba8:	08006189 	.word	0x08006189
 8005bac:	08006189 	.word	0x08006189
 8005bb0:	08006189 	.word	0x08006189
 8005bb4:	08006189 	.word	0x08006189
 8005bb8:	08006191 	.word	0x08006191
 8005bbc:	08006191 	.word	0x08006191
 8005bc0:	08006191 	.word	0x08006191
 8005bc4:	08006191 	.word	0x08006191
 8005bc8:	08006199 	.word	0x08006199
 8005bcc:	08006199 	.word	0x08006199
 8005bd0:	08006199 	.word	0x08006199
 8005bd4:	08006199 	.word	0x08006199
 8005bd8:	080061a1 	.word	0x080061a1
 8005bdc:	080061a1 	.word	0x080061a1
 8005be0:	080061a1 	.word	0x080061a1
 8005be4:	080061a1 	.word	0x080061a1
 8005be8:	080061a9 	.word	0x080061a9
 8005bec:	080061a9 	.word	0x080061a9
 8005bf0:	080061a9 	.word	0x080061a9
 8005bf4:	080061a9 	.word	0x080061a9
 8005bf8:	080061b1 	.word	0x080061b1
 8005bfc:	080061b1 	.word	0x080061b1
 8005c00:	080061b1 	.word	0x080061b1
 8005c04:	080061b1 	.word	0x080061b1
 8005c08:	080061b9 	.word	0x080061b9
 8005c0c:	080061b9 	.word	0x080061b9
 8005c10:	080061b9 	.word	0x080061b9
 8005c14:	080061b9 	.word	0x080061b9
 8005c18:	080061c1 	.word	0x080061c1
 8005c1c:	080061c1 	.word	0x080061c1
 8005c20:	080061c1 	.word	0x080061c1
 8005c24:	080061c1 	.word	0x080061c1
 8005c28:	080061c9 	.word	0x080061c9
 8005c2c:	080061c9 	.word	0x080061c9
 8005c30:	080061c9 	.word	0x080061c9
 8005c34:	080061c9 	.word	0x080061c9
 8005c38:	080061d1 	.word	0x080061d1
 8005c3c:	080061d1 	.word	0x080061d1
 8005c40:	080061d1 	.word	0x080061d1
 8005c44:	080061d1 	.word	0x080061d1
 8005c48:	080061d9 	.word	0x080061d9
 8005c4c:	080061d9 	.word	0x080061d9
 8005c50:	080061d9 	.word	0x080061d9
 8005c54:	080061d9 	.word	0x080061d9
 8005c58:	080061e1 	.word	0x080061e1
 8005c5c:	080061e1 	.word	0x080061e1
 8005c60:	080061e1 	.word	0x080061e1
 8005c64:	080061e1 	.word	0x080061e1
 8005c68:	080061e9 	.word	0x080061e9
 8005c6c:	080061e9 	.word	0x080061e9
 8005c70:	080061e9 	.word	0x080061e9
 8005c74:	080061e9 	.word	0x080061e9
 8005c78:	080061f1 	.word	0x080061f1
 8005c7c:	080061f1 	.word	0x080061f1
 8005c80:	080061f1 	.word	0x080061f1
 8005c84:	080061f1 	.word	0x080061f1
 8005c88:	080061f9 	.word	0x080061f9
 8005c8c:	080061f9 	.word	0x080061f9
 8005c90:	080061f9 	.word	0x080061f9
 8005c94:	080061f9 	.word	0x080061f9
 8005c98:	08006201 	.word	0x08006201
 8005c9c:	08006201 	.word	0x08006201
 8005ca0:	08006201 	.word	0x08006201
 8005ca4:	08006201 	.word	0x08006201
 8005ca8:	08006209 	.word	0x08006209
 8005cac:	08006209 	.word	0x08006209
 8005cb0:	08006209 	.word	0x08006209
 8005cb4:	08006209 	.word	0x08006209
 8005cb8:	08006211 	.word	0x08006211
 8005cbc:	08006211 	.word	0x08006211
 8005cc0:	08006211 	.word	0x08006211
 8005cc4:	08006211 	.word	0x08006211
 8005cc8:	08006219 	.word	0x08006219
 8005ccc:	08006219 	.word	0x08006219
 8005cd0:	08006219 	.word	0x08006219
 8005cd4:	08006219 	.word	0x08006219
 8005cd8:	08006221 	.word	0x08006221
 8005cdc:	08006221 	.word	0x08006221
 8005ce0:	08006221 	.word	0x08006221
 8005ce4:	08006221 	.word	0x08006221
 8005ce8:	08006229 	.word	0x08006229
 8005cec:	08006229 	.word	0x08006229
 8005cf0:	08006229 	.word	0x08006229
 8005cf4:	08006229 	.word	0x08006229
 8005cf8:	08006231 	.word	0x08006231
 8005cfc:	08006231 	.word	0x08006231
 8005d00:	08006231 	.word	0x08006231
 8005d04:	08006231 	.word	0x08006231
 8005d08:	08006239 	.word	0x08006239
 8005d0c:	08006239 	.word	0x08006239
 8005d10:	08006239 	.word	0x08006239
 8005d14:	08006239 	.word	0x08006239
 8005d18:	08006241 	.word	0x08006241
 8005d1c:	08006241 	.word	0x08006241
 8005d20:	08006241 	.word	0x08006241
 8005d24:	08006241 	.word	0x08006241
 8005d28:	08006249 	.word	0x08006249
 8005d2c:	08006249 	.word	0x08006249
 8005d30:	08006249 	.word	0x08006249
 8005d34:	08006249 	.word	0x08006249
 8005d38:	08006251 	.word	0x08006251
 8005d3c:	08006251 	.word	0x08006251
 8005d40:	08006251 	.word	0x08006251
 8005d44:	08006251 	.word	0x08006251
 8005d48:	08006259 	.word	0x08006259
 8005d4c:	08006259 	.word	0x08006259
 8005d50:	08006259 	.word	0x08006259
 8005d54:	08006259 	.word	0x08006259
 8005d58:	08006261 	.word	0x08006261
 8005d5c:	08006261 	.word	0x08006261
 8005d60:	08006261 	.word	0x08006261
 8005d64:	08006261 	.word	0x08006261
 8005d68:	08006269 	.word	0x08006269
 8005d6c:	08006269 	.word	0x08006269
 8005d70:	08006269 	.word	0x08006269
 8005d74:	08006269 	.word	0x08006269
 8005d78:	08006271 	.word	0x08006271
 8005d7c:	08006271 	.word	0x08006271
 8005d80:	08006271 	.word	0x08006271
 8005d84:	08006271 	.word	0x08006271
 8005d88:	08006279 	.word	0x08006279
 8005d8c:	08006279 	.word	0x08006279
 8005d90:	08006279 	.word	0x08006279
 8005d94:	08006279 	.word	0x08006279
 8005d98:	08006281 	.word	0x08006281
 8005d9c:	08006281 	.word	0x08006281
 8005da0:	08006281 	.word	0x08006281
 8005da4:	08006281 	.word	0x08006281
 8005da8:	08006289 	.word	0x08006289
 8005dac:	08006289 	.word	0x08006289
 8005db0:	08006289 	.word	0x08006289
 8005db4:	08006289 	.word	0x08006289
 8005db8:	08006291 	.word	0x08006291
 8005dbc:	08006291 	.word	0x08006291
 8005dc0:	08006291 	.word	0x08006291
 8005dc4:	08006291 	.word	0x08006291
 8005dc8:	08006299 	.word	0x08006299
 8005dcc:	08006299 	.word	0x08006299
 8005dd0:	08006299 	.word	0x08006299
 8005dd4:	08006299 	.word	0x08006299
 8005dd8:	080062a1 	.word	0x080062a1
 8005ddc:	080062a1 	.word	0x080062a1
 8005de0:	080062a1 	.word	0x080062a1
 8005de4:	080062a1 	.word	0x080062a1
 8005de8:	080062a9 	.word	0x080062a9
 8005dec:	080062a9 	.word	0x080062a9
 8005df0:	080062a9 	.word	0x080062a9
 8005df4:	080062a9 	.word	0x080062a9
 8005df8:	080062b1 	.word	0x080062b1
 8005dfc:	080062b1 	.word	0x080062b1
 8005e00:	080062b1 	.word	0x080062b1
 8005e04:	080062b1 	.word	0x080062b1
 8005e08:	080062b9 	.word	0x080062b9
 8005e0c:	080062b9 	.word	0x080062b9
 8005e10:	080062b9 	.word	0x080062b9
 8005e14:	080062b9 	.word	0x080062b9
 8005e18:	080062c1 	.word	0x080062c1
 8005e1c:	080062c1 	.word	0x080062c1
 8005e20:	080062c1 	.word	0x080062c1
 8005e24:	080062c1 	.word	0x080062c1
 8005e28:	080062c9 	.word	0x080062c9
 8005e2c:	080062c9 	.word	0x080062c9
 8005e30:	080062c9 	.word	0x080062c9
 8005e34:	080062c9 	.word	0x080062c9
 8005e38:	080062d1 	.word	0x080062d1
 8005e3c:	080062d1 	.word	0x080062d1
 8005e40:	080062d1 	.word	0x080062d1
 8005e44:	080062d1 	.word	0x080062d1
 8005e48:	080062d9 	.word	0x080062d9
 8005e4c:	080062d9 	.word	0x080062d9
 8005e50:	080062d9 	.word	0x080062d9
 8005e54:	080062d9 	.word	0x080062d9
 8005e58:	080062e1 	.word	0x080062e1
 8005e5c:	080062e1 	.word	0x080062e1
 8005e60:	080062e1 	.word	0x080062e1
 8005e64:	080062e1 	.word	0x080062e1
 8005e68:	080062e9 	.word	0x080062e9
 8005e6c:	080062e9 	.word	0x080062e9
 8005e70:	080062e9 	.word	0x080062e9
 8005e74:	080062e9 	.word	0x080062e9
 8005e78:	080062f1 	.word	0x080062f1
 8005e7c:	080062f1 	.word	0x080062f1
 8005e80:	080062f1 	.word	0x080062f1
 8005e84:	080062f1 	.word	0x080062f1
 8005e88:	080062f9 	.word	0x080062f9
 8005e8c:	080062f9 	.word	0x080062f9
 8005e90:	080062f9 	.word	0x080062f9
 8005e94:	080062f9 	.word	0x080062f9
 8005e98:	08006301 	.word	0x08006301
 8005e9c:	08006301 	.word	0x08006301
 8005ea0:	08006301 	.word	0x08006301
 8005ea4:	08006301 	.word	0x08006301
 8005ea8:	08006309 	.word	0x08006309
 8005eac:	08006309 	.word	0x08006309
 8005eb0:	08006309 	.word	0x08006309
 8005eb4:	08006309 	.word	0x08006309
 8005eb8:	08006311 	.word	0x08006311
 8005ebc:	08006311 	.word	0x08006311
 8005ec0:	08006311 	.word	0x08006311
 8005ec4:	08006311 	.word	0x08006311
 8005ec8:	08006319 	.word	0x08006319
 8005ecc:	08006319 	.word	0x08006319
 8005ed0:	08006319 	.word	0x08006319
 8005ed4:	08006319 	.word	0x08006319
 8005ed8:	08006321 	.word	0x08006321
 8005edc:	08006321 	.word	0x08006321
 8005ee0:	08006321 	.word	0x08006321
 8005ee4:	08006321 	.word	0x08006321
 8005ee8:	08006329 	.word	0x08006329
 8005eec:	08006329 	.word	0x08006329
 8005ef0:	08006329 	.word	0x08006329
 8005ef4:	08006329 	.word	0x08006329
 8005ef8:	08006331 	.word	0x08006331
 8005efc:	08006331 	.word	0x08006331
 8005f00:	08006331 	.word	0x08006331
 8005f04:	08006331 	.word	0x08006331
 8005f08:	08006339 	.word	0x08006339
 8005f0c:	08006339 	.word	0x08006339
 8005f10:	08006339 	.word	0x08006339
 8005f14:	08006339 	.word	0x08006339
 8005f18:	08006341 	.word	0x08006341
 8005f1c:	08006341 	.word	0x08006341
 8005f20:	08006341 	.word	0x08006341
 8005f24:	08006341 	.word	0x08006341
 8005f28:	08006349 	.word	0x08006349
 8005f2c:	08006349 	.word	0x08006349
 8005f30:	08006349 	.word	0x08006349
 8005f34:	08006349 	.word	0x08006349
 8005f38:	08006351 	.word	0x08006351
 8005f3c:	08006351 	.word	0x08006351
 8005f40:	08006351 	.word	0x08006351
 8005f44:	08006351 	.word	0x08006351
 8005f48:	08006359 	.word	0x08006359
 8005f4c:	08006359 	.word	0x08006359
 8005f50:	08006359 	.word	0x08006359
 8005f54:	08006359 	.word	0x08006359
 8005f58:	08006361 	.word	0x08006361
 8005f5c:	08006361 	.word	0x08006361
 8005f60:	08006361 	.word	0x08006361
 8005f64:	08006361 	.word	0x08006361
 8005f68:	08006369 	.word	0x08006369
 8005f6c:	08006369 	.word	0x08006369
 8005f70:	08006369 	.word	0x08006369
 8005f74:	08006369 	.word	0x08006369
 8005f78:	08006371 	.word	0x08006371
 8005f7c:	08006371 	.word	0x08006371
 8005f80:	08006371 	.word	0x08006371
 8005f84:	08006371 	.word	0x08006371
 8005f88:	08006379 	.word	0x08006379
 8005f8c:	08006379 	.word	0x08006379
 8005f90:	08006379 	.word	0x08006379
 8005f94:	08006379 	.word	0x08006379
 8005f98:	08006381 	.word	0x08006381
 8005f9c:	08006381 	.word	0x08006381
 8005fa0:	08006381 	.word	0x08006381
 8005fa4:	08006381 	.word	0x08006381
 8005fa8:	08006389 	.word	0x08006389
 8005fac:	08006389 	.word	0x08006389
 8005fb0:	08006389 	.word	0x08006389
 8005fb4:	08006389 	.word	0x08006389
 8005fb8:	08006391 	.word	0x08006391
 8005fbc:	08006391 	.word	0x08006391
 8005fc0:	08006391 	.word	0x08006391
 8005fc4:	08006391 	.word	0x08006391
 8005fc8:	08006399 	.word	0x08006399
 8005fcc:	08006399 	.word	0x08006399
 8005fd0:	08006399 	.word	0x08006399
 8005fd4:	08006399 	.word	0x08006399
 8005fd8:	080063a1 	.word	0x080063a1
 8005fdc:	080063a1 	.word	0x080063a1
 8005fe0:	080063a1 	.word	0x080063a1
 8005fe4:	080063a1 	.word	0x080063a1
 8005fe8:	080063a9 	.word	0x080063a9
 8005fec:	080063a9 	.word	0x080063a9
 8005ff0:	080063a9 	.word	0x080063a9
 8005ff4:	080063a9 	.word	0x080063a9
 8005ff8:	080063b1 	.word	0x080063b1
 8005ffc:	080063b1 	.word	0x080063b1
 8006000:	080063b1 	.word	0x080063b1
 8006004:	080063b1 	.word	0x080063b1
 8006008:	080063b9 	.word	0x080063b9
 800600c:	080063b9 	.word	0x080063b9
 8006010:	080063b9 	.word	0x080063b9
 8006014:	080063b9 	.word	0x080063b9
 8006018:	080063c1 	.word	0x080063c1
 800601c:	080063c1 	.word	0x080063c1
 8006020:	080063c1 	.word	0x080063c1
 8006024:	080063c1 	.word	0x080063c1
 8006028:	080063c9 	.word	0x080063c9
 800602c:	080063c9 	.word	0x080063c9
 8006030:	080063c9 	.word	0x080063c9
 8006034:	080063c9 	.word	0x080063c9
 8006038:	080063d1 	.word	0x080063d1
 800603c:	080063d1 	.word	0x080063d1
 8006040:	080063d1 	.word	0x080063d1
 8006044:	080063d1 	.word	0x080063d1
 8006048:	080063d9 	.word	0x080063d9
 800604c:	080063d9 	.word	0x080063d9
 8006050:	080063d9 	.word	0x080063d9
 8006054:	080063d9 	.word	0x080063d9
 8006058:	080063e1 	.word	0x080063e1
 800605c:	080063e1 	.word	0x080063e1
 8006060:	080063e1 	.word	0x080063e1
 8006064:	080063e1 	.word	0x080063e1
 8006068:	080063e9 	.word	0x080063e9
 800606c:	080063e9 	.word	0x080063e9
 8006070:	080063e9 	.word	0x080063e9
 8006074:	080063e9 	.word	0x080063e9
 8006078:	080063f1 	.word	0x080063f1
 800607c:	080063f1 	.word	0x080063f1
 8006080:	080063f1 	.word	0x080063f1
 8006084:	080063f1 	.word	0x080063f1
 8006088:	080063f9 	.word	0x080063f9
 800608c:	080063f9 	.word	0x080063f9
 8006090:	080063f9 	.word	0x080063f9
 8006094:	080063f9 	.word	0x080063f9
 8006098:	08006401 	.word	0x08006401
 800609c:	08006401 	.word	0x08006401
 80060a0:	08006401 	.word	0x08006401
 80060a4:	08006401 	.word	0x08006401
 80060a8:	08006409 	.word	0x08006409
 80060ac:	08006409 	.word	0x08006409
 80060b0:	08006409 	.word	0x08006409
 80060b4:	08006409 	.word	0x08006409
 80060b8:	08006411 	.word	0x08006411
 80060bc:	08006411 	.word	0x08006411
 80060c0:	08006411 	.word	0x08006411
 80060c4:	08006411 	.word	0x08006411
 80060c8:	08006419 	.word	0x08006419
 80060cc:	08006419 	.word	0x08006419
 80060d0:	08006419 	.word	0x08006419
 80060d4:	08006419 	.word	0x08006419
 80060d8:	08006421 	.word	0x08006421
 80060dc:	08006421 	.word	0x08006421
 80060e0:	08006421 	.word	0x08006421
 80060e4:	08006421 	.word	0x08006421
 80060e8:	08006429 	.word	0x08006429
 80060ec:	08006429 	.word	0x08006429
 80060f0:	08006429 	.word	0x08006429
 80060f4:	08006429 	.word	0x08006429
 80060f8:	08006431 	.word	0x08006431
 80060fc:	08006431 	.word	0x08006431
 8006100:	08006431 	.word	0x08006431
 8006104:	08006431 	.word	0x08006431
 8006108:	08006439 	.word	0x08006439
 800610c:	08006439 	.word	0x08006439
 8006110:	08006439 	.word	0x08006439
 8006114:	08006439 	.word	0x08006439
 8006118:	08006441 	.word	0x08006441
 800611c:	08006441 	.word	0x08006441
 8006120:	08006441 	.word	0x08006441
 8006124:	08006441 	.word	0x08006441
 8006128:	08006449 	.word	0x08006449
 800612c:	08006449 	.word	0x08006449
 8006130:	08006449 	.word	0x08006449
 8006134:	08006449 	.word	0x08006449
 8006138:	08006451 	.word	0x08006451
 800613c:	08006451 	.word	0x08006451
 8006140:	08006451 	.word	0x08006451
 8006144:	08006451 	.word	0x08006451
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPresetToSignal( VPP01 );
 8006148:	2000      	movs	r0, #0
 800614a:	f7ff fb89 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800614e:	e184      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPresetToSignal( VPP02	);
 8006150:	2001      	movs	r0, #1
 8006152:	f7ff fb85 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006156:	e180      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPresetToSignal( VPP03	);
 8006158:	2002      	movs	r0, #2
 800615a:	f7ff fb81 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800615e:	e17c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPresetToSignal( VPP04	);
 8006160:	2003      	movs	r0, #3
 8006162:	f7ff fb7d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006166:	e178      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPresetToSignal( VPP05	);
 8006168:	2004      	movs	r0, #4
 800616a:	f7ff fb79 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800616e:	e174      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPresetToSignal( VPP06	);
 8006170:	2005      	movs	r0, #5
 8006172:	f7ff fb75 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006176:	e170      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPresetToSignal( VPP07	);
 8006178:	2006      	movs	r0, #6
 800617a:	f7ff fb71 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800617e:	e16c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPresetToSignal( VPP08	);
 8006180:	2007      	movs	r0, #7
 8006182:	f7ff fb6d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006186:	e168      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPresetToSignal( VPP09	);
 8006188:	2008      	movs	r0, #8
 800618a:	f7ff fb69 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800618e:	e164      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPresetToSignal( VPP10	);
 8006190:	2009      	movs	r0, #9
 8006192:	f7ff fb65 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006196:	e160      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPresetToSignal( VPP11	);
 8006198:	200a      	movs	r0, #10
 800619a:	f7ff fb61 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800619e:	e15c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPresetToSignal( VPP12	);
 80061a0:	200b      	movs	r0, #11
 80061a2:	f7ff fb5d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061a6:	e158      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPresetToSignal( VPP13	);
 80061a8:	200c      	movs	r0, #12
 80061aa:	f7ff fb59 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061ae:	e154      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPresetToSignal( VPP14	);
 80061b0:	200d      	movs	r0, #13
 80061b2:	f7ff fb55 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061b6:	e150      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPresetToSignal( VPP15	);
 80061b8:	200e      	movs	r0, #14
 80061ba:	f7ff fb51 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061be:	e14c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPresetToSignal( VPP16	);
 80061c0:	200f      	movs	r0, #15
 80061c2:	f7ff fb4d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061c6:	e148      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPresetToSignal( VPP17	);
 80061c8:	2010      	movs	r0, #16
 80061ca:	f7ff fb49 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061ce:	e144      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPresetToSignal( VPP18	);
 80061d0:	2011      	movs	r0, #17
 80061d2:	f7ff fb45 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061d6:	e140      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPresetToSignal( VPP19	);
 80061d8:	2012      	movs	r0, #18
 80061da:	f7ff fb41 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061de:	e13c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPresetToSignal( VPP20	);
 80061e0:	2013      	movs	r0, #19
 80061e2:	f7ff fb3d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061e6:	e138      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPresetToSignal( VPP21	);
 80061e8:	2014      	movs	r0, #20
 80061ea:	f7ff fb39 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061ee:	e134      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPresetToSignal( VPP22	);
 80061f0:	2015      	movs	r0, #21
 80061f2:	f7ff fb35 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061f6:	e130      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPresetToSignal( VPP23	);
 80061f8:	2016      	movs	r0, #22
 80061fa:	f7ff fb31 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80061fe:	e12c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPresetToSignal( VPP24	);
 8006200:	2017      	movs	r0, #23
 8006202:	f7ff fb2d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006206:	e128      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPresetToSignal( VPP25	);
 8006208:	2018      	movs	r0, #24
 800620a:	f7ff fb29 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800620e:	e124      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPresetToSignal( VPP26	);
 8006210:	2019      	movs	r0, #25
 8006212:	f7ff fb25 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006216:	e120      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPresetToSignal( VPP27	);
 8006218:	201a      	movs	r0, #26
 800621a:	f7ff fb21 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800621e:	e11c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPresetToSignal( VPP28	);
 8006220:	201b      	movs	r0, #27
 8006222:	f7ff fb1d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006226:	e118      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPresetToSignal( VPP29	);
 8006228:	201c      	movs	r0, #28
 800622a:	f7ff fb19 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800622e:	e114      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPresetToSignal( VPP30	);
 8006230:	201d      	movs	r0, #29
 8006232:	f7ff fb15 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006236:	e110      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPresetToSignal( VPP31	);
 8006238:	201e      	movs	r0, #30
 800623a:	f7ff fb11 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800623e:	e10c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPresetToSignal( VPP32	);
 8006240:	201f      	movs	r0, #31
 8006242:	f7ff fb0d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006246:	e108      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPresetToSignal( VPP33	);
 8006248:	2020      	movs	r0, #32
 800624a:	f7ff fb09 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800624e:	e104      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPresetToSignal( VPP34	);
 8006250:	2021      	movs	r0, #33	; 0x21
 8006252:	f7ff fb05 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006256:	e100      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPresetToSignal( VPP35	);
 8006258:	2022      	movs	r0, #34	; 0x22
 800625a:	f7ff fb01 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800625e:	e0fc      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPresetToSignal( VPP36	);
 8006260:	2023      	movs	r0, #35	; 0x23
 8006262:	f7ff fafd 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006266:	e0f8      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPresetToSignal( VPP37	);
 8006268:	2024      	movs	r0, #36	; 0x24
 800626a:	f7ff faf9 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800626e:	e0f4      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPresetToSignal( VPP38	);
 8006270:	2025      	movs	r0, #37	; 0x25
 8006272:	f7ff faf5 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006276:	e0f0      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPresetToSignal( VPP39	);
 8006278:	2026      	movs	r0, #38	; 0x26
 800627a:	f7ff faf1 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800627e:	e0ec      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPresetToSignal( VPP40	);
 8006280:	2027      	movs	r0, #39	; 0x27
 8006282:	f7ff faed 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006286:	e0e8      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPresetToSignal( VPP41	);
 8006288:	2028      	movs	r0, #40	; 0x28
 800628a:	f7ff fae9 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800628e:	e0e4      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPresetToSignal( VPP42	);
 8006290:	2029      	movs	r0, #41	; 0x29
 8006292:	f7ff fae5 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006296:	e0e0      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPresetToSignal( VPP43	);
 8006298:	202a      	movs	r0, #42	; 0x2a
 800629a:	f7ff fae1 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800629e:	e0dc      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPresetToSignal( VPP44	);
 80062a0:	202b      	movs	r0, #43	; 0x2b
 80062a2:	f7ff fadd 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062a6:	e0d8      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPresetToSignal( VPP45	);
 80062a8:	202c      	movs	r0, #44	; 0x2c
 80062aa:	f7ff fad9 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062ae:	e0d4      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPresetToSignal( VPP46	);
 80062b0:	202d      	movs	r0, #45	; 0x2d
 80062b2:	f7ff fad5 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062b6:	e0d0      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPresetToSignal( VPP47	);
 80062b8:	202e      	movs	r0, #46	; 0x2e
 80062ba:	f7ff fad1 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062be:	e0cc      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPresetToSignal( VPP48	);
 80062c0:	202f      	movs	r0, #47	; 0x2f
 80062c2:	f7ff facd 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062c6:	e0c8      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPresetToSignal( VPP49	);
 80062c8:	2030      	movs	r0, #48	; 0x30
 80062ca:	f7ff fac9 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062ce:	e0c4      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPresetToSignal( VPP50	);
 80062d0:	2031      	movs	r0, #49	; 0x31
 80062d2:	f7ff fac5 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062d6:	e0c0      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPresetToSignal( VPP51	);
 80062d8:	2032      	movs	r0, #50	; 0x32
 80062da:	f7ff fac1 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062de:	e0bc      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPresetToSignal( VPP52	);
 80062e0:	2033      	movs	r0, #51	; 0x33
 80062e2:	f7ff fabd 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062e6:	e0b8      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPresetToSignal( VPP53	);
 80062e8:	2034      	movs	r0, #52	; 0x34
 80062ea:	f7ff fab9 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062ee:	e0b4      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPresetToSignal( VPP54	);
 80062f0:	2035      	movs	r0, #53	; 0x35
 80062f2:	f7ff fab5 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062f6:	e0b0      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPresetToSignal( VPP55	);
 80062f8:	2036      	movs	r0, #54	; 0x36
 80062fa:	f7ff fab1 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80062fe:	e0ac      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPresetToSignal( VPP56	);
 8006300:	2037      	movs	r0, #55	; 0x37
 8006302:	f7ff faad 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006306:	e0a8      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPresetToSignal( VPP57	);
 8006308:	2038      	movs	r0, #56	; 0x38
 800630a:	f7ff faa9 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800630e:	e0a4      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPresetToSignal( VPP58	);
 8006310:	2039      	movs	r0, #57	; 0x39
 8006312:	f7ff faa5 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006316:	e0a0      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPresetToSignal( VPP59	);
 8006318:	203a      	movs	r0, #58	; 0x3a
 800631a:	f7ff faa1 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800631e:	e09c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPresetToSignal( VPP60	);
 8006320:	203b      	movs	r0, #59	; 0x3b
 8006322:	f7ff fa9d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006326:	e098      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPresetToSignal( VPP61	);
 8006328:	203c      	movs	r0, #60	; 0x3c
 800632a:	f7ff fa99 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800632e:	e094      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPresetToSignal( VPP62	);
 8006330:	203d      	movs	r0, #61	; 0x3d
 8006332:	f7ff fa95 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006336:	e090      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPresetToSignal( VPP63	);
 8006338:	203e      	movs	r0, #62	; 0x3e
 800633a:	f7ff fa91 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800633e:	e08c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPresetToSignal( VPP64	);
 8006340:	203f      	movs	r0, #63	; 0x3f
 8006342:	f7ff fa8d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006346:	e088      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPresetToSignal( VPP65	);
 8006348:	2040      	movs	r0, #64	; 0x40
 800634a:	f7ff fa89 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800634e:	e084      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPresetToSignal( VPP66	);
 8006350:	2041      	movs	r0, #65	; 0x41
 8006352:	f7ff fa85 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006356:	e080      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPresetToSignal( VPP67	);
 8006358:	2042      	movs	r0, #66	; 0x42
 800635a:	f7ff fa81 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800635e:	e07c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPresetToSignal( VPP68	);
 8006360:	2043      	movs	r0, #67	; 0x43
 8006362:	f7ff fa7d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006366:	e078      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPresetToSignal( VPP69	);
 8006368:	2044      	movs	r0, #68	; 0x44
 800636a:	f7ff fa79 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800636e:	e074      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPresetToSignal( VPP70	);
 8006370:	2045      	movs	r0, #69	; 0x45
 8006372:	f7ff fa75 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006376:	e070      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPresetToSignal( VPP71	);
 8006378:	2046      	movs	r0, #70	; 0x46
 800637a:	f7ff fa71 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800637e:	e06c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPresetToSignal( VPP72	);
 8006380:	2047      	movs	r0, #71	; 0x47
 8006382:	f7ff fa6d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006386:	e068      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPresetToSignal( VPP73	);
 8006388:	2048      	movs	r0, #72	; 0x48
 800638a:	f7ff fa69 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800638e:	e064      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPresetToSignal( VPP74	);
 8006390:	2049      	movs	r0, #73	; 0x49
 8006392:	f7ff fa65 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006396:	e060      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPresetToSignal( VPP75	);
 8006398:	204a      	movs	r0, #74	; 0x4a
 800639a:	f7ff fa61 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800639e:	e05c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPresetToSignal( VPP76	);
 80063a0:	204b      	movs	r0, #75	; 0x4b
 80063a2:	f7ff fa5d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063a6:	e058      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPresetToSignal( VPP77	);
 80063a8:	204c      	movs	r0, #76	; 0x4c
 80063aa:	f7ff fa59 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063ae:	e054      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPresetToSignal( VPP78	);
 80063b0:	204d      	movs	r0, #77	; 0x4d
 80063b2:	f7ff fa55 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063b6:	e050      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPresetToSignal( VPP79	);
 80063b8:	204e      	movs	r0, #78	; 0x4e
 80063ba:	f7ff fa51 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063be:	e04c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPresetToSignal( VPP80	);
 80063c0:	204f      	movs	r0, #79	; 0x4f
 80063c2:	f7ff fa4d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063c6:	e048      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPresetToSignal( VPP81	);
 80063c8:	2050      	movs	r0, #80	; 0x50
 80063ca:	f7ff fa49 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063ce:	e044      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPresetToSignal( VPP82	);
 80063d0:	2051      	movs	r0, #81	; 0x51
 80063d2:	f7ff fa45 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063d6:	e040      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPresetToSignal( VPP83	);
 80063d8:	2052      	movs	r0, #82	; 0x52
 80063da:	f7ff fa41 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063de:	e03c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPresetToSignal( VPP84	);
 80063e0:	2053      	movs	r0, #83	; 0x53
 80063e2:	f7ff fa3d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063e6:	e038      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPresetToSignal( VPP85	);
 80063e8:	2054      	movs	r0, #84	; 0x54
 80063ea:	f7ff fa39 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063ee:	e034      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPresetToSignal( VPP86	);
 80063f0:	2055      	movs	r0, #85	; 0x55
 80063f2:	f7ff fa35 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063f6:	e030      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPresetToSignal( VPP87	);
 80063f8:	2056      	movs	r0, #86	; 0x56
 80063fa:	f7ff fa31 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 80063fe:	e02c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPresetToSignal( VPP88	);
 8006400:	2057      	movs	r0, #87	; 0x57
 8006402:	f7ff fa2d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006406:	e028      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPresetToSignal( VPP89	);
 8006408:	2058      	movs	r0, #88	; 0x58
 800640a:	f7ff fa29 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800640e:	e024      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPresetToSignal( VPP90	);
 8006410:	2059      	movs	r0, #89	; 0x59
 8006412:	f7ff fa25 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006416:	e020      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPresetToSignal( VPP91	);
 8006418:	205a      	movs	r0, #90	; 0x5a
 800641a:	f7ff fa21 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800641e:	e01c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPresetToSignal( VPP92	);
 8006420:	205b      	movs	r0, #91	; 0x5b
 8006422:	f7ff fa1d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006426:	e018      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPresetToSignal( VPP93	);
 8006428:	205c      	movs	r0, #92	; 0x5c
 800642a:	f7ff fa19 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800642e:	e014      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPresetToSignal( VPP94	);
 8006430:	205d      	movs	r0, #93	; 0x5d
 8006432:	f7ff fa15 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006436:	e010      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPresetToSignal( VPP95	);
 8006438:	205e      	movs	r0, #94	; 0x5e
 800643a:	f7ff fa11 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800643e:	e00c      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 379	:
		case 380	:
		case 381	:
		case 382	:
			VPP_ApplyPresetToSignal( VPP96	);
 8006440:	205f      	movs	r0, #95	; 0x5f
 8006442:	f7ff fa0d 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006446:	e008      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 383	:
		case 384	:
		case 385	:
		case 386	:
			VPP_ApplyPresetToSignal( VPP97	);
 8006448:	2060      	movs	r0, #96	; 0x60
 800644a:	f7ff fa09 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 800644e:	e004      	b.n	800645a <VPP_ModifySignalOutput+0x94a>
		case 387	:
		case 388	:
		case 389	:
		case 390	:
			VPP_ApplyPresetToSignal( VPP98	);
 8006450:	2061      	movs	r0, #97	; 0x61
 8006452:	f7ff fa05 	bl	8005860 <VPP_ApplyPresetToSignal>
			break;
 8006456:	e000      	b.n	800645a <VPP_ModifySignalOutput+0x94a>

		default:
			break;
 8006458:	bf00      	nop
	}
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop

08006464 <VPP_ModifySyncOutput>:

 *	@retval None
 *
 */
void VPP_ModifySyncOutput(uint16_t pEncoderValue)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	4603      	mov	r3, r0
 800646c:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 800646e:	88fb      	ldrh	r3, [r7, #6]
 8006470:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8006474:	f200 849a 	bhi.w	8006dac <VPP_ModifySyncOutput+0x948>
 8006478:	a201      	add	r2, pc, #4	; (adr r2, 8006480 <VPP_ModifySyncOutput+0x1c>)
 800647a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647e:	bf00      	nop
 8006480:	08006a9d 	.word	0x08006a9d
 8006484:	08006a9d 	.word	0x08006a9d
 8006488:	08006a9d 	.word	0x08006a9d
 800648c:	08006aa5 	.word	0x08006aa5
 8006490:	08006aa5 	.word	0x08006aa5
 8006494:	08006aa5 	.word	0x08006aa5
 8006498:	08006aa5 	.word	0x08006aa5
 800649c:	08006aad 	.word	0x08006aad
 80064a0:	08006aad 	.word	0x08006aad
 80064a4:	08006aad 	.word	0x08006aad
 80064a8:	08006aad 	.word	0x08006aad
 80064ac:	08006ab5 	.word	0x08006ab5
 80064b0:	08006ab5 	.word	0x08006ab5
 80064b4:	08006ab5 	.word	0x08006ab5
 80064b8:	08006ab5 	.word	0x08006ab5
 80064bc:	08006abd 	.word	0x08006abd
 80064c0:	08006abd 	.word	0x08006abd
 80064c4:	08006abd 	.word	0x08006abd
 80064c8:	08006abd 	.word	0x08006abd
 80064cc:	08006ac5 	.word	0x08006ac5
 80064d0:	08006ac5 	.word	0x08006ac5
 80064d4:	08006ac5 	.word	0x08006ac5
 80064d8:	08006ac5 	.word	0x08006ac5
 80064dc:	08006acd 	.word	0x08006acd
 80064e0:	08006acd 	.word	0x08006acd
 80064e4:	08006acd 	.word	0x08006acd
 80064e8:	08006acd 	.word	0x08006acd
 80064ec:	08006ad5 	.word	0x08006ad5
 80064f0:	08006ad5 	.word	0x08006ad5
 80064f4:	08006ad5 	.word	0x08006ad5
 80064f8:	08006ad5 	.word	0x08006ad5
 80064fc:	08006add 	.word	0x08006add
 8006500:	08006add 	.word	0x08006add
 8006504:	08006add 	.word	0x08006add
 8006508:	08006add 	.word	0x08006add
 800650c:	08006ae5 	.word	0x08006ae5
 8006510:	08006ae5 	.word	0x08006ae5
 8006514:	08006ae5 	.word	0x08006ae5
 8006518:	08006ae5 	.word	0x08006ae5
 800651c:	08006aed 	.word	0x08006aed
 8006520:	08006aed 	.word	0x08006aed
 8006524:	08006aed 	.word	0x08006aed
 8006528:	08006aed 	.word	0x08006aed
 800652c:	08006af5 	.word	0x08006af5
 8006530:	08006af5 	.word	0x08006af5
 8006534:	08006af5 	.word	0x08006af5
 8006538:	08006af5 	.word	0x08006af5
 800653c:	08006afd 	.word	0x08006afd
 8006540:	08006afd 	.word	0x08006afd
 8006544:	08006afd 	.word	0x08006afd
 8006548:	08006afd 	.word	0x08006afd
 800654c:	08006b05 	.word	0x08006b05
 8006550:	08006b05 	.word	0x08006b05
 8006554:	08006b05 	.word	0x08006b05
 8006558:	08006b05 	.word	0x08006b05
 800655c:	08006b0d 	.word	0x08006b0d
 8006560:	08006b0d 	.word	0x08006b0d
 8006564:	08006b0d 	.word	0x08006b0d
 8006568:	08006b0d 	.word	0x08006b0d
 800656c:	08006b15 	.word	0x08006b15
 8006570:	08006b15 	.word	0x08006b15
 8006574:	08006b15 	.word	0x08006b15
 8006578:	08006b15 	.word	0x08006b15
 800657c:	08006b1d 	.word	0x08006b1d
 8006580:	08006b1d 	.word	0x08006b1d
 8006584:	08006b1d 	.word	0x08006b1d
 8006588:	08006b1d 	.word	0x08006b1d
 800658c:	08006b25 	.word	0x08006b25
 8006590:	08006b25 	.word	0x08006b25
 8006594:	08006b25 	.word	0x08006b25
 8006598:	08006b25 	.word	0x08006b25
 800659c:	08006b2d 	.word	0x08006b2d
 80065a0:	08006b2d 	.word	0x08006b2d
 80065a4:	08006b2d 	.word	0x08006b2d
 80065a8:	08006b2d 	.word	0x08006b2d
 80065ac:	08006b35 	.word	0x08006b35
 80065b0:	08006b35 	.word	0x08006b35
 80065b4:	08006b35 	.word	0x08006b35
 80065b8:	08006b35 	.word	0x08006b35
 80065bc:	08006b3d 	.word	0x08006b3d
 80065c0:	08006b3d 	.word	0x08006b3d
 80065c4:	08006b3d 	.word	0x08006b3d
 80065c8:	08006b3d 	.word	0x08006b3d
 80065cc:	08006b45 	.word	0x08006b45
 80065d0:	08006b45 	.word	0x08006b45
 80065d4:	08006b45 	.word	0x08006b45
 80065d8:	08006b45 	.word	0x08006b45
 80065dc:	08006b4d 	.word	0x08006b4d
 80065e0:	08006b4d 	.word	0x08006b4d
 80065e4:	08006b4d 	.word	0x08006b4d
 80065e8:	08006b4d 	.word	0x08006b4d
 80065ec:	08006b55 	.word	0x08006b55
 80065f0:	08006b55 	.word	0x08006b55
 80065f4:	08006b55 	.word	0x08006b55
 80065f8:	08006b55 	.word	0x08006b55
 80065fc:	08006b5d 	.word	0x08006b5d
 8006600:	08006b5d 	.word	0x08006b5d
 8006604:	08006b5d 	.word	0x08006b5d
 8006608:	08006b5d 	.word	0x08006b5d
 800660c:	08006b65 	.word	0x08006b65
 8006610:	08006b65 	.word	0x08006b65
 8006614:	08006b65 	.word	0x08006b65
 8006618:	08006b65 	.word	0x08006b65
 800661c:	08006b6d 	.word	0x08006b6d
 8006620:	08006b6d 	.word	0x08006b6d
 8006624:	08006b6d 	.word	0x08006b6d
 8006628:	08006b6d 	.word	0x08006b6d
 800662c:	08006b75 	.word	0x08006b75
 8006630:	08006b75 	.word	0x08006b75
 8006634:	08006b75 	.word	0x08006b75
 8006638:	08006b75 	.word	0x08006b75
 800663c:	08006b7d 	.word	0x08006b7d
 8006640:	08006b7d 	.word	0x08006b7d
 8006644:	08006b7d 	.word	0x08006b7d
 8006648:	08006b7d 	.word	0x08006b7d
 800664c:	08006b85 	.word	0x08006b85
 8006650:	08006b85 	.word	0x08006b85
 8006654:	08006b85 	.word	0x08006b85
 8006658:	08006b85 	.word	0x08006b85
 800665c:	08006b8d 	.word	0x08006b8d
 8006660:	08006b8d 	.word	0x08006b8d
 8006664:	08006b8d 	.word	0x08006b8d
 8006668:	08006b8d 	.word	0x08006b8d
 800666c:	08006b95 	.word	0x08006b95
 8006670:	08006b95 	.word	0x08006b95
 8006674:	08006b95 	.word	0x08006b95
 8006678:	08006b95 	.word	0x08006b95
 800667c:	08006b9d 	.word	0x08006b9d
 8006680:	08006b9d 	.word	0x08006b9d
 8006684:	08006b9d 	.word	0x08006b9d
 8006688:	08006b9d 	.word	0x08006b9d
 800668c:	08006ba5 	.word	0x08006ba5
 8006690:	08006ba5 	.word	0x08006ba5
 8006694:	08006ba5 	.word	0x08006ba5
 8006698:	08006ba5 	.word	0x08006ba5
 800669c:	08006bad 	.word	0x08006bad
 80066a0:	08006bad 	.word	0x08006bad
 80066a4:	08006bad 	.word	0x08006bad
 80066a8:	08006bad 	.word	0x08006bad
 80066ac:	08006bb5 	.word	0x08006bb5
 80066b0:	08006bb5 	.word	0x08006bb5
 80066b4:	08006bb5 	.word	0x08006bb5
 80066b8:	08006bb5 	.word	0x08006bb5
 80066bc:	08006bbd 	.word	0x08006bbd
 80066c0:	08006bbd 	.word	0x08006bbd
 80066c4:	08006bbd 	.word	0x08006bbd
 80066c8:	08006bbd 	.word	0x08006bbd
 80066cc:	08006bc5 	.word	0x08006bc5
 80066d0:	08006bc5 	.word	0x08006bc5
 80066d4:	08006bc5 	.word	0x08006bc5
 80066d8:	08006bc5 	.word	0x08006bc5
 80066dc:	08006bcd 	.word	0x08006bcd
 80066e0:	08006bcd 	.word	0x08006bcd
 80066e4:	08006bcd 	.word	0x08006bcd
 80066e8:	08006bcd 	.word	0x08006bcd
 80066ec:	08006bd5 	.word	0x08006bd5
 80066f0:	08006bd5 	.word	0x08006bd5
 80066f4:	08006bd5 	.word	0x08006bd5
 80066f8:	08006bd5 	.word	0x08006bd5
 80066fc:	08006bdd 	.word	0x08006bdd
 8006700:	08006bdd 	.word	0x08006bdd
 8006704:	08006bdd 	.word	0x08006bdd
 8006708:	08006bdd 	.word	0x08006bdd
 800670c:	08006be5 	.word	0x08006be5
 8006710:	08006be5 	.word	0x08006be5
 8006714:	08006be5 	.word	0x08006be5
 8006718:	08006be5 	.word	0x08006be5
 800671c:	08006bed 	.word	0x08006bed
 8006720:	08006bed 	.word	0x08006bed
 8006724:	08006bed 	.word	0x08006bed
 8006728:	08006bed 	.word	0x08006bed
 800672c:	08006bf5 	.word	0x08006bf5
 8006730:	08006bf5 	.word	0x08006bf5
 8006734:	08006bf5 	.word	0x08006bf5
 8006738:	08006bf5 	.word	0x08006bf5
 800673c:	08006bfd 	.word	0x08006bfd
 8006740:	08006bfd 	.word	0x08006bfd
 8006744:	08006bfd 	.word	0x08006bfd
 8006748:	08006bfd 	.word	0x08006bfd
 800674c:	08006c05 	.word	0x08006c05
 8006750:	08006c05 	.word	0x08006c05
 8006754:	08006c05 	.word	0x08006c05
 8006758:	08006c05 	.word	0x08006c05
 800675c:	08006c0d 	.word	0x08006c0d
 8006760:	08006c0d 	.word	0x08006c0d
 8006764:	08006c0d 	.word	0x08006c0d
 8006768:	08006c0d 	.word	0x08006c0d
 800676c:	08006c15 	.word	0x08006c15
 8006770:	08006c15 	.word	0x08006c15
 8006774:	08006c15 	.word	0x08006c15
 8006778:	08006c15 	.word	0x08006c15
 800677c:	08006c1d 	.word	0x08006c1d
 8006780:	08006c1d 	.word	0x08006c1d
 8006784:	08006c1d 	.word	0x08006c1d
 8006788:	08006c1d 	.word	0x08006c1d
 800678c:	08006c25 	.word	0x08006c25
 8006790:	08006c25 	.word	0x08006c25
 8006794:	08006c25 	.word	0x08006c25
 8006798:	08006c25 	.word	0x08006c25
 800679c:	08006c2d 	.word	0x08006c2d
 80067a0:	08006c2d 	.word	0x08006c2d
 80067a4:	08006c2d 	.word	0x08006c2d
 80067a8:	08006c2d 	.word	0x08006c2d
 80067ac:	08006c35 	.word	0x08006c35
 80067b0:	08006c35 	.word	0x08006c35
 80067b4:	08006c35 	.word	0x08006c35
 80067b8:	08006c35 	.word	0x08006c35
 80067bc:	08006c3d 	.word	0x08006c3d
 80067c0:	08006c3d 	.word	0x08006c3d
 80067c4:	08006c3d 	.word	0x08006c3d
 80067c8:	08006c3d 	.word	0x08006c3d
 80067cc:	08006c45 	.word	0x08006c45
 80067d0:	08006c45 	.word	0x08006c45
 80067d4:	08006c45 	.word	0x08006c45
 80067d8:	08006c45 	.word	0x08006c45
 80067dc:	08006c4d 	.word	0x08006c4d
 80067e0:	08006c4d 	.word	0x08006c4d
 80067e4:	08006c4d 	.word	0x08006c4d
 80067e8:	08006c4d 	.word	0x08006c4d
 80067ec:	08006c55 	.word	0x08006c55
 80067f0:	08006c55 	.word	0x08006c55
 80067f4:	08006c55 	.word	0x08006c55
 80067f8:	08006c55 	.word	0x08006c55
 80067fc:	08006c5d 	.word	0x08006c5d
 8006800:	08006c5d 	.word	0x08006c5d
 8006804:	08006c5d 	.word	0x08006c5d
 8006808:	08006c5d 	.word	0x08006c5d
 800680c:	08006c65 	.word	0x08006c65
 8006810:	08006c65 	.word	0x08006c65
 8006814:	08006c65 	.word	0x08006c65
 8006818:	08006c65 	.word	0x08006c65
 800681c:	08006c6d 	.word	0x08006c6d
 8006820:	08006c6d 	.word	0x08006c6d
 8006824:	08006c6d 	.word	0x08006c6d
 8006828:	08006c6d 	.word	0x08006c6d
 800682c:	08006c75 	.word	0x08006c75
 8006830:	08006c75 	.word	0x08006c75
 8006834:	08006c75 	.word	0x08006c75
 8006838:	08006c75 	.word	0x08006c75
 800683c:	08006c7d 	.word	0x08006c7d
 8006840:	08006c7d 	.word	0x08006c7d
 8006844:	08006c7d 	.word	0x08006c7d
 8006848:	08006c7d 	.word	0x08006c7d
 800684c:	08006c85 	.word	0x08006c85
 8006850:	08006c85 	.word	0x08006c85
 8006854:	08006c85 	.word	0x08006c85
 8006858:	08006c85 	.word	0x08006c85
 800685c:	08006c8d 	.word	0x08006c8d
 8006860:	08006c8d 	.word	0x08006c8d
 8006864:	08006c8d 	.word	0x08006c8d
 8006868:	08006c8d 	.word	0x08006c8d
 800686c:	08006c95 	.word	0x08006c95
 8006870:	08006c95 	.word	0x08006c95
 8006874:	08006c95 	.word	0x08006c95
 8006878:	08006c95 	.word	0x08006c95
 800687c:	08006c9d 	.word	0x08006c9d
 8006880:	08006c9d 	.word	0x08006c9d
 8006884:	08006c9d 	.word	0x08006c9d
 8006888:	08006c9d 	.word	0x08006c9d
 800688c:	08006ca5 	.word	0x08006ca5
 8006890:	08006ca5 	.word	0x08006ca5
 8006894:	08006ca5 	.word	0x08006ca5
 8006898:	08006ca5 	.word	0x08006ca5
 800689c:	08006cad 	.word	0x08006cad
 80068a0:	08006cad 	.word	0x08006cad
 80068a4:	08006cad 	.word	0x08006cad
 80068a8:	08006cad 	.word	0x08006cad
 80068ac:	08006cb5 	.word	0x08006cb5
 80068b0:	08006cb5 	.word	0x08006cb5
 80068b4:	08006cb5 	.word	0x08006cb5
 80068b8:	08006cb5 	.word	0x08006cb5
 80068bc:	08006cbd 	.word	0x08006cbd
 80068c0:	08006cbd 	.word	0x08006cbd
 80068c4:	08006cbd 	.word	0x08006cbd
 80068c8:	08006cbd 	.word	0x08006cbd
 80068cc:	08006cc5 	.word	0x08006cc5
 80068d0:	08006cc5 	.word	0x08006cc5
 80068d4:	08006cc5 	.word	0x08006cc5
 80068d8:	08006cc5 	.word	0x08006cc5
 80068dc:	08006ccd 	.word	0x08006ccd
 80068e0:	08006ccd 	.word	0x08006ccd
 80068e4:	08006ccd 	.word	0x08006ccd
 80068e8:	08006ccd 	.word	0x08006ccd
 80068ec:	08006cd5 	.word	0x08006cd5
 80068f0:	08006cd5 	.word	0x08006cd5
 80068f4:	08006cd5 	.word	0x08006cd5
 80068f8:	08006cd5 	.word	0x08006cd5
 80068fc:	08006cdd 	.word	0x08006cdd
 8006900:	08006cdd 	.word	0x08006cdd
 8006904:	08006cdd 	.word	0x08006cdd
 8006908:	08006cdd 	.word	0x08006cdd
 800690c:	08006ce5 	.word	0x08006ce5
 8006910:	08006ce5 	.word	0x08006ce5
 8006914:	08006ce5 	.word	0x08006ce5
 8006918:	08006ce5 	.word	0x08006ce5
 800691c:	08006ced 	.word	0x08006ced
 8006920:	08006ced 	.word	0x08006ced
 8006924:	08006ced 	.word	0x08006ced
 8006928:	08006ced 	.word	0x08006ced
 800692c:	08006cf5 	.word	0x08006cf5
 8006930:	08006cf5 	.word	0x08006cf5
 8006934:	08006cf5 	.word	0x08006cf5
 8006938:	08006cf5 	.word	0x08006cf5
 800693c:	08006cfd 	.word	0x08006cfd
 8006940:	08006cfd 	.word	0x08006cfd
 8006944:	08006cfd 	.word	0x08006cfd
 8006948:	08006cfd 	.word	0x08006cfd
 800694c:	08006d05 	.word	0x08006d05
 8006950:	08006d05 	.word	0x08006d05
 8006954:	08006d05 	.word	0x08006d05
 8006958:	08006d05 	.word	0x08006d05
 800695c:	08006d0d 	.word	0x08006d0d
 8006960:	08006d0d 	.word	0x08006d0d
 8006964:	08006d0d 	.word	0x08006d0d
 8006968:	08006d0d 	.word	0x08006d0d
 800696c:	08006d15 	.word	0x08006d15
 8006970:	08006d15 	.word	0x08006d15
 8006974:	08006d15 	.word	0x08006d15
 8006978:	08006d15 	.word	0x08006d15
 800697c:	08006d1d 	.word	0x08006d1d
 8006980:	08006d1d 	.word	0x08006d1d
 8006984:	08006d1d 	.word	0x08006d1d
 8006988:	08006d1d 	.word	0x08006d1d
 800698c:	08006d25 	.word	0x08006d25
 8006990:	08006d25 	.word	0x08006d25
 8006994:	08006d25 	.word	0x08006d25
 8006998:	08006d25 	.word	0x08006d25
 800699c:	08006d2d 	.word	0x08006d2d
 80069a0:	08006d2d 	.word	0x08006d2d
 80069a4:	08006d2d 	.word	0x08006d2d
 80069a8:	08006d2d 	.word	0x08006d2d
 80069ac:	08006d35 	.word	0x08006d35
 80069b0:	08006d35 	.word	0x08006d35
 80069b4:	08006d35 	.word	0x08006d35
 80069b8:	08006d35 	.word	0x08006d35
 80069bc:	08006d3d 	.word	0x08006d3d
 80069c0:	08006d3d 	.word	0x08006d3d
 80069c4:	08006d3d 	.word	0x08006d3d
 80069c8:	08006d3d 	.word	0x08006d3d
 80069cc:	08006d45 	.word	0x08006d45
 80069d0:	08006d45 	.word	0x08006d45
 80069d4:	08006d45 	.word	0x08006d45
 80069d8:	08006d45 	.word	0x08006d45
 80069dc:	08006d4d 	.word	0x08006d4d
 80069e0:	08006d4d 	.word	0x08006d4d
 80069e4:	08006d4d 	.word	0x08006d4d
 80069e8:	08006d4d 	.word	0x08006d4d
 80069ec:	08006d55 	.word	0x08006d55
 80069f0:	08006d55 	.word	0x08006d55
 80069f4:	08006d55 	.word	0x08006d55
 80069f8:	08006d55 	.word	0x08006d55
 80069fc:	08006d5d 	.word	0x08006d5d
 8006a00:	08006d5d 	.word	0x08006d5d
 8006a04:	08006d5d 	.word	0x08006d5d
 8006a08:	08006d5d 	.word	0x08006d5d
 8006a0c:	08006d65 	.word	0x08006d65
 8006a10:	08006d65 	.word	0x08006d65
 8006a14:	08006d65 	.word	0x08006d65
 8006a18:	08006d65 	.word	0x08006d65
 8006a1c:	08006d6d 	.word	0x08006d6d
 8006a20:	08006d6d 	.word	0x08006d6d
 8006a24:	08006d6d 	.word	0x08006d6d
 8006a28:	08006d6d 	.word	0x08006d6d
 8006a2c:	08006d75 	.word	0x08006d75
 8006a30:	08006d75 	.word	0x08006d75
 8006a34:	08006d75 	.word	0x08006d75
 8006a38:	08006d75 	.word	0x08006d75
 8006a3c:	08006d7d 	.word	0x08006d7d
 8006a40:	08006d7d 	.word	0x08006d7d
 8006a44:	08006d7d 	.word	0x08006d7d
 8006a48:	08006d7d 	.word	0x08006d7d
 8006a4c:	08006d85 	.word	0x08006d85
 8006a50:	08006d85 	.word	0x08006d85
 8006a54:	08006d85 	.word	0x08006d85
 8006a58:	08006d85 	.word	0x08006d85
 8006a5c:	08006d8d 	.word	0x08006d8d
 8006a60:	08006d8d 	.word	0x08006d8d
 8006a64:	08006d8d 	.word	0x08006d8d
 8006a68:	08006d8d 	.word	0x08006d8d
 8006a6c:	08006d95 	.word	0x08006d95
 8006a70:	08006d95 	.word	0x08006d95
 8006a74:	08006d95 	.word	0x08006d95
 8006a78:	08006d95 	.word	0x08006d95
 8006a7c:	08006d9d 	.word	0x08006d9d
 8006a80:	08006d9d 	.word	0x08006d9d
 8006a84:	08006d9d 	.word	0x08006d9d
 8006a88:	08006d9d 	.word	0x08006d9d
 8006a8c:	08006da5 	.word	0x08006da5
 8006a90:	08006da5 	.word	0x08006da5
 8006a94:	08006da5 	.word	0x08006da5
 8006a98:	08006da5 	.word	0x08006da5
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPresetToSync( VPP01 );
 8006a9c:	2000      	movs	r0, #0
 8006a9e:	f7fe ff0d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006aa2:	e184      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPresetToSync( VPP02	);
 8006aa4:	2001      	movs	r0, #1
 8006aa6:	f7fe ff09 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006aaa:	e180      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPresetToSync( VPP03	);
 8006aac:	2002      	movs	r0, #2
 8006aae:	f7fe ff05 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ab2:	e17c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPresetToSync( VPP04	);
 8006ab4:	2003      	movs	r0, #3
 8006ab6:	f7fe ff01 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006aba:	e178      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPresetToSync( VPP05	);
 8006abc:	2004      	movs	r0, #4
 8006abe:	f7fe fefd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ac2:	e174      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPresetToSync( VPP06	);
 8006ac4:	2005      	movs	r0, #5
 8006ac6:	f7fe fef9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006aca:	e170      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPresetToSync( VPP07	);
 8006acc:	2006      	movs	r0, #6
 8006ace:	f7fe fef5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ad2:	e16c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPresetToSync( VPP08	);
 8006ad4:	2007      	movs	r0, #7
 8006ad6:	f7fe fef1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ada:	e168      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPresetToSync( VPP09	);
 8006adc:	2008      	movs	r0, #8
 8006ade:	f7fe feed 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ae2:	e164      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPresetToSync( VPP10	);
 8006ae4:	2009      	movs	r0, #9
 8006ae6:	f7fe fee9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006aea:	e160      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPresetToSync( VPP11	);
 8006aec:	200a      	movs	r0, #10
 8006aee:	f7fe fee5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006af2:	e15c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPresetToSync( VPP12	);
 8006af4:	200b      	movs	r0, #11
 8006af6:	f7fe fee1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006afa:	e158      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPresetToSync( VPP13	);
 8006afc:	200c      	movs	r0, #12
 8006afe:	f7fe fedd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b02:	e154      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPresetToSync( VPP14	);
 8006b04:	200d      	movs	r0, #13
 8006b06:	f7fe fed9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b0a:	e150      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPresetToSync( VPP15	);
 8006b0c:	200e      	movs	r0, #14
 8006b0e:	f7fe fed5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b12:	e14c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPresetToSync( VPP16	);
 8006b14:	200f      	movs	r0, #15
 8006b16:	f7fe fed1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b1a:	e148      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPresetToSync( VPP17	);
 8006b1c:	2010      	movs	r0, #16
 8006b1e:	f7fe fecd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b22:	e144      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPresetToSync( VPP18	);
 8006b24:	2011      	movs	r0, #17
 8006b26:	f7fe fec9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b2a:	e140      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPresetToSync( VPP19	);
 8006b2c:	2012      	movs	r0, #18
 8006b2e:	f7fe fec5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b32:	e13c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPresetToSync( VPP20	);
 8006b34:	2013      	movs	r0, #19
 8006b36:	f7fe fec1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b3a:	e138      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPresetToSync( VPP21	);
 8006b3c:	2014      	movs	r0, #20
 8006b3e:	f7fe febd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b42:	e134      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPresetToSync( VPP22	);
 8006b44:	2015      	movs	r0, #21
 8006b46:	f7fe feb9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b4a:	e130      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPresetToSync( VPP23	);
 8006b4c:	2016      	movs	r0, #22
 8006b4e:	f7fe feb5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b52:	e12c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPresetToSync( VPP24	);
 8006b54:	2017      	movs	r0, #23
 8006b56:	f7fe feb1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b5a:	e128      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPresetToSync( VPP25	);
 8006b5c:	2018      	movs	r0, #24
 8006b5e:	f7fe fead 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b62:	e124      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPresetToSync( VPP26	);
 8006b64:	2019      	movs	r0, #25
 8006b66:	f7fe fea9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b6a:	e120      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPresetToSync( VPP27	);
 8006b6c:	201a      	movs	r0, #26
 8006b6e:	f7fe fea5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b72:	e11c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPresetToSync( VPP28	);
 8006b74:	201b      	movs	r0, #27
 8006b76:	f7fe fea1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b7a:	e118      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPresetToSync( VPP29	);
 8006b7c:	201c      	movs	r0, #28
 8006b7e:	f7fe fe9d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b82:	e114      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPresetToSync( VPP30	);
 8006b84:	201d      	movs	r0, #29
 8006b86:	f7fe fe99 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b8a:	e110      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPresetToSync( VPP31	);
 8006b8c:	201e      	movs	r0, #30
 8006b8e:	f7fe fe95 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b92:	e10c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPresetToSync( VPP32	);
 8006b94:	201f      	movs	r0, #31
 8006b96:	f7fe fe91 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006b9a:	e108      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPresetToSync( VPP33	);
 8006b9c:	2020      	movs	r0, #32
 8006b9e:	f7fe fe8d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ba2:	e104      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPresetToSync( VPP34	);
 8006ba4:	2021      	movs	r0, #33	; 0x21
 8006ba6:	f7fe fe89 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006baa:	e100      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPresetToSync( VPP35	);
 8006bac:	2022      	movs	r0, #34	; 0x22
 8006bae:	f7fe fe85 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bb2:	e0fc      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPresetToSync( VPP36	);
 8006bb4:	2023      	movs	r0, #35	; 0x23
 8006bb6:	f7fe fe81 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bba:	e0f8      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPresetToSync( VPP37	);
 8006bbc:	2024      	movs	r0, #36	; 0x24
 8006bbe:	f7fe fe7d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bc2:	e0f4      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPresetToSync( VPP38	);
 8006bc4:	2025      	movs	r0, #37	; 0x25
 8006bc6:	f7fe fe79 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bca:	e0f0      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPresetToSync( VPP39	);
 8006bcc:	2026      	movs	r0, #38	; 0x26
 8006bce:	f7fe fe75 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bd2:	e0ec      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPresetToSync( VPP40	);
 8006bd4:	2027      	movs	r0, #39	; 0x27
 8006bd6:	f7fe fe71 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bda:	e0e8      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPresetToSync( VPP41	);
 8006bdc:	2028      	movs	r0, #40	; 0x28
 8006bde:	f7fe fe6d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006be2:	e0e4      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPresetToSync( VPP42	);
 8006be4:	2029      	movs	r0, #41	; 0x29
 8006be6:	f7fe fe69 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bea:	e0e0      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPresetToSync( VPP43	);
 8006bec:	202a      	movs	r0, #42	; 0x2a
 8006bee:	f7fe fe65 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bf2:	e0dc      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPresetToSync( VPP44	);
 8006bf4:	202b      	movs	r0, #43	; 0x2b
 8006bf6:	f7fe fe61 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006bfa:	e0d8      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPresetToSync( VPP45	);
 8006bfc:	202c      	movs	r0, #44	; 0x2c
 8006bfe:	f7fe fe5d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c02:	e0d4      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPresetToSync( VPP46	);
 8006c04:	202d      	movs	r0, #45	; 0x2d
 8006c06:	f7fe fe59 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c0a:	e0d0      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPresetToSync( VPP47	);
 8006c0c:	202e      	movs	r0, #46	; 0x2e
 8006c0e:	f7fe fe55 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c12:	e0cc      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPresetToSync( VPP48	);
 8006c14:	202f      	movs	r0, #47	; 0x2f
 8006c16:	f7fe fe51 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c1a:	e0c8      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPresetToSync( VPP49	);
 8006c1c:	2030      	movs	r0, #48	; 0x30
 8006c1e:	f7fe fe4d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c22:	e0c4      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPresetToSync( VPP50	);
 8006c24:	2031      	movs	r0, #49	; 0x31
 8006c26:	f7fe fe49 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c2a:	e0c0      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPresetToSync( VPP51	);
 8006c2c:	2032      	movs	r0, #50	; 0x32
 8006c2e:	f7fe fe45 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c32:	e0bc      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPresetToSync( VPP52	);
 8006c34:	2033      	movs	r0, #51	; 0x33
 8006c36:	f7fe fe41 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c3a:	e0b8      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPresetToSync( VPP53	);
 8006c3c:	2034      	movs	r0, #52	; 0x34
 8006c3e:	f7fe fe3d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c42:	e0b4      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPresetToSync( VPP54	);
 8006c44:	2035      	movs	r0, #53	; 0x35
 8006c46:	f7fe fe39 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c4a:	e0b0      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPresetToSync( VPP55	);
 8006c4c:	2036      	movs	r0, #54	; 0x36
 8006c4e:	f7fe fe35 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c52:	e0ac      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPresetToSync( VPP56	);
 8006c54:	2037      	movs	r0, #55	; 0x37
 8006c56:	f7fe fe31 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c5a:	e0a8      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPresetToSync( VPP57	);
 8006c5c:	2038      	movs	r0, #56	; 0x38
 8006c5e:	f7fe fe2d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c62:	e0a4      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPresetToSync( VPP58	);
 8006c64:	2039      	movs	r0, #57	; 0x39
 8006c66:	f7fe fe29 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c6a:	e0a0      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPresetToSync( VPP59	);
 8006c6c:	203a      	movs	r0, #58	; 0x3a
 8006c6e:	f7fe fe25 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c72:	e09c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPresetToSync( VPP60	);
 8006c74:	203b      	movs	r0, #59	; 0x3b
 8006c76:	f7fe fe21 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c7a:	e098      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPresetToSync( VPP61	);
 8006c7c:	203c      	movs	r0, #60	; 0x3c
 8006c7e:	f7fe fe1d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c82:	e094      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPresetToSync( VPP62	);
 8006c84:	203d      	movs	r0, #61	; 0x3d
 8006c86:	f7fe fe19 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c8a:	e090      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPresetToSync( VPP63	);
 8006c8c:	203e      	movs	r0, #62	; 0x3e
 8006c8e:	f7fe fe15 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c92:	e08c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPresetToSync( VPP64	);
 8006c94:	203f      	movs	r0, #63	; 0x3f
 8006c96:	f7fe fe11 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006c9a:	e088      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPresetToSync( VPP65	);
 8006c9c:	2040      	movs	r0, #64	; 0x40
 8006c9e:	f7fe fe0d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ca2:	e084      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPresetToSync( VPP66	);
 8006ca4:	2041      	movs	r0, #65	; 0x41
 8006ca6:	f7fe fe09 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006caa:	e080      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPresetToSync( VPP67	);
 8006cac:	2042      	movs	r0, #66	; 0x42
 8006cae:	f7fe fe05 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cb2:	e07c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPresetToSync( VPP68	);
 8006cb4:	2043      	movs	r0, #67	; 0x43
 8006cb6:	f7fe fe01 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cba:	e078      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPresetToSync( VPP69	);
 8006cbc:	2044      	movs	r0, #68	; 0x44
 8006cbe:	f7fe fdfd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cc2:	e074      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPresetToSync( VPP70	);
 8006cc4:	2045      	movs	r0, #69	; 0x45
 8006cc6:	f7fe fdf9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cca:	e070      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPresetToSync( VPP71	);
 8006ccc:	2046      	movs	r0, #70	; 0x46
 8006cce:	f7fe fdf5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cd2:	e06c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPresetToSync( VPP72	);
 8006cd4:	2047      	movs	r0, #71	; 0x47
 8006cd6:	f7fe fdf1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cda:	e068      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPresetToSync( VPP73	);
 8006cdc:	2048      	movs	r0, #72	; 0x48
 8006cde:	f7fe fded 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006ce2:	e064      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPresetToSync( VPP74	);
 8006ce4:	2049      	movs	r0, #73	; 0x49
 8006ce6:	f7fe fde9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cea:	e060      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPresetToSync( VPP75	);
 8006cec:	204a      	movs	r0, #74	; 0x4a
 8006cee:	f7fe fde5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cf2:	e05c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPresetToSync( VPP76	);
 8006cf4:	204b      	movs	r0, #75	; 0x4b
 8006cf6:	f7fe fde1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006cfa:	e058      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPresetToSync( VPP77	);
 8006cfc:	204c      	movs	r0, #76	; 0x4c
 8006cfe:	f7fe fddd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d02:	e054      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPresetToSync( VPP78	);
 8006d04:	204d      	movs	r0, #77	; 0x4d
 8006d06:	f7fe fdd9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d0a:	e050      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPresetToSync( VPP79	);
 8006d0c:	204e      	movs	r0, #78	; 0x4e
 8006d0e:	f7fe fdd5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d12:	e04c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPresetToSync( VPP80	);
 8006d14:	204f      	movs	r0, #79	; 0x4f
 8006d16:	f7fe fdd1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d1a:	e048      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPresetToSync( VPP81	);
 8006d1c:	2050      	movs	r0, #80	; 0x50
 8006d1e:	f7fe fdcd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d22:	e044      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPresetToSync( VPP82	);
 8006d24:	2051      	movs	r0, #81	; 0x51
 8006d26:	f7fe fdc9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d2a:	e040      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPresetToSync( VPP83	);
 8006d2c:	2052      	movs	r0, #82	; 0x52
 8006d2e:	f7fe fdc5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d32:	e03c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPresetToSync( VPP84	);
 8006d34:	2053      	movs	r0, #83	; 0x53
 8006d36:	f7fe fdc1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d3a:	e038      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPresetToSync( VPP85	);
 8006d3c:	2054      	movs	r0, #84	; 0x54
 8006d3e:	f7fe fdbd 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d42:	e034      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPresetToSync( VPP86	);
 8006d44:	2055      	movs	r0, #85	; 0x55
 8006d46:	f7fe fdb9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d4a:	e030      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPresetToSync( VPP87	);
 8006d4c:	2056      	movs	r0, #86	; 0x56
 8006d4e:	f7fe fdb5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d52:	e02c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPresetToSync( VPP88	);
 8006d54:	2057      	movs	r0, #87	; 0x57
 8006d56:	f7fe fdb1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d5a:	e028      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPresetToSync( VPP89	);
 8006d5c:	2058      	movs	r0, #88	; 0x58
 8006d5e:	f7fe fdad 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d62:	e024      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPresetToSync( VPP90	);
 8006d64:	2059      	movs	r0, #89	; 0x59
 8006d66:	f7fe fda9 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d6a:	e020      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPresetToSync( VPP91	);
 8006d6c:	205a      	movs	r0, #90	; 0x5a
 8006d6e:	f7fe fda5 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d72:	e01c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPresetToSync( VPP92	);
 8006d74:	205b      	movs	r0, #91	; 0x5b
 8006d76:	f7fe fda1 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d7a:	e018      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPresetToSync( VPP93	);
 8006d7c:	205c      	movs	r0, #92	; 0x5c
 8006d7e:	f7fe fd9d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d82:	e014      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPresetToSync( VPP94	);
 8006d84:	205d      	movs	r0, #93	; 0x5d
 8006d86:	f7fe fd99 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d8a:	e010      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPresetToSync( VPP95	);
 8006d8c:	205e      	movs	r0, #94	; 0x5e
 8006d8e:	f7fe fd95 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d92:	e00c      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 379	:
		case 380	:
		case 381	:
		case 382	:
			VPP_ApplyPresetToSync( VPP96	);
 8006d94:	205f      	movs	r0, #95	; 0x5f
 8006d96:	f7fe fd91 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006d9a:	e008      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 383	:
		case 384	:
		case 385	:
		case 386	:
			VPP_ApplyPresetToSync( VPP97	);
 8006d9c:	2060      	movs	r0, #96	; 0x60
 8006d9e:	f7fe fd8d 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006da2:	e004      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>
		case 387	:
		case 388	:
		case 389	:
		case 390	:
			VPP_ApplyPresetToSync( VPP98	);
 8006da4:	2061      	movs	r0, #97	; 0x61
 8006da6:	f7fe fd89 	bl	80058bc <VPP_ApplyPresetToSync>
			break;
 8006daa:	e000      	b.n	8006dae <VPP_ModifySyncOutput+0x94a>

		default:
			break;
 8006dac:	bf00      	nop
	}
}
 8006dae:	bf00      	nop
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop

08006db8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b08c      	sub	sp, #48	; 0x30
 8006dbc:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8006dbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	605a      	str	r2, [r3, #4]
 8006dc8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006dca:	1d3b      	adds	r3, r7, #4
 8006dcc:	2220      	movs	r2, #32
 8006dce:	2100      	movs	r1, #0
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f007 fd63 	bl	800e89c <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006dd6:	4b32      	ldr	r3, [pc, #200]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006dd8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006ddc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8006dde:	4b30      	ldr	r3, [pc, #192]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006de0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006de4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006de6:	4b2e      	ldr	r3, [pc, #184]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006de8:	2200      	movs	r2, #0
 8006dea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006dec:	4b2c      	ldr	r3, [pc, #176]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8006df2:	4b2b      	ldr	r3, [pc, #172]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006df4:	2200      	movs	r2, #0
 8006df6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006df8:	4b29      	ldr	r3, [pc, #164]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006dfe:	4b28      	ldr	r3, [pc, #160]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e00:	2204      	movs	r2, #4
 8006e02:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006e04:	4b26      	ldr	r3, [pc, #152]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006e0a:	4b25      	ldr	r3, [pc, #148]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006e10:	4b23      	ldr	r3, [pc, #140]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e12:	2201      	movs	r2, #1
 8006e14:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006e16:	4b22      	ldr	r3, [pc, #136]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006e1e:	4b20      	ldr	r3, [pc, #128]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e20:	2200      	movs	r2, #0
 8006e22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006e24:	4b1e      	ldr	r3, [pc, #120]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e26:	2200      	movs	r2, #0
 8006e28:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006e2a:	4b1d      	ldr	r3, [pc, #116]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006e32:	4b1b      	ldr	r3, [pc, #108]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006e38:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8006e3a:	4b19      	ldr	r3, [pc, #100]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006e42:	4817      	ldr	r0, [pc, #92]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e44:	f001 fee2 	bl	8008c0c <HAL_ADC_Init>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d001      	beq.n	8006e52 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8006e4e:	f000 feaf 	bl	8007bb0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006e52:	2300      	movs	r3, #0
 8006e54:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006e56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	4810      	ldr	r0, [pc, #64]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e5e:	f002 fc6b 	bl	8009738 <HAL_ADCEx_MultiModeConfigChannel>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d001      	beq.n	8006e6c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8006e68:	f000 fea2 	bl	8007bb0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006e6c:	4b0d      	ldr	r3, [pc, #52]	; (8006ea4 <MX_ADC1_Init+0xec>)
 8006e6e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006e70:	2306      	movs	r3, #6
 8006e72:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006e74:	2300      	movs	r3, #0
 8006e76:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006e78:	237f      	movs	r3, #127	; 0x7f
 8006e7a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006e7c:	2304      	movs	r3, #4
 8006e7e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8006e80:	2300      	movs	r3, #0
 8006e82:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006e84:	1d3b      	adds	r3, r7, #4
 8006e86:	4619      	mov	r1, r3
 8006e88:	4805      	ldr	r0, [pc, #20]	; (8006ea0 <MX_ADC1_Init+0xe8>)
 8006e8a:	f002 f87f 	bl	8008f8c <HAL_ADC_ConfigChannel>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d001      	beq.n	8006e98 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8006e94:	f000 fe8c 	bl	8007bb0 <Error_Handler>
  }

}
 8006e98:	bf00      	nop
 8006e9a:	3730      	adds	r7, #48	; 0x30
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	20002514 	.word	0x20002514
 8006ea4:	0c900008 	.word	0x0c900008

08006ea8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b08a      	sub	sp, #40	; 0x28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006eb0:	f107 0314 	add.w	r3, r7, #20
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	601a      	str	r2, [r3, #0]
 8006eb8:	605a      	str	r2, [r3, #4]
 8006eba:	609a      	str	r2, [r3, #8]
 8006ebc:	60da      	str	r2, [r3, #12]
 8006ebe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006ec8:	d14f      	bne.n	8006f6a <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8006eca:	4b2a      	ldr	r3, [pc, #168]	; (8006f74 <HAL_ADC_MspInit+0xcc>)
 8006ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ece:	4a29      	ldr	r2, [pc, #164]	; (8006f74 <HAL_ADC_MspInit+0xcc>)
 8006ed0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006ed4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ed6:	4b27      	ldr	r3, [pc, #156]	; (8006f74 <HAL_ADC_MspInit+0xcc>)
 8006ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ede:	613b      	str	r3, [r7, #16]
 8006ee0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ee2:	4b24      	ldr	r3, [pc, #144]	; (8006f74 <HAL_ADC_MspInit+0xcc>)
 8006ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ee6:	4a23      	ldr	r2, [pc, #140]	; (8006f74 <HAL_ADC_MspInit+0xcc>)
 8006ee8:	f043 0301 	orr.w	r3, r3, #1
 8006eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006eee:	4b21      	ldr	r3, [pc, #132]	; (8006f74 <HAL_ADC_MspInit+0xcc>)
 8006ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	60fb      	str	r3, [r7, #12]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006efa:	2304      	movs	r3, #4
 8006efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006efe:	2303      	movs	r3, #3
 8006f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f02:	2300      	movs	r3, #0
 8006f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f06:	f107 0314 	add.w	r3, r7, #20
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f10:	f003 fff4 	bl	800aefc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006f14:	4b18      	ldr	r3, [pc, #96]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f16:	4a19      	ldr	r2, [pc, #100]	; (8006f7c <HAL_ADC_MspInit+0xd4>)
 8006f18:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006f1a:	4b17      	ldr	r3, [pc, #92]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f1c:	2205      	movs	r2, #5
 8006f1e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006f20:	4b15      	ldr	r3, [pc, #84]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f22:	2200      	movs	r2, #0
 8006f24:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006f26:	4b14      	ldr	r3, [pc, #80]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f28:	2200      	movs	r2, #0
 8006f2a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006f2c:	4b12      	ldr	r3, [pc, #72]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f2e:	2280      	movs	r2, #128	; 0x80
 8006f30:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006f32:	4b11      	ldr	r3, [pc, #68]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f38:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006f3a:	4b0f      	ldr	r3, [pc, #60]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f40:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006f42:	4b0d      	ldr	r3, [pc, #52]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f44:	2220      	movs	r2, #32
 8006f46:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006f48:	4b0b      	ldr	r3, [pc, #44]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006f4e:	480a      	ldr	r0, [pc, #40]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f50:	f003 fd08 	bl	800a964 <HAL_DMA_Init>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d001      	beq.n	8006f5e <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8006f5a:	f000 fe29 	bl	8007bb0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a05      	ldr	r2, [pc, #20]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f62:	655a      	str	r2, [r3, #84]	; 0x54
 8006f64:	4a04      	ldr	r2, [pc, #16]	; (8006f78 <HAL_ADC_MspInit+0xd0>)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8006f6a:	bf00      	nop
 8006f6c:	3728      	adds	r7, #40	; 0x28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	40021000 	.word	0x40021000
 8006f78:	20002580 	.word	0x20002580
 8006f7c:	40020008 	.word	0x40020008

08006f80 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8006f84:	4b0f      	ldr	r3, [pc, #60]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006f86:	4a10      	ldr	r2, [pc, #64]	; (8006fc8 <MX_COMP1_Init+0x48>)
 8006f88:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8006f8a:	4b0e      	ldr	r3, [pc, #56]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8006f90:	4b0c      	ldr	r3, [pc, #48]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006f92:	4a0e      	ldr	r2, [pc, #56]	; (8006fcc <MX_COMP1_Init+0x4c>)
 8006f94:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8006f96:	4b0b      	ldr	r3, [pc, #44]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006f98:	2200      	movs	r2, #0
 8006f9a:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8006f9c:	4b09      	ldr	r3, [pc, #36]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8006fa2:	4b08      	ldr	r3, [pc, #32]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8006fa8:	4b06      	ldr	r3, [pc, #24]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006faa:	2200      	movs	r2, #0
 8006fac:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8006fae:	4805      	ldr	r0, [pc, #20]	; (8006fc4 <MX_COMP1_Init+0x44>)
 8006fb0:	f002 fe16 	bl	8009be0 <HAL_COMP_Init>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8006fba:	f000 fdf9 	bl	8007bb0 <Error_Handler>
  }

}
 8006fbe:	bf00      	nop
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	200025e0 	.word	0x200025e0
 8006fc8:	40010200 	.word	0x40010200
 8006fcc:	00800030 	.word	0x00800030

08006fd0 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b088      	sub	sp, #32
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fd8:	f107 030c 	add.w	r3, r7, #12
 8006fdc:	2200      	movs	r2, #0
 8006fde:	601a      	str	r2, [r3, #0]
 8006fe0:	605a      	str	r2, [r3, #4]
 8006fe2:	609a      	str	r2, [r3, #8]
 8006fe4:	60da      	str	r2, [r3, #12]
 8006fe6:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a0f      	ldr	r2, [pc, #60]	; (800702c <HAL_COMP_MspInit+0x5c>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d118      	bne.n	8007024 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ff2:	4b0f      	ldr	r3, [pc, #60]	; (8007030 <HAL_COMP_MspInit+0x60>)
 8006ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ff6:	4a0e      	ldr	r2, [pc, #56]	; (8007030 <HAL_COMP_MspInit+0x60>)
 8006ff8:	f043 0301 	orr.w	r3, r3, #1
 8006ffc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ffe:	4b0c      	ldr	r3, [pc, #48]	; (8007030 <HAL_COMP_MspInit+0x60>)
 8007000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	60bb      	str	r3, [r7, #8]
 8007008:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800700a:	2302      	movs	r3, #2
 800700c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800700e:	2303      	movs	r3, #3
 8007010:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007012:	2300      	movs	r3, #0
 8007014:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007016:	f107 030c 	add.w	r3, r7, #12
 800701a:	4619      	mov	r1, r3
 800701c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007020:	f003 ff6c 	bl	800aefc <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8007024:	bf00      	nop
 8007026:	3720      	adds	r7, #32
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	40010200 	.word	0x40010200
 8007030:	40021000 	.word	0x40021000

08007034 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b08c      	sub	sp, #48	; 0x30
 8007038:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800703a:	463b      	mov	r3, r7
 800703c:	2230      	movs	r2, #48	; 0x30
 800703e:	2100      	movs	r1, #0
 8007040:	4618      	mov	r0, r3
 8007042:	f007 fc2b 	bl	800e89c <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8007046:	4b1e      	ldr	r3, [pc, #120]	; (80070c0 <MX_DAC1_Init+0x8c>)
 8007048:	4a1e      	ldr	r2, [pc, #120]	; (80070c4 <MX_DAC1_Init+0x90>)
 800704a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800704c:	481c      	ldr	r0, [pc, #112]	; (80070c0 <MX_DAC1_Init+0x8c>)
 800704e:	f003 f86a 	bl	800a126 <HAL_DAC_Init>
 8007052:	4603      	mov	r3, r0
 8007054:	2b00      	cmp	r3, #0
 8007056:	d001      	beq.n	800705c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8007058:	f000 fdaa 	bl	8007bb0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800705c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007060:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8007062:	2300      	movs	r3, #0
 8007064:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8007066:	2300      	movs	r3, #0
 8007068:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800706a:	2300      	movs	r3, #0
 800706c:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800706e:	2306      	movs	r3, #6
 8007070:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8007072:	2300      	movs	r3, #0
 8007074:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8007076:	2300      	movs	r3, #0
 8007078:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800707a:	2301      	movs	r3, #1
 800707c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800707e:	2300      	movs	r3, #0
 8007080:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8007082:	463b      	mov	r3, r7
 8007084:	2200      	movs	r2, #0
 8007086:	4619      	mov	r1, r3
 8007088:	480d      	ldr	r0, [pc, #52]	; (80070c0 <MX_DAC1_Init+0x8c>)
 800708a:	f003 fa35 	bl	800a4f8 <HAL_DAC_ConfigChannel>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d001      	beq.n	8007098 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8007094:	f000 fd8c 	bl	8007bb0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8007098:	2300      	movs	r3, #0
 800709a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800709c:	2301      	movs	r3, #1
 800709e:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80070a0:	463b      	mov	r3, r7
 80070a2:	2210      	movs	r2, #16
 80070a4:	4619      	mov	r1, r3
 80070a6:	4806      	ldr	r0, [pc, #24]	; (80070c0 <MX_DAC1_Init+0x8c>)
 80070a8:	f003 fa26 	bl	800a4f8 <HAL_DAC_ConfigChannel>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d001      	beq.n	80070b6 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 80070b2:	f000 fd7d 	bl	8007bb0 <Error_Handler>
  }

}
 80070b6:	bf00      	nop
 80070b8:	3730      	adds	r7, #48	; 0x30
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	20002618 	.word	0x20002618
 80070c4:	50000800 	.word	0x50000800

080070c8 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b08c      	sub	sp, #48	; 0x30
 80070cc:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80070ce:	463b      	mov	r3, r7
 80070d0:	2230      	movs	r2, #48	; 0x30
 80070d2:	2100      	movs	r1, #0
 80070d4:	4618      	mov	r0, r3
 80070d6:	f007 fbe1 	bl	800e89c <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80070da:	4b16      	ldr	r3, [pc, #88]	; (8007134 <MX_DAC2_Init+0x6c>)
 80070dc:	4a16      	ldr	r2, [pc, #88]	; (8007138 <MX_DAC2_Init+0x70>)
 80070de:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80070e0:	4814      	ldr	r0, [pc, #80]	; (8007134 <MX_DAC2_Init+0x6c>)
 80070e2:	f003 f820 	bl	800a126 <HAL_DAC_Init>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d001      	beq.n	80070f0 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80070ec:	f000 fd60 	bl	8007bb0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80070f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80070f4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80070f6:	2300      	movs	r3, #0
 80070f8:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80070fa:	2300      	movs	r3, #0
 80070fc:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80070fe:	2300      	movs	r3, #0
 8007100:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8007102:	2306      	movs	r3, #6
 8007104:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8007106:	2300      	movs	r3, #0
 8007108:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800710a:	2300      	movs	r3, #0
 800710c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800710e:	2301      	movs	r3, #1
 8007110:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8007112:	2300      	movs	r3, #0
 8007114:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8007116:	463b      	mov	r3, r7
 8007118:	2200      	movs	r2, #0
 800711a:	4619      	mov	r1, r3
 800711c:	4805      	ldr	r0, [pc, #20]	; (8007134 <MX_DAC2_Init+0x6c>)
 800711e:	f003 f9eb 	bl	800a4f8 <HAL_DAC_ConfigChannel>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d001      	beq.n	800712c <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8007128:	f000 fd42 	bl	8007bb0 <Error_Handler>
  }

}
 800712c:	bf00      	nop
 800712e:	3730      	adds	r7, #48	; 0x30
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	20002604 	.word	0x20002604
 8007138:	50000c00 	.word	0x50000c00

0800713c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b08c      	sub	sp, #48	; 0x30
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007144:	f107 031c 	add.w	r3, r7, #28
 8007148:	2200      	movs	r2, #0
 800714a:	601a      	str	r2, [r3, #0]
 800714c:	605a      	str	r2, [r3, #4]
 800714e:	609a      	str	r2, [r3, #8]
 8007150:	60da      	str	r2, [r3, #12]
 8007152:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a56      	ldr	r2, [pc, #344]	; (80072b4 <HAL_DAC_MspInit+0x178>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d150      	bne.n	8007200 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800715e:	4b56      	ldr	r3, [pc, #344]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007162:	4a55      	ldr	r2, [pc, #340]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007168:	64d3      	str	r3, [r2, #76]	; 0x4c
 800716a:	4b53      	ldr	r3, [pc, #332]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 800716c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800716e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007172:	61bb      	str	r3, [r7, #24]
 8007174:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007176:	4b50      	ldr	r3, [pc, #320]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800717a:	4a4f      	ldr	r2, [pc, #316]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 800717c:	f043 0301 	orr.w	r3, r3, #1
 8007180:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007182:	4b4d      	ldr	r3, [pc, #308]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	617b      	str	r3, [r7, #20]
 800718c:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800718e:	2330      	movs	r3, #48	; 0x30
 8007190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007192:	2303      	movs	r3, #3
 8007194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007196:	2300      	movs	r3, #0
 8007198:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800719a:	f107 031c 	add.w	r3, r7, #28
 800719e:	4619      	mov	r1, r3
 80071a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80071a4:	f003 feaa 	bl	800aefc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 80071a8:	4b44      	ldr	r3, [pc, #272]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071aa:	4a45      	ldr	r2, [pc, #276]	; (80072c0 <HAL_DAC_MspInit+0x184>)
 80071ac:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80071ae:	4b43      	ldr	r3, [pc, #268]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071b0:	2206      	movs	r2, #6
 80071b2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80071b4:	4b41      	ldr	r3, [pc, #260]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071b6:	2210      	movs	r2, #16
 80071b8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80071ba:	4b40      	ldr	r3, [pc, #256]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071bc:	2200      	movs	r2, #0
 80071be:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80071c0:	4b3e      	ldr	r3, [pc, #248]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071c2:	2280      	movs	r2, #128	; 0x80
 80071c4:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80071c6:	4b3d      	ldr	r3, [pc, #244]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071cc:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80071ce:	4b3b      	ldr	r3, [pc, #236]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80071d4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80071d6:	4b39      	ldr	r3, [pc, #228]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071d8:	2220      	movs	r2, #32
 80071da:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80071dc:	4b37      	ldr	r3, [pc, #220]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071de:	2200      	movs	r2, #0
 80071e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80071e2:	4836      	ldr	r0, [pc, #216]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071e4:	f003 fbbe 	bl	800a964 <HAL_DMA_Init>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d001      	beq.n	80071f2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80071ee:	f000 fcdf 	bl	8007bb0 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a31      	ldr	r2, [pc, #196]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071f6:	609a      	str	r2, [r3, #8]
 80071f8:	4a30      	ldr	r2, [pc, #192]	; (80072bc <HAL_DAC_MspInit+0x180>)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80071fe:	e054      	b.n	80072aa <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a2f      	ldr	r2, [pc, #188]	; (80072c4 <HAL_DAC_MspInit+0x188>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d14f      	bne.n	80072aa <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800720a:	4b2b      	ldr	r3, [pc, #172]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 800720c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800720e:	4a2a      	ldr	r2, [pc, #168]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007216:	4b28      	ldr	r3, [pc, #160]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800721a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800721e:	613b      	str	r3, [r7, #16]
 8007220:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007222:	4b25      	ldr	r3, [pc, #148]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007226:	4a24      	ldr	r2, [pc, #144]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007228:	f043 0301 	orr.w	r3, r3, #1
 800722c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800722e:	4b22      	ldr	r3, [pc, #136]	; (80072b8 <HAL_DAC_MspInit+0x17c>)
 8007230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	60fb      	str	r3, [r7, #12]
 8007238:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800723a:	2340      	movs	r3, #64	; 0x40
 800723c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800723e:	2303      	movs	r3, #3
 8007240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007242:	2300      	movs	r3, #0
 8007244:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007246:	f107 031c 	add.w	r3, r7, #28
 800724a:	4619      	mov	r1, r3
 800724c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007250:	f003 fe54 	bl	800aefc <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8007254:	4b1c      	ldr	r3, [pc, #112]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 8007256:	4a1d      	ldr	r2, [pc, #116]	; (80072cc <HAL_DAC_MspInit+0x190>)
 8007258:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 800725a:	4b1b      	ldr	r3, [pc, #108]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 800725c:	2229      	movs	r2, #41	; 0x29
 800725e:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007260:	4b19      	ldr	r3, [pc, #100]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 8007262:	2210      	movs	r2, #16
 8007264:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007266:	4b18      	ldr	r3, [pc, #96]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 8007268:	2200      	movs	r2, #0
 800726a:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800726c:	4b16      	ldr	r3, [pc, #88]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 800726e:	2280      	movs	r2, #128	; 0x80
 8007270:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007272:	4b15      	ldr	r3, [pc, #84]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 8007274:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007278:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800727a:	4b13      	ldr	r3, [pc, #76]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 800727c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007280:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8007282:	4b11      	ldr	r3, [pc, #68]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 8007284:	2220      	movs	r2, #32
 8007286:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007288:	4b0f      	ldr	r3, [pc, #60]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 800728a:	2200      	movs	r2, #0
 800728c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 800728e:	480e      	ldr	r0, [pc, #56]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 8007290:	f003 fb68 	bl	800a964 <HAL_DMA_Init>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <HAL_DAC_MspInit+0x162>
      Error_Handler();
 800729a:	f000 fc89 	bl	8007bb0 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a09      	ldr	r2, [pc, #36]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 80072a2:	609a      	str	r2, [r3, #8]
 80072a4:	4a08      	ldr	r2, [pc, #32]	; (80072c8 <HAL_DAC_MspInit+0x18c>)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6293      	str	r3, [r2, #40]	; 0x28
}
 80072aa:	bf00      	nop
 80072ac:	3730      	adds	r7, #48	; 0x30
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	50000800 	.word	0x50000800
 80072b8:	40021000 	.word	0x40021000
 80072bc:	2000262c 	.word	0x2000262c
 80072c0:	4002001c 	.word	0x4002001c
 80072c4:	50000c00 	.word	0x50000c00
 80072c8:	2000268c 	.word	0x2000268c
 80072cc:	40020030 	.word	0x40020030

080072d0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80072d6:	4b1a      	ldr	r3, [pc, #104]	; (8007340 <MX_DMA_Init+0x70>)
 80072d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072da:	4a19      	ldr	r2, [pc, #100]	; (8007340 <MX_DMA_Init+0x70>)
 80072dc:	f043 0304 	orr.w	r3, r3, #4
 80072e0:	6493      	str	r3, [r2, #72]	; 0x48
 80072e2:	4b17      	ldr	r3, [pc, #92]	; (8007340 <MX_DMA_Init+0x70>)
 80072e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072e6:	f003 0304 	and.w	r3, r3, #4
 80072ea:	607b      	str	r3, [r7, #4]
 80072ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80072ee:	4b14      	ldr	r3, [pc, #80]	; (8007340 <MX_DMA_Init+0x70>)
 80072f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072f2:	4a13      	ldr	r2, [pc, #76]	; (8007340 <MX_DMA_Init+0x70>)
 80072f4:	f043 0301 	orr.w	r3, r3, #1
 80072f8:	6493      	str	r3, [r2, #72]	; 0x48
 80072fa:	4b11      	ldr	r3, [pc, #68]	; (8007340 <MX_DMA_Init+0x70>)
 80072fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	603b      	str	r3, [r7, #0]
 8007304:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8007306:	2200      	movs	r2, #0
 8007308:	2101      	movs	r1, #1
 800730a:	200b      	movs	r0, #11
 800730c:	f002 fed7 	bl	800a0be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007310:	200b      	movs	r0, #11
 8007312:	f002 feee 	bl	800a0f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8007316:	2200      	movs	r2, #0
 8007318:	2100      	movs	r1, #0
 800731a:	200c      	movs	r0, #12
 800731c:	f002 fecf 	bl	800a0be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8007320:	200c      	movs	r0, #12
 8007322:	f002 fee6 	bl	800a0f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8007326:	2200      	movs	r2, #0
 8007328:	2100      	movs	r1, #0
 800732a:	200d      	movs	r0, #13
 800732c:	f002 fec7 	bl	800a0be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007330:	200d      	movs	r0, #13
 8007332:	f002 fede 	bl	800a0f2 <HAL_NVIC_EnableIRQ>

}
 8007336:	bf00      	nop
 8007338:	3708      	adds	r7, #8
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	40021000 	.word	0x40021000

08007344 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007348:	4b04      	ldr	r3, [pc, #16]	; (800735c <__NVIC_GetPriorityGrouping+0x18>)
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	0a1b      	lsrs	r3, r3, #8
 800734e:	f003 0307 	and.w	r3, r3, #7
}
 8007352:	4618      	mov	r0, r3
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	e000ed00 	.word	0xe000ed00

08007360 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007360:	b480      	push	{r7}
 8007362:	b083      	sub	sp, #12
 8007364:	af00      	add	r7, sp, #0
 8007366:	4603      	mov	r3, r0
 8007368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800736a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800736e:	2b00      	cmp	r3, #0
 8007370:	db0b      	blt.n	800738a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007372:	79fb      	ldrb	r3, [r7, #7]
 8007374:	f003 021f 	and.w	r2, r3, #31
 8007378:	4907      	ldr	r1, [pc, #28]	; (8007398 <__NVIC_EnableIRQ+0x38>)
 800737a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800737e:	095b      	lsrs	r3, r3, #5
 8007380:	2001      	movs	r0, #1
 8007382:	fa00 f202 	lsl.w	r2, r0, r2
 8007386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800738a:	bf00      	nop
 800738c:	370c      	adds	r7, #12
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	e000e100 	.word	0xe000e100

0800739c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	4603      	mov	r3, r0
 80073a4:	6039      	str	r1, [r7, #0]
 80073a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	db0a      	blt.n	80073c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	b2da      	uxtb	r2, r3
 80073b4:	490c      	ldr	r1, [pc, #48]	; (80073e8 <__NVIC_SetPriority+0x4c>)
 80073b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073ba:	0112      	lsls	r2, r2, #4
 80073bc:	b2d2      	uxtb	r2, r2
 80073be:	440b      	add	r3, r1
 80073c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80073c4:	e00a      	b.n	80073dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	b2da      	uxtb	r2, r3
 80073ca:	4908      	ldr	r1, [pc, #32]	; (80073ec <__NVIC_SetPriority+0x50>)
 80073cc:	79fb      	ldrb	r3, [r7, #7]
 80073ce:	f003 030f 	and.w	r3, r3, #15
 80073d2:	3b04      	subs	r3, #4
 80073d4:	0112      	lsls	r2, r2, #4
 80073d6:	b2d2      	uxtb	r2, r2
 80073d8:	440b      	add	r3, r1
 80073da:	761a      	strb	r2, [r3, #24]
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr
 80073e8:	e000e100 	.word	0xe000e100
 80073ec:	e000ed00 	.word	0xe000ed00

080073f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b089      	sub	sp, #36	; 0x24
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f003 0307 	and.w	r3, r3, #7
 8007402:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	f1c3 0307 	rsb	r3, r3, #7
 800740a:	2b04      	cmp	r3, #4
 800740c:	bf28      	it	cs
 800740e:	2304      	movcs	r3, #4
 8007410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	3304      	adds	r3, #4
 8007416:	2b06      	cmp	r3, #6
 8007418:	d902      	bls.n	8007420 <NVIC_EncodePriority+0x30>
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	3b03      	subs	r3, #3
 800741e:	e000      	b.n	8007422 <NVIC_EncodePriority+0x32>
 8007420:	2300      	movs	r3, #0
 8007422:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007424:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	fa02 f303 	lsl.w	r3, r2, r3
 800742e:	43da      	mvns	r2, r3
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	401a      	ands	r2, r3
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007438:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	fa01 f303 	lsl.w	r3, r1, r3
 8007442:	43d9      	mvns	r1, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007448:	4313      	orrs	r3, r2
         );
}
 800744a:	4618      	mov	r0, r3
 800744c:	3724      	adds	r7, #36	; 0x24
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr
	...

08007458 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8007462:	4a14      	ldr	r2, [pc, #80]	; (80074b4 <LL_SYSCFG_SetEXTISource+0x5c>)
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	f003 0303 	and.w	r3, r3, #3
 800746a:	3302      	adds	r3, #2
 800746c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	0c1b      	lsrs	r3, r3, #16
 8007474:	43db      	mvns	r3, r3
 8007476:	ea02 0103 	and.w	r1, r2, r3
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	0c1b      	lsrs	r3, r3, #16
 800747e:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	fa93 f3a3 	rbit	r3, r3
 8007486:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	fab3 f383 	clz	r3, r3
 800748e:	b2db      	uxtb	r3, r3
 8007490:	f003 031f 	and.w	r3, r3, #31
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	409a      	lsls	r2, r3
 8007498:	4806      	ldr	r0, [pc, #24]	; (80074b4 <LL_SYSCFG_SetEXTISource+0x5c>)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	f003 0303 	and.w	r3, r3, #3
 80074a0:	430a      	orrs	r2, r1
 80074a2:	3302      	adds	r3, #2
 80074a4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80074a8:	bf00      	nop
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr
 80074b4:	40010000 	.word	0x40010000

080074b8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b089      	sub	sp, #36	; 0x24
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	fa93 f3a3 	rbit	r3, r3
 80074d2:	613b      	str	r3, [r7, #16]
  return result;
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	fab3 f383 	clz	r3, r3
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	005b      	lsls	r3, r3, #1
 80074de:	2103      	movs	r1, #3
 80074e0:	fa01 f303 	lsl.w	r3, r1, r3
 80074e4:	43db      	mvns	r3, r3
 80074e6:	401a      	ands	r2, r3
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	fa93 f3a3 	rbit	r3, r3
 80074f2:	61bb      	str	r3, [r7, #24]
  return result;
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	fab3 f383 	clz	r3, r3
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	005b      	lsls	r3, r3, #1
 80074fe:	6879      	ldr	r1, [r7, #4]
 8007500:	fa01 f303 	lsl.w	r3, r1, r3
 8007504:	431a      	orrs	r2, r3
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	601a      	str	r2, [r3, #0]
}
 800750a:	bf00      	nop
 800750c:	3724      	adds	r7, #36	; 0x24
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8007516:	b480      	push	{r7}
 8007518:	b089      	sub	sp, #36	; 0x24
 800751a:	af00      	add	r7, sp, #0
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	fa93 f3a3 	rbit	r3, r3
 8007530:	613b      	str	r3, [r7, #16]
  return result;
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	fab3 f383 	clz	r3, r3
 8007538:	b2db      	uxtb	r3, r3
 800753a:	005b      	lsls	r3, r3, #1
 800753c:	2103      	movs	r1, #3
 800753e:	fa01 f303 	lsl.w	r3, r1, r3
 8007542:	43db      	mvns	r3, r3
 8007544:	401a      	ands	r2, r3
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	fa93 f3a3 	rbit	r3, r3
 8007550:	61bb      	str	r3, [r7, #24]
  return result;
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	fab3 f383 	clz	r3, r3
 8007558:	b2db      	uxtb	r3, r3
 800755a:	005b      	lsls	r3, r3, #1
 800755c:	6879      	ldr	r1, [r7, #4]
 800755e:	fa01 f303 	lsl.w	r3, r1, r3
 8007562:	431a      	orrs	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	60da      	str	r2, [r3, #12]
}
 8007568:	bf00      	nop
 800756a:	3724      	adds	r7, #36	; 0x24
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	683a      	ldr	r2, [r7, #0]
 8007582:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8007590:	b480      	push	{r7}
 8007592:	b085      	sub	sp, #20
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007598:	4b08      	ldr	r3, [pc, #32]	; (80075bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800759a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800759c:	4907      	ldr	r1, [pc, #28]	; (80075bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4313      	orrs	r3, r2
 80075a2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80075a4:	4b05      	ldr	r3, [pc, #20]	; (80075bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80075a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	4013      	ands	r3, r2
 80075ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80075ae:	68fb      	ldr	r3, [r7, #12]
}
 80075b0:	bf00      	nop
 80075b2:	3714      	adds	r7, #20
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr
 80075bc:	40021000 	.word	0x40021000

080075c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b08a      	sub	sp, #40	; 0x28
 80075c4:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80075c6:	f107 031c 	add.w	r3, r7, #28
 80075ca:	2200      	movs	r2, #0
 80075cc:	601a      	str	r2, [r3, #0]
 80075ce:	605a      	str	r2, [r3, #4]
 80075d0:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075d2:	1d3b      	adds	r3, r7, #4
 80075d4:	2200      	movs	r2, #0
 80075d6:	601a      	str	r2, [r3, #0]
 80075d8:	605a      	str	r2, [r3, #4]
 80075da:	609a      	str	r2, [r3, #8]
 80075dc:	60da      	str	r2, [r3, #12]
 80075de:	611a      	str	r2, [r3, #16]
 80075e0:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80075e2:	2004      	movs	r0, #4
 80075e4:	f7ff ffd4 	bl	8007590 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 80075e8:	2020      	movs	r0, #32
 80075ea:	f7ff ffd1 	bl	8007590 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80075ee:	2001      	movs	r0, #1
 80075f0:	f7ff ffce 	bl	8007590 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80075f4:	2002      	movs	r0, #2
 80075f6:	f7ff ffcb 	bl	8007590 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 80075fa:	2108      	movs	r1, #8
 80075fc:	48d3      	ldr	r0, [pc, #844]	; (800794c <MX_GPIO_Init+0x38c>)
 80075fe:	f7ff ffb9 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8007602:	2108      	movs	r1, #8
 8007604:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007608:	f7ff ffb4 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 800760c:	2110      	movs	r1, #16
 800760e:	48cf      	ldr	r0, [pc, #828]	; (800794c <MX_GPIO_Init+0x38c>)
 8007610:	f7ff ffb0 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8007614:	2120      	movs	r1, #32
 8007616:	48cd      	ldr	r0, [pc, #820]	; (800794c <MX_GPIO_Init+0x38c>)
 8007618:	f7ff ffac 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 800761c:	2101      	movs	r1, #1
 800761e:	48cc      	ldr	r0, [pc, #816]	; (8007950 <MX_GPIO_Init+0x390>)
 8007620:	f7ff ffa8 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8007624:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007628:	48c8      	ldr	r0, [pc, #800]	; (800794c <MX_GPIO_Init+0x38c>)
 800762a:	f7ff ffa3 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 800762e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007632:	48c6      	ldr	r0, [pc, #792]	; (800794c <MX_GPIO_Init+0x38c>)
 8007634:	f7ff ff9e 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8007638:	2140      	movs	r1, #64	; 0x40
 800763a:	48c5      	ldr	r0, [pc, #788]	; (8007950 <MX_GPIO_Init+0x390>)
 800763c:	f7ff ff9a 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8007640:	2180      	movs	r1, #128	; 0x80
 8007642:	48c3      	ldr	r0, [pc, #780]	; (8007950 <MX_GPIO_Init+0x390>)
 8007644:	f7ff ff96 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8007648:	f44f 7100 	mov.w	r1, #512	; 0x200
 800764c:	48c0      	ldr	r0, [pc, #768]	; (8007950 <MX_GPIO_Init+0x390>)
 800764e:	f7ff ff91 	bl	8007574 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8007652:	49c0      	ldr	r1, [pc, #768]	; (8007954 <MX_GPIO_Init+0x394>)
 8007654:	2002      	movs	r0, #2
 8007656:	f7ff feff 	bl	8007458 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 800765a:	49bf      	ldr	r1, [pc, #764]	; (8007958 <MX_GPIO_Init+0x398>)
 800765c:	2002      	movs	r0, #2
 800765e:	f7ff fefb 	bl	8007458 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8007662:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8007666:	2005      	movs	r0, #5
 8007668:	f7ff fef6 	bl	8007458 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 800766c:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8007670:	2005      	movs	r0, #5
 8007672:	f7ff fef1 	bl	8007458 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8007676:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800767a:	2002      	movs	r0, #2
 800767c:	f7ff feec 	bl	8007458 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8007680:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007684:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007686:	2301      	movs	r3, #1
 8007688:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800768c:	2300      	movs	r3, #0
 800768e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007692:	2302      	movs	r3, #2
 8007694:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007698:	f107 031c 	add.w	r3, r7, #28
 800769c:	4618      	mov	r0, r3
 800769e:	f005 fead 	bl	800d3fc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 80076a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80076a6:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80076a8:	2301      	movs	r3, #1
 80076aa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80076ae:	2300      	movs	r3, #0
 80076b0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80076b4:	2302      	movs	r3, #2
 80076b6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80076ba:	f107 031c 	add.w	r3, r7, #28
 80076be:	4618      	mov	r0, r3
 80076c0:	f005 fe9c 	bl	800d3fc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80076c4:	2301      	movs	r3, #1
 80076c6:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80076c8:	2301      	movs	r3, #1
 80076ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80076ce:	2300      	movs	r3, #0
 80076d0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80076d4:	2302      	movs	r3, #2
 80076d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80076da:	f107 031c 	add.w	r3, r7, #28
 80076de:	4618      	mov	r0, r3
 80076e0:	f005 fe8c 	bl	800d3fc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 80076e4:	2302      	movs	r3, #2
 80076e6:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80076e8:	2301      	movs	r3, #1
 80076ea:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80076ee:	2300      	movs	r3, #0
 80076f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80076f4:	2302      	movs	r3, #2
 80076f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80076fa:	f107 031c 	add.w	r3, r7, #28
 80076fe:	4618      	mov	r0, r3
 8007700:	f005 fe7c 	bl	800d3fc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8007704:	2304      	movs	r3, #4
 8007706:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007708:	2301      	movs	r3, #1
 800770a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800770e:	2300      	movs	r3, #0
 8007710:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007714:	2302      	movs	r3, #2
 8007716:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800771a:	f107 031c 	add.w	r3, r7, #28
 800771e:	4618      	mov	r0, r3
 8007720:	f005 fe6c 	bl	800d3fc <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8007724:	2201      	movs	r2, #1
 8007726:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800772a:	4888      	ldr	r0, [pc, #544]	; (800794c <MX_GPIO_Init+0x38c>)
 800772c:	f7ff fef3 	bl	8007516 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8007730:	2201      	movs	r2, #1
 8007732:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007736:	4885      	ldr	r0, [pc, #532]	; (800794c <MX_GPIO_Init+0x38c>)
 8007738:	f7ff feed 	bl	8007516 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 800773c:	2201      	movs	r2, #1
 800773e:	2101      	movs	r1, #1
 8007740:	4886      	ldr	r0, [pc, #536]	; (800795c <MX_GPIO_Init+0x39c>)
 8007742:	f7ff fee8 	bl	8007516 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8007746:	2201      	movs	r2, #1
 8007748:	2102      	movs	r1, #2
 800774a:	4884      	ldr	r0, [pc, #528]	; (800795c <MX_GPIO_Init+0x39c>)
 800774c:	f7ff fee3 	bl	8007516 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8007750:	2201      	movs	r2, #1
 8007752:	2104      	movs	r1, #4
 8007754:	487d      	ldr	r0, [pc, #500]	; (800794c <MX_GPIO_Init+0x38c>)
 8007756:	f7ff fede 	bl	8007516 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 800775a:	2200      	movs	r2, #0
 800775c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007760:	487a      	ldr	r0, [pc, #488]	; (800794c <MX_GPIO_Init+0x38c>)
 8007762:	f7ff fea9 	bl	80074b8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8007766:	2200      	movs	r2, #0
 8007768:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800776c:	4877      	ldr	r0, [pc, #476]	; (800794c <MX_GPIO_Init+0x38c>)
 800776e:	f7ff fea3 	bl	80074b8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8007772:	2200      	movs	r2, #0
 8007774:	2101      	movs	r1, #1
 8007776:	4879      	ldr	r0, [pc, #484]	; (800795c <MX_GPIO_Init+0x39c>)
 8007778:	f7ff fe9e 	bl	80074b8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 800777c:	2200      	movs	r2, #0
 800777e:	2102      	movs	r1, #2
 8007780:	4876      	ldr	r0, [pc, #472]	; (800795c <MX_GPIO_Init+0x39c>)
 8007782:	f7ff fe99 	bl	80074b8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 8007786:	2200      	movs	r2, #0
 8007788:	2104      	movs	r1, #4
 800778a:	4870      	ldr	r0, [pc, #448]	; (800794c <MX_GPIO_Init+0x38c>)
 800778c:	f7ff fe94 	bl	80074b8 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8007790:	2308      	movs	r3, #8
 8007792:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007794:	2301      	movs	r3, #1
 8007796:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007798:	2300      	movs	r3, #0
 800779a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800779c:	2300      	movs	r3, #0
 800779e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80077a0:	2302      	movs	r3, #2
 80077a2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 80077a4:	1d3b      	adds	r3, r7, #4
 80077a6:	4619      	mov	r1, r3
 80077a8:	4868      	ldr	r0, [pc, #416]	; (800794c <MX_GPIO_Init+0x38c>)
 80077aa:	f006 f81a 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 80077ae:	2308      	movs	r3, #8
 80077b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80077b2:	2301      	movs	r3, #1
 80077b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80077b6:	2300      	movs	r3, #0
 80077b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80077ba:	2300      	movs	r3, #0
 80077bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80077be:	2300      	movs	r3, #0
 80077c0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 80077c2:	1d3b      	adds	r3, r7, #4
 80077c4:	4619      	mov	r1, r3
 80077c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80077ca:	f006 f80a 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 80077ce:	2310      	movs	r3, #16
 80077d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80077d2:	2301      	movs	r3, #1
 80077d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80077d6:	2300      	movs	r3, #0
 80077d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80077da:	2300      	movs	r3, #0
 80077dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80077de:	2300      	movs	r3, #0
 80077e0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 80077e2:	1d3b      	adds	r3, r7, #4
 80077e4:	4619      	mov	r1, r3
 80077e6:	4859      	ldr	r0, [pc, #356]	; (800794c <MX_GPIO_Init+0x38c>)
 80077e8:	f005 fffb 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 80077ec:	2320      	movs	r3, #32
 80077ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80077f0:	2301      	movs	r3, #1
 80077f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80077f4:	2300      	movs	r3, #0
 80077f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80077f8:	2300      	movs	r3, #0
 80077fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80077fc:	2300      	movs	r3, #0
 80077fe:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8007800:	1d3b      	adds	r3, r7, #4
 8007802:	4619      	mov	r1, r3
 8007804:	4851      	ldr	r0, [pc, #324]	; (800794c <MX_GPIO_Init+0x38c>)
 8007806:	f005 ffec 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 800780a:	2301      	movs	r3, #1
 800780c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800780e:	2301      	movs	r3, #1
 8007810:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007812:	2300      	movs	r3, #0
 8007814:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007816:	2300      	movs	r3, #0
 8007818:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800781a:	2300      	movs	r3, #0
 800781c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 800781e:	1d3b      	adds	r3, r7, #4
 8007820:	4619      	mov	r1, r3
 8007822:	484b      	ldr	r0, [pc, #300]	; (8007950 <MX_GPIO_Init+0x390>)
 8007824:	f005 ffdd 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8007828:	f44f 7380 	mov.w	r3, #256	; 0x100
 800782c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800782e:	2301      	movs	r3, #1
 8007830:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007832:	2300      	movs	r3, #0
 8007834:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007836:	2300      	movs	r3, #0
 8007838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800783a:	2300      	movs	r3, #0
 800783c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 800783e:	1d3b      	adds	r3, r7, #4
 8007840:	4619      	mov	r1, r3
 8007842:	4842      	ldr	r0, [pc, #264]	; (800794c <MX_GPIO_Init+0x38c>)
 8007844:	f005 ffcd 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8007848:	f44f 7300 	mov.w	r3, #512	; 0x200
 800784c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800784e:	2301      	movs	r3, #1
 8007850:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007852:	2300      	movs	r3, #0
 8007854:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007856:	2300      	movs	r3, #0
 8007858:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800785a:	2300      	movs	r3, #0
 800785c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 800785e:	1d3b      	adds	r3, r7, #4
 8007860:	4619      	mov	r1, r3
 8007862:	483a      	ldr	r0, [pc, #232]	; (800794c <MX_GPIO_Init+0x38c>)
 8007864:	f005 ffbd 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8007868:	2340      	movs	r3, #64	; 0x40
 800786a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800786c:	2301      	movs	r3, #1
 800786e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007870:	2303      	movs	r3, #3
 8007872:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007874:	2300      	movs	r3, #0
 8007876:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007878:	2300      	movs	r3, #0
 800787a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 800787c:	1d3b      	adds	r3, r7, #4
 800787e:	4619      	mov	r1, r3
 8007880:	4833      	ldr	r0, [pc, #204]	; (8007950 <MX_GPIO_Init+0x390>)
 8007882:	f005 ffae 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8007886:	2380      	movs	r3, #128	; 0x80
 8007888:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800788a:	2301      	movs	r3, #1
 800788c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800788e:	2303      	movs	r3, #3
 8007890:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007892:	2300      	movs	r3, #0
 8007894:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007896:	2300      	movs	r3, #0
 8007898:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800789a:	1d3b      	adds	r3, r7, #4
 800789c:	4619      	mov	r1, r3
 800789e:	482c      	ldr	r0, [pc, #176]	; (8007950 <MX_GPIO_Init+0x390>)
 80078a0:	f005 ff9f 	bl	800d7e2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 80078a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80078aa:	2301      	movs	r3, #1
 80078ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80078ae:	2303      	movs	r3, #3
 80078b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80078b2:	2300      	movs	r3, #0
 80078b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80078b6:	2300      	movs	r3, #0
 80078b8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80078ba:	1d3b      	adds	r3, r7, #4
 80078bc:	4619      	mov	r1, r3
 80078be:	4824      	ldr	r0, [pc, #144]	; (8007950 <MX_GPIO_Init+0x390>)
 80078c0:	f005 ff8f 	bl	800d7e2 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80078c4:	f7ff fd3e 	bl	8007344 <__NVIC_GetPriorityGrouping>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2200      	movs	r2, #0
 80078cc:	2100      	movs	r1, #0
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7ff fd8e 	bl	80073f0 <NVIC_EncodePriority>
 80078d4:	4603      	mov	r3, r0
 80078d6:	4619      	mov	r1, r3
 80078d8:	2006      	movs	r0, #6
 80078da:	f7ff fd5f 	bl	800739c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80078de:	2006      	movs	r0, #6
 80078e0:	f7ff fd3e 	bl	8007360 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80078e4:	f7ff fd2e 	bl	8007344 <__NVIC_GetPriorityGrouping>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2200      	movs	r2, #0
 80078ec:	2100      	movs	r1, #0
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7ff fd7e 	bl	80073f0 <NVIC_EncodePriority>
 80078f4:	4603      	mov	r3, r0
 80078f6:	4619      	mov	r1, r3
 80078f8:	2007      	movs	r0, #7
 80078fa:	f7ff fd4f 	bl	800739c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 80078fe:	2007      	movs	r0, #7
 8007900:	f7ff fd2e 	bl	8007360 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007904:	f7ff fd1e 	bl	8007344 <__NVIC_GetPriorityGrouping>
 8007908:	4603      	mov	r3, r0
 800790a:	2200      	movs	r2, #0
 800790c:	2100      	movs	r1, #0
 800790e:	4618      	mov	r0, r3
 8007910:	f7ff fd6e 	bl	80073f0 <NVIC_EncodePriority>
 8007914:	4603      	mov	r3, r0
 8007916:	4619      	mov	r1, r3
 8007918:	2008      	movs	r0, #8
 800791a:	f7ff fd3f 	bl	800739c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 800791e:	2008      	movs	r0, #8
 8007920:	f7ff fd1e 	bl	8007360 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007924:	f7ff fd0e 	bl	8007344 <__NVIC_GetPriorityGrouping>
 8007928:	4603      	mov	r3, r0
 800792a:	2200      	movs	r2, #0
 800792c:	2100      	movs	r1, #0
 800792e:	4618      	mov	r0, r3
 8007930:	f7ff fd5e 	bl	80073f0 <NVIC_EncodePriority>
 8007934:	4603      	mov	r3, r0
 8007936:	4619      	mov	r1, r3
 8007938:	2028      	movs	r0, #40	; 0x28
 800793a:	f7ff fd2f 	bl	800739c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800793e:	2028      	movs	r0, #40	; 0x28
 8007940:	f7ff fd0e 	bl	8007360 <__NVIC_EnableIRQ>

}
 8007944:	bf00      	nop
 8007946:	3728      	adds	r7, #40	; 0x28
 8007948:	46bd      	mov	sp, r7
 800794a:	e009      	b.n	8007960 <MX_GPIO_Init+0x3a0>
 800794c:	48000800 	.word	0x48000800
 8007950:	48000400 	.word	0x48000400
 8007954:	0f000003 	.word	0x0f000003
 8007958:	f0000003 	.word	0xf0000003
 800795c:	48001400 	.word	0x48001400
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop

08007964 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800796c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007970:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	2b00      	cmp	r3, #0
 800797a:	d013      	beq.n	80079a4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800797c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007980:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007984:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00b      	beq.n	80079a4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800798c:	e000      	b.n	8007990 <ITM_SendChar+0x2c>
    {
      __NOP();
 800798e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007990:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d0f9      	beq.n	800798e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800799a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	b2d2      	uxtb	r2, r2
 80079a2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80079a4:	687b      	ldr	r3, [r7, #4]
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	370c      	adds	r7, #12
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr

080079b2 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b086      	sub	sp, #24
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	60f8      	str	r0, [r7, #12]
 80079ba:	60b9      	str	r1, [r7, #8]
 80079bc:	607a      	str	r2, [r7, #4]
  int i=0;
 80079be:	2300      	movs	r3, #0
 80079c0:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80079c2:	2300      	movs	r3, #0
 80079c4:	617b      	str	r3, [r7, #20]
 80079c6:	e009      	b.n	80079dc <_write+0x2a>
    ITM_SendChar((*ptr++));
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	1c5a      	adds	r2, r3, #1
 80079cc:	60ba      	str	r2, [r7, #8]
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	4618      	mov	r0, r3
 80079d2:	f7ff ffc7 	bl	8007964 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	3301      	adds	r3, #1
 80079da:	617b      	str	r3, [r7, #20]
 80079dc:	697a      	ldr	r2, [r7, #20]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	dbf1      	blt.n	80079c8 <_write+0x16>
  return len;
 80079e4:	687b      	ldr	r3, [r7, #4]
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3718      	adds	r7, #24
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
	...

080079f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80079f4:	f000 feb5 	bl	8008762 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80079f8:	f000 f86c 	bl	8007ad4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80079fc:	f7ff fde0 	bl	80075c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8007a00:	f7ff fc66 	bl	80072d0 <MX_DMA_Init>
  MX_DAC1_Init();
 8007a04:	f7ff fb16 	bl	8007034 <MX_DAC1_Init>
  MX_DAC2_Init();
 8007a08:	f7ff fb5e 	bl	80070c8 <MX_DAC2_Init>
  MX_ADC1_Init();
 8007a0c:	f7ff f9d4 	bl	8006db8 <MX_ADC1_Init>
  MX_COMP1_Init();
 8007a10:	f7ff fab6 	bl	8006f80 <MX_COMP1_Init>
  MX_TIM2_Init();
 8007a14:	f000 fbaa 	bl	800816c <MX_TIM2_Init>
  MX_SPI3_Init();
 8007a18:	f000 f908 	bl	8007c2c <MX_SPI3_Init>
  MX_RNG_Init();
 8007a1c:	f000 f8f8 	bl	8007c10 <MX_RNG_Init>
  MX_TIM1_Init();
 8007a20:	f000 fb34 	bl	800808c <MX_TIM1_Init>
  MX_TIM8_Init();
 8007a24:	f000 fc8a 	bl	800833c <MX_TIM8_Init>
  MX_TIM16_Init();
 8007a28:	f000 fd42 	bl	80084b0 <MX_TIM16_Init>
  MX_TIM15_Init();
 8007a2c:	f000 fcee 	bl	800840c <MX_TIM15_Init>
  MX_TIM5_Init();
 8007a30:	f000 fc36 	bl	80082a0 <MX_TIM5_Init>
  MX_TIM3_Init();
 8007a34:	f000 fbe6 	bl	8008204 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  DT_InitRegister();
 8007a38:	f7fd f94c 	bl	8004cd4 <DT_InitRegister>

  // main signal function output (external)
  //DAC_InitDevices()
  SM_Init();
 8007a3c:	f7fd fe14 	bl	8005668 <SM_Init>
  FuncO_Init();
 8007a40:	f7fd fb30 	bl	80050a4 <FuncO_Init>
  FuncO_ApplyPresetToSignal(eDefaultFuncPreset);
 8007a44:	2000      	movs	r0, #0
 8007a46:	f7fd fbe5 	bl	8005214 <FuncO_ApplyPresetToSignal>
  FuncO_ApplyPresetToSync(eDefaultFuncPreset);
 8007a4a:	2000      	movs	r0, #0
 8007a4c:	f7fd fc3c 	bl	80052c8 <FuncO_ApplyPresetToSync>

  //TIM8->ARR = sin1_MAX_OUTPUT_ARR;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8007a50:	2110      	movs	r1, #16
 8007a52:	481b      	ldr	r0, [pc, #108]	; (8007ac0 <main+0xd0>)
 8007a54:	f002 fb89 	bl	800a16a <HAL_DAC_Start>
  // single clock to run all DAC channels. TODO add independent clocks
  //HAL_TIM_Base_Start(&htim8);
  //HAL_TIM_Base_Start(&htim2);

  // TIM2 - DAC TIMER
  OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8007a58:	4b1a      	ldr	r3, [pc, #104]	; (8007ac4 <main+0xd4>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a19      	ldr	r2, [pc, #100]	; (8007ac4 <main+0xd4>)
 8007a5e:	f043 0301 	orr.w	r3, r3, #1
 8007a62:	6013      	str	r3, [r2, #0]
  FreqO_ApplyPreset(eDefaultFreqPreset);
 8007a64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007a68:	f7fd fab2 	bl	8004fd0 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	2108      	movs	r1, #8
 8007a70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007a74:	f003 fbc4 	bl	800b200 <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyPresetToSignal(eDefaultVppPreset);
 8007a78:	2059      	movs	r0, #89	; 0x59
 8007a7a:	f7fd fef1 	bl	8005860 <VPP_ApplyPresetToSignal>
  //HAL_TIM_Base_Start_IT(&htim3);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007a84:	4810      	ldr	r0, [pc, #64]	; (8007ac8 <main+0xd8>)
 8007a86:	f003 fbbb 	bl	800b200 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007a90:	480d      	ldr	r0, [pc, #52]	; (8007ac8 <main+0xd8>)
 8007a92:	f003 fbb5 	bl	800b200 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8007a96:	480d      	ldr	r0, [pc, #52]	; (8007acc <main+0xdc>)
 8007a98:	f004 fcac 	bl	800c3f4 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8007a9c:	4b0c      	ldr	r3, [pc, #48]	; (8007ad0 <main+0xe0>)
 8007a9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007aa2:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8007aa4:	4b0a      	ldr	r3, [pc, #40]	; (8007ad0 <main+0xe0>)
 8007aa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007aaa:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8007aac:	f7f9 f8ea 	bl	8000c84 <DM_Init>
  DM_PostInit();
 8007ab0:	f7f9 f8f6 	bl	8000ca0 <DM_PostInit>

  IM_Init();
 8007ab4:	f7fc ff5c 	bl	8004970 <IM_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8007ab8:	f7fb ff00 	bl	80038bc <EM_ProcessEvent>
 8007abc:	e7fc      	b.n	8007ab8 <main+0xc8>
 8007abe:	bf00      	nop
 8007ac0:	20002618 	.word	0x20002618
 8007ac4:	40013400 	.word	0x40013400
 8007ac8:	48000800 	.word	0x48000800
 8007acc:	20002880 	.word	0x20002880
 8007ad0:	40001000 	.word	0x40001000

08007ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b0a8      	sub	sp, #160	; 0xa0
 8007ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007ada:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007ade:	2238      	movs	r2, #56	; 0x38
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f006 feda 	bl	800e89c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007ae8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007aec:	2200      	movs	r2, #0
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	605a      	str	r2, [r3, #4]
 8007af2:	609a      	str	r2, [r3, #8]
 8007af4:	60da      	str	r2, [r3, #12]
 8007af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007af8:	463b      	mov	r3, r7
 8007afa:	2254      	movs	r2, #84	; 0x54
 8007afc:	2100      	movs	r1, #0
 8007afe:	4618      	mov	r0, r3
 8007b00:	f006 fecc 	bl	800e89c <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007b04:	2000      	movs	r0, #0
 8007b06:	f003 fb93 	bl	800b230 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8007b0a:	2322      	movs	r3, #34	; 0x22
 8007b0c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007b0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b12:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007b14:	2340      	movs	r3, #64	; 0x40
 8007b16:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007b1e:	2302      	movs	r3, #2
 8007b20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007b24:	2302      	movs	r3, #2
 8007b26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8007b2a:	2302      	movs	r3, #2
 8007b2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8007b30:	232a      	movs	r3, #42	; 0x2a
 8007b32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 8007b36:	231e      	movs	r3, #30
 8007b38:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8007b3c:	2304      	movs	r3, #4
 8007b3e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007b42:	2302      	movs	r3, #2
 8007b44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007b48:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f003 fc13 	bl	800b378 <HAL_RCC_OscConfig>
 8007b52:	4603      	mov	r3, r0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d001      	beq.n	8007b5c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8007b58:	f000 f82a 	bl	8007bb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007b5c:	230f      	movs	r3, #15
 8007b5e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007b60:	2303      	movs	r3, #3
 8007b62:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007b64:	2300      	movs	r3, #0
 8007b66:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007b70:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007b74:	2108      	movs	r1, #8
 8007b76:	4618      	mov	r0, r3
 8007b78:	f003 ff16 	bl	800b9a8 <HAL_RCC_ClockConfig>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8007b82:	f000 f815 	bl	8007bb0 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8007b86:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007b8a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8007b90:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007b94:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b96:	463b      	mov	r3, r7
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f004 f8f5 	bl	800bd88 <HAL_RCCEx_PeriphCLKConfig>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d001      	beq.n	8007ba8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8007ba4:	f000 f804 	bl	8007bb0 <Error_Handler>
  }
}
 8007ba8:	bf00      	nop
 8007baa:	37a0      	adds	r7, #160	; 0xa0
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007bb4:	bf00      	nop
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr

08007bbe <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b083      	sub	sp, #12
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f043 0204 	orr.w	r2, r3, #4
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	601a      	str	r2, [r3, #0]
}
 8007bd2:	bf00      	nop
 8007bd4:	370c      	adds	r7, #12
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
	...

08007be0 <LL_AHB2_GRP1_EnableClock>:
{
 8007be0:	b480      	push	{r7}
 8007be2:	b085      	sub	sp, #20
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007be8:	4b08      	ldr	r3, [pc, #32]	; (8007c0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007bea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bec:	4907      	ldr	r1, [pc, #28]	; (8007c0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007bf4:	4b05      	ldr	r3, [pc, #20]	; (8007c0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007bf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
}
 8007c00:	bf00      	nop
 8007c02:	3714      	adds	r7, #20
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	40021000 	.word	0x40021000

08007c10 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8007c14:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8007c18:	f7ff ffe2 	bl	8007be0 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8007c1c:	4802      	ldr	r0, [pc, #8]	; (8007c28 <MX_RNG_Init+0x18>)
 8007c1e:	f7ff ffce 	bl	8007bbe <LL_RNG_Enable>

}
 8007c22:	bf00      	nop
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	50060800 	.word	0x50060800

08007c2c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8007c30:	4b1b      	ldr	r3, [pc, #108]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c32:	4a1c      	ldr	r2, [pc, #112]	; (8007ca4 <MX_SPI3_Init+0x78>)
 8007c34:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8007c36:	4b1a      	ldr	r3, [pc, #104]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007c3c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8007c3e:	4b18      	ldr	r3, [pc, #96]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c40:	2200      	movs	r2, #0
 8007c42:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8007c44:	4b16      	ldr	r3, [pc, #88]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c46:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007c4a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c4c:	4b14      	ldr	r3, [pc, #80]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c4e:	2200      	movs	r2, #0
 8007c50:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007c52:	4b13      	ldr	r3, [pc, #76]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c54:	2200      	movs	r2, #0
 8007c56:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007c58:	4b11      	ldr	r3, [pc, #68]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c5e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007c60:	4b0f      	ldr	r3, [pc, #60]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c62:	2210      	movs	r2, #16
 8007c64:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007c66:	4b0e      	ldr	r3, [pc, #56]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c68:	2200      	movs	r2, #0
 8007c6a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007c6c:	4b0c      	ldr	r3, [pc, #48]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c6e:	2200      	movs	r2, #0
 8007c70:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c72:	4b0b      	ldr	r3, [pc, #44]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c74:	2200      	movs	r2, #0
 8007c76:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8007c78:	4b09      	ldr	r3, [pc, #36]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c7a:	2207      	movs	r2, #7
 8007c7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007c7e:	4b08      	ldr	r3, [pc, #32]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c80:	2200      	movs	r2, #0
 8007c82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007c84:	4b06      	ldr	r3, [pc, #24]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c86:	2208      	movs	r2, #8
 8007c88:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007c8a:	4805      	ldr	r0, [pc, #20]	; (8007ca0 <MX_SPI3_Init+0x74>)
 8007c8c:	f004 fac8 	bl	800c220 <HAL_SPI_Init>
 8007c90:	4603      	mov	r3, r0
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d001      	beq.n	8007c9a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8007c96:	f7ff ff8b 	bl	8007bb0 <Error_Handler>
  }

}
 8007c9a:	bf00      	nop
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	200026ec 	.word	0x200026ec
 8007ca4:	40003c00 	.word	0x40003c00

08007ca8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b08a      	sub	sp, #40	; 0x28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cb0:	f107 0314 	add.w	r3, r7, #20
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	601a      	str	r2, [r3, #0]
 8007cb8:	605a      	str	r2, [r3, #4]
 8007cba:	609a      	str	r2, [r3, #8]
 8007cbc:	60da      	str	r2, [r3, #12]
 8007cbe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a17      	ldr	r2, [pc, #92]	; (8007d24 <HAL_SPI_MspInit+0x7c>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d128      	bne.n	8007d1c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007cca:	4b17      	ldr	r3, [pc, #92]	; (8007d28 <HAL_SPI_MspInit+0x80>)
 8007ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cce:	4a16      	ldr	r2, [pc, #88]	; (8007d28 <HAL_SPI_MspInit+0x80>)
 8007cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cd4:	6593      	str	r3, [r2, #88]	; 0x58
 8007cd6:	4b14      	ldr	r3, [pc, #80]	; (8007d28 <HAL_SPI_MspInit+0x80>)
 8007cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cde:	613b      	str	r3, [r7, #16]
 8007ce0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ce2:	4b11      	ldr	r3, [pc, #68]	; (8007d28 <HAL_SPI_MspInit+0x80>)
 8007ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ce6:	4a10      	ldr	r2, [pc, #64]	; (8007d28 <HAL_SPI_MspInit+0x80>)
 8007ce8:	f043 0304 	orr.w	r3, r3, #4
 8007cec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007cee:	4b0e      	ldr	r3, [pc, #56]	; (8007d28 <HAL_SPI_MspInit+0x80>)
 8007cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cf2:	f003 0304 	and.w	r3, r3, #4
 8007cf6:	60fb      	str	r3, [r7, #12]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007cfa:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d00:	2302      	movs	r3, #2
 8007d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d04:	2300      	movs	r3, #0
 8007d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007d0c:	2306      	movs	r3, #6
 8007d0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007d10:	f107 0314 	add.w	r3, r7, #20
 8007d14:	4619      	mov	r1, r3
 8007d16:	4805      	ldr	r0, [pc, #20]	; (8007d2c <HAL_SPI_MspInit+0x84>)
 8007d18:	f003 f8f0 	bl	800aefc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8007d1c:	bf00      	nop
 8007d1e:	3728      	adds	r7, #40	; 0x28
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}
 8007d24:	40003c00 	.word	0x40003c00
 8007d28:	40021000 	.word	0x40021000
 8007d2c:	48000800 	.word	0x48000800

08007d30 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8007d30:	b480      	push	{r7}
 8007d32:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007d34:	4b05      	ldr	r3, [pc, #20]	; (8007d4c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	4a04      	ldr	r2, [pc, #16]	; (8007d4c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007d3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d3e:	6093      	str	r3, [r2, #8]
}
 8007d40:	bf00      	nop
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	40007000 	.word	0x40007000

08007d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d56:	4b0f      	ldr	r3, [pc, #60]	; (8007d94 <HAL_MspInit+0x44>)
 8007d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d5a:	4a0e      	ldr	r2, [pc, #56]	; (8007d94 <HAL_MspInit+0x44>)
 8007d5c:	f043 0301 	orr.w	r3, r3, #1
 8007d60:	6613      	str	r3, [r2, #96]	; 0x60
 8007d62:	4b0c      	ldr	r3, [pc, #48]	; (8007d94 <HAL_MspInit+0x44>)
 8007d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	607b      	str	r3, [r7, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007d6e:	4b09      	ldr	r3, [pc, #36]	; (8007d94 <HAL_MspInit+0x44>)
 8007d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d72:	4a08      	ldr	r2, [pc, #32]	; (8007d94 <HAL_MspInit+0x44>)
 8007d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d78:	6593      	str	r3, [r2, #88]	; 0x58
 8007d7a:	4b06      	ldr	r3, [pc, #24]	; (8007d94 <HAL_MspInit+0x44>)
 8007d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d82:	603b      	str	r3, [r7, #0]
 8007d84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8007d86:	f7ff ffd3 	bl	8007d30 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007d8a:	bf00      	nop
 8007d8c:	3708      	adds	r7, #8
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}
 8007d92:	bf00      	nop
 8007d94:	40021000 	.word	0x40021000

08007d98 <LL_EXTI_IsActiveFlag_0_31>:
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007da0:	4b07      	ldr	r3, [pc, #28]	; (8007dc0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8007da2:	695a      	ldr	r2, [r3, #20]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4013      	ands	r3, r2
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d101      	bne.n	8007db2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007dae:	2301      	movs	r3, #1
 8007db0:	e000      	b.n	8007db4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8007db2:	2300      	movs	r3, #0
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr
 8007dc0:	40010400 	.word	0x40010400

08007dc4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007dcc:	4a04      	ldr	r2, [pc, #16]	; (8007de0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6153      	str	r3, [r2, #20]
}
 8007dd2:	bf00      	nop
 8007dd4:	370c      	adds	r7, #12
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	40010400 	.word	0x40010400

08007de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007de4:	b480      	push	{r7}
 8007de6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007de8:	bf00      	nop
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr

08007df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007df2:	b480      	push	{r7}
 8007df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007df6:	e7fe      	b.n	8007df6 <HardFault_Handler+0x4>

08007df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007dfc:	e7fe      	b.n	8007dfc <MemManage_Handler+0x4>

08007dfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007dfe:	b480      	push	{r7}
 8007e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007e02:	e7fe      	b.n	8007e02 <BusFault_Handler+0x4>

08007e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007e04:	b480      	push	{r7}
 8007e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007e08:	e7fe      	b.n	8007e08 <UsageFault_Handler+0x4>

08007e0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007e0e:	bf00      	nop
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007e1c:	bf00      	nop
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007e26:	b480      	push	{r7}
 8007e28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007e2a:	bf00      	nop
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007e38:	f000 fce6 	bl	8008808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007e3c:	bf00      	nop
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 8007e44:	f7fc fe4c 	bl	8004ae0 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8007e48:	2001      	movs	r0, #1
 8007e4a:	f7ff ffa5 	bl	8007d98 <LL_EXTI_IsActiveFlag_0_31>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8007e54:	2001      	movs	r0, #1
 8007e56:	f7ff ffb5 	bl	8007dc4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007e5a:	bf00      	nop
 8007e5c:	bd80      	pop	{r7, pc}

08007e5e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007e5e:	b580      	push	{r7, lr}
 8007e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 8007e62:	f7fc fe63 	bl	8004b2c <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8007e66:	2002      	movs	r0, #2
 8007e68:	f7ff ff96 	bl	8007d98 <LL_EXTI_IsActiveFlag_0_31>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d002      	beq.n	8007e78 <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8007e72:	2002      	movs	r0, #2
 8007e74:	f7ff ffa6 	bl	8007dc4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8007e78:	bf00      	nop
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8007e80:	f7fc fe7a 	bl	8004b78 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8007e84:	2004      	movs	r0, #4
 8007e86:	f7ff ff87 	bl	8007d98 <LL_EXTI_IsActiveFlag_0_31>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8007e90:	2004      	movs	r0, #4
 8007e92:	f7ff ff97 	bl	8007dc4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007e96:	bf00      	nop
 8007e98:	bd80      	pop	{r7, pc}
	...

08007e9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007ea0:	4802      	ldr	r0, [pc, #8]	; (8007eac <DMA1_Channel1_IRQHandler+0x10>)
 8007ea2:	f002 fedb 	bl	800ac5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007ea6:	bf00      	nop
 8007ea8:	bd80      	pop	{r7, pc}
 8007eaa:	bf00      	nop
 8007eac:	20002580 	.word	0x20002580

08007eb0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8007eb4:	4802      	ldr	r0, [pc, #8]	; (8007ec0 <DMA1_Channel2_IRQHandler+0x10>)
 8007eb6:	f002 fed1 	bl	800ac5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007eba:	bf00      	nop
 8007ebc:	bd80      	pop	{r7, pc}
 8007ebe:	bf00      	nop
 8007ec0:	2000262c 	.word	0x2000262c

08007ec4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8007ec8:	4802      	ldr	r0, [pc, #8]	; (8007ed4 <DMA1_Channel3_IRQHandler+0x10>)
 8007eca:	f002 fec7 	bl	800ac5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007ece:	bf00      	nop
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	2000268c 	.word	0x2000268c

08007ed8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 8007edc:	f7f8 fefe 	bl	8000cdc <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 8007ee0:	f7fc fe70 	bl	8004bc4 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007ee4:	4803      	ldr	r0, [pc, #12]	; (8007ef4 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 8007ee6:	f004 fbe6 	bl	800c6b6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8007eea:	4803      	ldr	r0, [pc, #12]	; (8007ef8 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 8007eec:	f004 fbe3 	bl	800c6b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8007ef0:	bf00      	nop
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	20002880 	.word	0x20002880
 8007ef8:	2000279c 	.word	0x2000279c

08007efc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007f00:	4802      	ldr	r0, [pc, #8]	; (8007f0c <TIM3_IRQHandler+0x10>)
 8007f02:	f004 fbd8 	bl	800c6b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007f06:	bf00      	nop
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	20002834 	.word	0x20002834

08007f10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 8007f14:	f7fc fd94 	bl	8004a40 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8007f18:	f7fc fdba 	bl	8004a90 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8007f1c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007f20:	f7ff ff3a 	bl	8007d98 <LL_EXTI_IsActiveFlag_0_31>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d003      	beq.n	8007f32 <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8007f2a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007f2e:	f7ff ff49 	bl	8007dc4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8007f32:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007f36:	f7ff ff2f 	bl	8007d98 <LL_EXTI_IsActiveFlag_0_31>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d003      	beq.n	8007f48 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007f40:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007f44:	f7ff ff3e 	bl	8007dc4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007f48:	bf00      	nop
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8007f50:	f7fc fd1e 	bl	8004990 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007f54:	4802      	ldr	r0, [pc, #8]	; (8007f60 <TIM5_IRQHandler+0x14>)
 8007f56:	f004 fbae 	bl	800c6b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8007f5a:	bf00      	nop
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	200027e8 	.word	0x200027e8

08007f64 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007f70:	2300      	movs	r3, #0
 8007f72:	617b      	str	r3, [r7, #20]
 8007f74:	e00a      	b.n	8007f8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8007f76:	f3af 8000 	nop.w
 8007f7a:	4601      	mov	r1, r0
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	1c5a      	adds	r2, r3, #1
 8007f80:	60ba      	str	r2, [r7, #8]
 8007f82:	b2ca      	uxtb	r2, r1
 8007f84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	617b      	str	r3, [r7, #20]
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	dbf0      	blt.n	8007f76 <_read+0x12>
	}

return len;
 8007f94:	687b      	ldr	r3, [r7, #4]
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3718      	adds	r7, #24
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <_close>:
	}
	return len;
}

int _close(int file)
{
 8007f9e:	b480      	push	{r7}
 8007fa0:	b083      	sub	sp, #12
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	6078      	str	r0, [r7, #4]
	return -1;
 8007fa6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007fc6:	605a      	str	r2, [r3, #4]
	return 0;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <_isatty>:

int _isatty(int file)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b083      	sub	sp, #12
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
	return 1;
 8007fde:	2301      	movs	r3, #1
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b085      	sub	sp, #20
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
	return 0;
 8007ff8:	2300      	movs	r3, #0
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	3714      	adds	r7, #20
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
	...

08008008 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008010:	4b11      	ldr	r3, [pc, #68]	; (8008058 <_sbrk+0x50>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d102      	bne.n	800801e <_sbrk+0x16>
		heap_end = &end;
 8008018:	4b0f      	ldr	r3, [pc, #60]	; (8008058 <_sbrk+0x50>)
 800801a:	4a10      	ldr	r2, [pc, #64]	; (800805c <_sbrk+0x54>)
 800801c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800801e:	4b0e      	ldr	r3, [pc, #56]	; (8008058 <_sbrk+0x50>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008024:	4b0c      	ldr	r3, [pc, #48]	; (8008058 <_sbrk+0x50>)
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4413      	add	r3, r2
 800802c:	466a      	mov	r2, sp
 800802e:	4293      	cmp	r3, r2
 8008030:	d907      	bls.n	8008042 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008032:	f006 fc09 	bl	800e848 <__errno>
 8008036:	4602      	mov	r2, r0
 8008038:	230c      	movs	r3, #12
 800803a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800803c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008040:	e006      	b.n	8008050 <_sbrk+0x48>
	}

	heap_end += incr;
 8008042:	4b05      	ldr	r3, [pc, #20]	; (8008058 <_sbrk+0x50>)
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4413      	add	r3, r2
 800804a:	4a03      	ldr	r2, [pc, #12]	; (8008058 <_sbrk+0x50>)
 800804c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800804e:	68fb      	ldr	r3, [r7, #12]
}
 8008050:	4618      	mov	r0, r3
 8008052:	3710      	adds	r7, #16
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}
 8008058:	20001f2c 	.word	0x20001f2c
 800805c:	20002970 	.word	0x20002970

08008060 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008060:	b480      	push	{r7}
 8008062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008064:	4b08      	ldr	r3, [pc, #32]	; (8008088 <SystemInit+0x28>)
 8008066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800806a:	4a07      	ldr	r2, [pc, #28]	; (8008088 <SystemInit+0x28>)
 800806c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008074:	4b04      	ldr	r3, [pc, #16]	; (8008088 <SystemInit+0x28>)
 8008076:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800807a:	609a      	str	r2, [r3, #8]
#endif
}
 800807c:	bf00      	nop
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	e000ed00 	.word	0xe000ed00

0800808c <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b09a      	sub	sp, #104	; 0x68
 8008090:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8008092:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008096:	2224      	movs	r2, #36	; 0x24
 8008098:	2100      	movs	r1, #0
 800809a:	4618      	mov	r0, r3
 800809c:	f006 fbfe 	bl	800e89c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80080a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80080a4:	2200      	movs	r2, #0
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	605a      	str	r2, [r3, #4]
 80080aa:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80080ac:	1d3b      	adds	r3, r7, #4
 80080ae:	2234      	movs	r2, #52	; 0x34
 80080b0:	2100      	movs	r1, #0
 80080b2:	4618      	mov	r0, r3
 80080b4:	f006 fbf2 	bl	800e89c <memset>

  htim1.Instance = TIM1;
 80080b8:	4b2a      	ldr	r3, [pc, #168]	; (8008164 <MX_TIM1_Init+0xd8>)
 80080ba:	4a2b      	ldr	r2, [pc, #172]	; (8008168 <MX_TIM1_Init+0xdc>)
 80080bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80080be:	4b29      	ldr	r3, [pc, #164]	; (8008164 <MX_TIM1_Init+0xd8>)
 80080c0:	2200      	movs	r2, #0
 80080c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80080c4:	4b27      	ldr	r3, [pc, #156]	; (8008164 <MX_TIM1_Init+0xd8>)
 80080c6:	2240      	movs	r2, #64	; 0x40
 80080c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80080ca:	4b26      	ldr	r3, [pc, #152]	; (8008164 <MX_TIM1_Init+0xd8>)
 80080cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80080d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80080d2:	4b24      	ldr	r3, [pc, #144]	; (8008164 <MX_TIM1_Init+0xd8>)
 80080d4:	2200      	movs	r2, #0
 80080d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80080d8:	4b22      	ldr	r3, [pc, #136]	; (8008164 <MX_TIM1_Init+0xd8>)
 80080da:	2200      	movs	r2, #0
 80080dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80080de:	4b21      	ldr	r3, [pc, #132]	; (8008164 <MX_TIM1_Init+0xd8>)
 80080e0:	2280      	movs	r2, #128	; 0x80
 80080e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80080e4:	2303      	movs	r3, #3
 80080e6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80080e8:	2300      	movs	r3, #0
 80080ea:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80080ec:	2301      	movs	r3, #1
 80080ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80080f0:	2300      	movs	r3, #0
 80080f2:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80080f4:	2300      	movs	r3, #0
 80080f6:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80080f8:	2300      	movs	r3, #0
 80080fa:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80080fc:	2301      	movs	r3, #1
 80080fe:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008100:	2300      	movs	r3, #0
 8008102:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8008104:	2300      	movs	r3, #0
 8008106:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8008108:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800810c:	4619      	mov	r1, r3
 800810e:	4815      	ldr	r0, [pc, #84]	; (8008164 <MX_TIM1_Init+0xd8>)
 8008110:	f004 fa2b 	bl	800c56a <HAL_TIM_Encoder_Init>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800811a:	f7ff fd49 	bl	8007bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800811e:	2320      	movs	r3, #32
 8008120:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008122:	2300      	movs	r3, #0
 8008124:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008126:	2300      	movs	r3, #0
 8008128:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800812a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800812e:	4619      	mov	r1, r3
 8008130:	480c      	ldr	r0, [pc, #48]	; (8008164 <MX_TIM1_Init+0xd8>)
 8008132:	f004 fea5 	bl	800ce80 <HAL_TIMEx_MasterConfigSynchronization>
 8008136:	4603      	mov	r3, r0
 8008138:	2b00      	cmp	r3, #0
 800813a:	d001      	beq.n	8008140 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 800813c:	f7ff fd38 	bl	8007bb0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008140:	2300      	movs	r3, #0
 8008142:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008144:	2300      	movs	r3, #0
 8008146:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008148:	1d3b      	adds	r3, r7, #4
 800814a:	4619      	mov	r1, r3
 800814c:	4805      	ldr	r0, [pc, #20]	; (8008164 <MX_TIM1_Init+0xd8>)
 800814e:	f004 ff2d 	bl	800cfac <HAL_TIMEx_ConfigBreakDeadTime>
 8008152:	4603      	mov	r3, r0
 8008154:	2b00      	cmp	r3, #0
 8008156:	d001      	beq.n	800815c <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8008158:	f7ff fd2a 	bl	8007bb0 <Error_Handler>
  }

}
 800815c:	bf00      	nop
 800815e:	3768      	adds	r7, #104	; 0x68
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}
 8008164:	20002880 	.word	0x20002880
 8008168:	40012c00 	.word	0x40012c00

0800816c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b088      	sub	sp, #32
 8008170:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008172:	f107 0310 	add.w	r3, r7, #16
 8008176:	2200      	movs	r2, #0
 8008178:	601a      	str	r2, [r3, #0]
 800817a:	605a      	str	r2, [r3, #4]
 800817c:	609a      	str	r2, [r3, #8]
 800817e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008180:	1d3b      	adds	r3, r7, #4
 8008182:	2200      	movs	r2, #0
 8008184:	601a      	str	r2, [r3, #0]
 8008186:	605a      	str	r2, [r3, #4]
 8008188:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800818a:	4b1d      	ldr	r3, [pc, #116]	; (8008200 <MX_TIM2_Init+0x94>)
 800818c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008190:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8008192:	4b1b      	ldr	r3, [pc, #108]	; (8008200 <MX_TIM2_Init+0x94>)
 8008194:	2200      	movs	r2, #0
 8008196:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008198:	4b19      	ldr	r3, [pc, #100]	; (8008200 <MX_TIM2_Init+0x94>)
 800819a:	2200      	movs	r2, #0
 800819c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 800819e:	4b18      	ldr	r3, [pc, #96]	; (8008200 <MX_TIM2_Init+0x94>)
 80081a0:	2201      	movs	r2, #1
 80081a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80081a4:	4b16      	ldr	r3, [pc, #88]	; (8008200 <MX_TIM2_Init+0x94>)
 80081a6:	2200      	movs	r2, #0
 80081a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80081aa:	4b15      	ldr	r3, [pc, #84]	; (8008200 <MX_TIM2_Init+0x94>)
 80081ac:	2280      	movs	r2, #128	; 0x80
 80081ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80081b0:	4813      	ldr	r0, [pc, #76]	; (8008200 <MX_TIM2_Init+0x94>)
 80081b2:	f004 f8c7 	bl	800c344 <HAL_TIM_Base_Init>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d001      	beq.n	80081c0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80081bc:	f7ff fcf8 	bl	8007bb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80081c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80081c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80081c6:	f107 0310 	add.w	r3, r7, #16
 80081ca:	4619      	mov	r1, r3
 80081cc:	480c      	ldr	r0, [pc, #48]	; (8008200 <MX_TIM2_Init+0x94>)
 80081ce:	f004 fbf1 	bl	800c9b4 <HAL_TIM_ConfigClockSource>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80081d8:	f7ff fcea 	bl	8007bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80081dc:	2320      	movs	r3, #32
 80081de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80081e0:	2300      	movs	r3, #0
 80081e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80081e4:	1d3b      	adds	r3, r7, #4
 80081e6:	4619      	mov	r1, r3
 80081e8:	4805      	ldr	r0, [pc, #20]	; (8008200 <MX_TIM2_Init+0x94>)
 80081ea:	f004 fe49 	bl	800ce80 <HAL_TIMEx_MasterConfigSynchronization>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d001      	beq.n	80081f8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80081f4:	f7ff fcdc 	bl	8007bb0 <Error_Handler>
  }

}
 80081f8:	bf00      	nop
 80081fa:	3720      	adds	r7, #32
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	200028cc 	.word	0x200028cc

08008204 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b088      	sub	sp, #32
 8008208:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800820a:	f107 0310 	add.w	r3, r7, #16
 800820e:	2200      	movs	r2, #0
 8008210:	601a      	str	r2, [r3, #0]
 8008212:	605a      	str	r2, [r3, #4]
 8008214:	609a      	str	r2, [r3, #8]
 8008216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008218:	1d3b      	adds	r3, r7, #4
 800821a:	2200      	movs	r2, #0
 800821c:	601a      	str	r2, [r3, #0]
 800821e:	605a      	str	r2, [r3, #4]
 8008220:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8008222:	4b1d      	ldr	r3, [pc, #116]	; (8008298 <MX_TIM3_Init+0x94>)
 8008224:	4a1d      	ldr	r2, [pc, #116]	; (800829c <MX_TIM3_Init+0x98>)
 8008226:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8008228:	4b1b      	ldr	r3, [pc, #108]	; (8008298 <MX_TIM3_Init+0x94>)
 800822a:	2200      	movs	r2, #0
 800822c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800822e:	4b1a      	ldr	r3, [pc, #104]	; (8008298 <MX_TIM3_Init+0x94>)
 8008230:	2210      	movs	r2, #16
 8008232:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8008234:	4b18      	ldr	r3, [pc, #96]	; (8008298 <MX_TIM3_Init+0x94>)
 8008236:	2201      	movs	r2, #1
 8008238:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800823a:	4b17      	ldr	r3, [pc, #92]	; (8008298 <MX_TIM3_Init+0x94>)
 800823c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008240:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008242:	4b15      	ldr	r3, [pc, #84]	; (8008298 <MX_TIM3_Init+0x94>)
 8008244:	2200      	movs	r2, #0
 8008246:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008248:	4813      	ldr	r0, [pc, #76]	; (8008298 <MX_TIM3_Init+0x94>)
 800824a:	f004 f87b 	bl	800c344 <HAL_TIM_Base_Init>
 800824e:	4603      	mov	r3, r0
 8008250:	2b00      	cmp	r3, #0
 8008252:	d001      	beq.n	8008258 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8008254:	f7ff fcac 	bl	8007bb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800825c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800825e:	f107 0310 	add.w	r3, r7, #16
 8008262:	4619      	mov	r1, r3
 8008264:	480c      	ldr	r0, [pc, #48]	; (8008298 <MX_TIM3_Init+0x94>)
 8008266:	f004 fba5 	bl	800c9b4 <HAL_TIM_ConfigClockSource>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d001      	beq.n	8008274 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8008270:	f7ff fc9e 	bl	8007bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008274:	2300      	movs	r3, #0
 8008276:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008278:	2300      	movs	r3, #0
 800827a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800827c:	1d3b      	adds	r3, r7, #4
 800827e:	4619      	mov	r1, r3
 8008280:	4805      	ldr	r0, [pc, #20]	; (8008298 <MX_TIM3_Init+0x94>)
 8008282:	f004 fdfd 	bl	800ce80 <HAL_TIMEx_MasterConfigSynchronization>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800828c:	f7ff fc90 	bl	8007bb0 <Error_Handler>
  }

}
 8008290:	bf00      	nop
 8008292:	3720      	adds	r7, #32
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	20002834 	.word	0x20002834
 800829c:	40000400 	.word	0x40000400

080082a0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b088      	sub	sp, #32
 80082a4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80082a6:	f107 0310 	add.w	r3, r7, #16
 80082aa:	2200      	movs	r2, #0
 80082ac:	601a      	str	r2, [r3, #0]
 80082ae:	605a      	str	r2, [r3, #4]
 80082b0:	609a      	str	r2, [r3, #8]
 80082b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082b4:	1d3b      	adds	r3, r7, #4
 80082b6:	2200      	movs	r2, #0
 80082b8:	601a      	str	r2, [r3, #0]
 80082ba:	605a      	str	r2, [r3, #4]
 80082bc:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 80082be:	4b1d      	ldr	r3, [pc, #116]	; (8008334 <MX_TIM5_Init+0x94>)
 80082c0:	4a1d      	ldr	r2, [pc, #116]	; (8008338 <MX_TIM5_Init+0x98>)
 80082c2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80082c4:	4b1b      	ldr	r3, [pc, #108]	; (8008334 <MX_TIM5_Init+0x94>)
 80082c6:	2200      	movs	r2, #0
 80082c8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082ca:	4b1a      	ldr	r3, [pc, #104]	; (8008334 <MX_TIM5_Init+0x94>)
 80082cc:	2200      	movs	r2, #0
 80082ce:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 80082d0:	4b18      	ldr	r3, [pc, #96]	; (8008334 <MX_TIM5_Init+0x94>)
 80082d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80082d6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80082d8:	4b16      	ldr	r3, [pc, #88]	; (8008334 <MX_TIM5_Init+0x94>)
 80082da:	2200      	movs	r2, #0
 80082dc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80082de:	4b15      	ldr	r3, [pc, #84]	; (8008334 <MX_TIM5_Init+0x94>)
 80082e0:	2280      	movs	r2, #128	; 0x80
 80082e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80082e4:	4813      	ldr	r0, [pc, #76]	; (8008334 <MX_TIM5_Init+0x94>)
 80082e6:	f004 f82d 	bl	800c344 <HAL_TIM_Base_Init>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80082f0:	f7ff fc5e 	bl	8007bb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80082f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80082f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80082fa:	f107 0310 	add.w	r3, r7, #16
 80082fe:	4619      	mov	r1, r3
 8008300:	480c      	ldr	r0, [pc, #48]	; (8008334 <MX_TIM5_Init+0x94>)
 8008302:	f004 fb57 	bl	800c9b4 <HAL_TIM_ConfigClockSource>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d001      	beq.n	8008310 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800830c:	f7ff fc50 	bl	8007bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008310:	2300      	movs	r3, #0
 8008312:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008314:	2300      	movs	r3, #0
 8008316:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008318:	1d3b      	adds	r3, r7, #4
 800831a:	4619      	mov	r1, r3
 800831c:	4805      	ldr	r0, [pc, #20]	; (8008334 <MX_TIM5_Init+0x94>)
 800831e:	f004 fdaf 	bl	800ce80 <HAL_TIMEx_MasterConfigSynchronization>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d001      	beq.n	800832c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8008328:	f7ff fc42 	bl	8007bb0 <Error_Handler>
  }

}
 800832c:	bf00      	nop
 800832e:	3720      	adds	r7, #32
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	200027e8 	.word	0x200027e8
 8008338:	40000c00 	.word	0x40000c00

0800833c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b094      	sub	sp, #80	; 0x50
 8008340:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008342:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008346:	2200      	movs	r2, #0
 8008348:	601a      	str	r2, [r3, #0]
 800834a:	605a      	str	r2, [r3, #4]
 800834c:	609a      	str	r2, [r3, #8]
 800834e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008350:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]
 8008358:	605a      	str	r2, [r3, #4]
 800835a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800835c:	463b      	mov	r3, r7
 800835e:	2234      	movs	r2, #52	; 0x34
 8008360:	2100      	movs	r1, #0
 8008362:	4618      	mov	r0, r3
 8008364:	f006 fa9a 	bl	800e89c <memset>

  htim8.Instance = TIM8;
 8008368:	4b26      	ldr	r3, [pc, #152]	; (8008404 <MX_TIM8_Init+0xc8>)
 800836a:	4a27      	ldr	r2, [pc, #156]	; (8008408 <MX_TIM8_Init+0xcc>)
 800836c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800836e:	4b25      	ldr	r3, [pc, #148]	; (8008404 <MX_TIM8_Init+0xc8>)
 8008370:	2200      	movs	r2, #0
 8008372:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008374:	4b23      	ldr	r3, [pc, #140]	; (8008404 <MX_TIM8_Init+0xc8>)
 8008376:	2200      	movs	r2, #0
 8008378:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 800837a:	4b22      	ldr	r3, [pc, #136]	; (8008404 <MX_TIM8_Init+0xc8>)
 800837c:	2201      	movs	r2, #1
 800837e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008380:	4b20      	ldr	r3, [pc, #128]	; (8008404 <MX_TIM8_Init+0xc8>)
 8008382:	2200      	movs	r2, #0
 8008384:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008386:	4b1f      	ldr	r3, [pc, #124]	; (8008404 <MX_TIM8_Init+0xc8>)
 8008388:	2200      	movs	r2, #0
 800838a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800838c:	4b1d      	ldr	r3, [pc, #116]	; (8008404 <MX_TIM8_Init+0xc8>)
 800838e:	2280      	movs	r2, #128	; 0x80
 8008390:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008392:	481c      	ldr	r0, [pc, #112]	; (8008404 <MX_TIM8_Init+0xc8>)
 8008394:	f003 ffd6 	bl	800c344 <HAL_TIM_Base_Init>
 8008398:	4603      	mov	r3, r0
 800839a:	2b00      	cmp	r3, #0
 800839c:	d001      	beq.n	80083a2 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800839e:	f7ff fc07 	bl	8007bb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80083a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083a6:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80083a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80083ac:	4619      	mov	r1, r3
 80083ae:	4815      	ldr	r0, [pc, #84]	; (8008404 <MX_TIM8_Init+0xc8>)
 80083b0:	f004 fb00 	bl	800c9b4 <HAL_TIM_ConfigClockSource>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d001      	beq.n	80083be <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80083ba:	f7ff fbf9 	bl	8007bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80083be:	2320      	movs	r3, #32
 80083c0:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80083c2:	2300      	movs	r3, #0
 80083c4:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083c6:	2300      	movs	r3, #0
 80083c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80083ca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80083ce:	4619      	mov	r1, r3
 80083d0:	480c      	ldr	r0, [pc, #48]	; (8008404 <MX_TIM8_Init+0xc8>)
 80083d2:	f004 fd55 	bl	800ce80 <HAL_TIMEx_MasterConfigSynchronization>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80083dc:	f7ff fbe8 	bl	8007bb0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80083e0:	2300      	movs	r3, #0
 80083e2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80083e4:	2300      	movs	r3, #0
 80083e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80083e8:	463b      	mov	r3, r7
 80083ea:	4619      	mov	r1, r3
 80083ec:	4805      	ldr	r0, [pc, #20]	; (8008404 <MX_TIM8_Init+0xc8>)
 80083ee:	f004 fddd 	bl	800cfac <HAL_TIMEx_ConfigBreakDeadTime>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d001      	beq.n	80083fc <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 80083f8:	f7ff fbda 	bl	8007bb0 <Error_Handler>
  }

}
 80083fc:	bf00      	nop
 80083fe:	3750      	adds	r7, #80	; 0x50
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	20002750 	.word	0x20002750
 8008408:	40013400 	.word	0x40013400

0800840c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b088      	sub	sp, #32
 8008410:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008412:	f107 0310 	add.w	r3, r7, #16
 8008416:	2200      	movs	r2, #0
 8008418:	601a      	str	r2, [r3, #0]
 800841a:	605a      	str	r2, [r3, #4]
 800841c:	609a      	str	r2, [r3, #8]
 800841e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008420:	1d3b      	adds	r3, r7, #4
 8008422:	2200      	movs	r2, #0
 8008424:	601a      	str	r2, [r3, #0]
 8008426:	605a      	str	r2, [r3, #4]
 8008428:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 800842a:	4b1f      	ldr	r3, [pc, #124]	; (80084a8 <MX_TIM15_Init+0x9c>)
 800842c:	4a1f      	ldr	r2, [pc, #124]	; (80084ac <MX_TIM15_Init+0xa0>)
 800842e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8008430:	4b1d      	ldr	r3, [pc, #116]	; (80084a8 <MX_TIM15_Init+0x9c>)
 8008432:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008436:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008438:	4b1b      	ldr	r3, [pc, #108]	; (80084a8 <MX_TIM15_Init+0x9c>)
 800843a:	2200      	movs	r2, #0
 800843c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 800843e:	4b1a      	ldr	r3, [pc, #104]	; (80084a8 <MX_TIM15_Init+0x9c>)
 8008440:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008444:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008446:	4b18      	ldr	r3, [pc, #96]	; (80084a8 <MX_TIM15_Init+0x9c>)
 8008448:	2200      	movs	r2, #0
 800844a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800844c:	4b16      	ldr	r3, [pc, #88]	; (80084a8 <MX_TIM15_Init+0x9c>)
 800844e:	2200      	movs	r2, #0
 8008450:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008452:	4b15      	ldr	r3, [pc, #84]	; (80084a8 <MX_TIM15_Init+0x9c>)
 8008454:	2200      	movs	r2, #0
 8008456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8008458:	4813      	ldr	r0, [pc, #76]	; (80084a8 <MX_TIM15_Init+0x9c>)
 800845a:	f003 ff73 	bl	800c344 <HAL_TIM_Base_Init>
 800845e:	4603      	mov	r3, r0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d001      	beq.n	8008468 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8008464:	f7ff fba4 	bl	8007bb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008468:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800846c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800846e:	f107 0310 	add.w	r3, r7, #16
 8008472:	4619      	mov	r1, r3
 8008474:	480c      	ldr	r0, [pc, #48]	; (80084a8 <MX_TIM15_Init+0x9c>)
 8008476:	f004 fa9d 	bl	800c9b4 <HAL_TIM_ConfigClockSource>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d001      	beq.n	8008484 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8008480:	f7ff fb96 	bl	8007bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008484:	2300      	movs	r3, #0
 8008486:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008488:	2300      	movs	r3, #0
 800848a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800848c:	1d3b      	adds	r3, r7, #4
 800848e:	4619      	mov	r1, r3
 8008490:	4805      	ldr	r0, [pc, #20]	; (80084a8 <MX_TIM15_Init+0x9c>)
 8008492:	f004 fcf5 	bl	800ce80 <HAL_TIMEx_MasterConfigSynchronization>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 800849c:	f7ff fb88 	bl	8007bb0 <Error_Handler>
  }

}
 80084a0:	bf00      	nop
 80084a2:	3720      	adds	r7, #32
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	2000279c 	.word	0x2000279c
 80084ac:	40014000 	.word	0x40014000

080084b0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 80084b4:	4b10      	ldr	r3, [pc, #64]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084b6:	4a11      	ldr	r2, [pc, #68]	; (80084fc <MX_TIM16_Init+0x4c>)
 80084b8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 80084ba:	4b0f      	ldr	r3, [pc, #60]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084c0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80084c2:	4b0d      	ldr	r3, [pc, #52]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084c4:	2200      	movs	r2, #0
 80084c6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80084c8:	4b0b      	ldr	r3, [pc, #44]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084ce:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80084d0:	4b09      	ldr	r3, [pc, #36]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80084d6:	4b08      	ldr	r3, [pc, #32]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084d8:	2200      	movs	r2, #0
 80084da:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80084dc:	4b06      	ldr	r3, [pc, #24]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084de:	2200      	movs	r2, #0
 80084e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80084e2:	4805      	ldr	r0, [pc, #20]	; (80084f8 <MX_TIM16_Init+0x48>)
 80084e4:	f003 ff2e 	bl	800c344 <HAL_TIM_Base_Init>
 80084e8:	4603      	mov	r3, r0
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d001      	beq.n	80084f2 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80084ee:	f7ff fb5f 	bl	8007bb0 <Error_Handler>
  }

}
 80084f2:	bf00      	nop
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	20002918 	.word	0x20002918
 80084fc:	40014400 	.word	0x40014400

08008500 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b08a      	sub	sp, #40	; 0x28
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008508:	f107 0314 	add.w	r3, r7, #20
 800850c:	2200      	movs	r2, #0
 800850e:	601a      	str	r2, [r3, #0]
 8008510:	605a      	str	r2, [r3, #4]
 8008512:	609a      	str	r2, [r3, #8]
 8008514:	60da      	str	r2, [r3, #12]
 8008516:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a1b      	ldr	r2, [pc, #108]	; (800858c <HAL_TIM_Encoder_MspInit+0x8c>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d12f      	bne.n	8008582 <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008522:	4b1b      	ldr	r3, [pc, #108]	; (8008590 <HAL_TIM_Encoder_MspInit+0x90>)
 8008524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008526:	4a1a      	ldr	r2, [pc, #104]	; (8008590 <HAL_TIM_Encoder_MspInit+0x90>)
 8008528:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800852c:	6613      	str	r3, [r2, #96]	; 0x60
 800852e:	4b18      	ldr	r3, [pc, #96]	; (8008590 <HAL_TIM_Encoder_MspInit+0x90>)
 8008530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008532:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008536:	613b      	str	r3, [r7, #16]
 8008538:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800853a:	4b15      	ldr	r3, [pc, #84]	; (8008590 <HAL_TIM_Encoder_MspInit+0x90>)
 800853c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800853e:	4a14      	ldr	r2, [pc, #80]	; (8008590 <HAL_TIM_Encoder_MspInit+0x90>)
 8008540:	f043 0304 	orr.w	r3, r3, #4
 8008544:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008546:	4b12      	ldr	r3, [pc, #72]	; (8008590 <HAL_TIM_Encoder_MspInit+0x90>)
 8008548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800854a:	f003 0304 	and.w	r3, r3, #4
 800854e:	60fb      	str	r3, [r7, #12]
 8008550:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008552:	2303      	movs	r3, #3
 8008554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008556:	2302      	movs	r3, #2
 8008558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800855a:	2300      	movs	r3, #0
 800855c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800855e:	2300      	movs	r3, #0
 8008560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008562:	2302      	movs	r3, #2
 8008564:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008566:	f107 0314 	add.w	r3, r7, #20
 800856a:	4619      	mov	r1, r3
 800856c:	4809      	ldr	r0, [pc, #36]	; (8008594 <HAL_TIM_Encoder_MspInit+0x94>)
 800856e:	f002 fcc5 	bl	800aefc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8008572:	2200      	movs	r2, #0
 8008574:	2100      	movs	r1, #0
 8008576:	2018      	movs	r0, #24
 8008578:	f001 fda1 	bl	800a0be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800857c:	2018      	movs	r0, #24
 800857e:	f001 fdb8 	bl	800a0f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008582:	bf00      	nop
 8008584:	3728      	adds	r7, #40	; 0x28
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	40012c00 	.word	0x40012c00
 8008590:	40021000 	.word	0x40021000
 8008594:	48000800 	.word	0x48000800

08008598 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b08e      	sub	sp, #56	; 0x38
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80085a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80085a4:	2200      	movs	r2, #0
 80085a6:	601a      	str	r2, [r3, #0]
 80085a8:	605a      	str	r2, [r3, #4]
 80085aa:	609a      	str	r2, [r3, #8]
 80085ac:	60da      	str	r2, [r3, #12]
 80085ae:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085b8:	d10c      	bne.n	80085d4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80085ba:	4b4f      	ldr	r3, [pc, #316]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80085bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085be:	4a4e      	ldr	r2, [pc, #312]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80085c0:	f043 0301 	orr.w	r3, r3, #1
 80085c4:	6593      	str	r3, [r2, #88]	; 0x58
 80085c6:	4b4c      	ldr	r3, [pc, #304]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80085c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	623b      	str	r3, [r7, #32]
 80085d0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80085d2:	e08d      	b.n	80086f0 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM3)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a48      	ldr	r2, [pc, #288]	; (80086fc <HAL_TIM_Base_MspInit+0x164>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d114      	bne.n	8008608 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80085de:	4b46      	ldr	r3, [pc, #280]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80085e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085e2:	4a45      	ldr	r2, [pc, #276]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80085e4:	f043 0302 	orr.w	r3, r3, #2
 80085e8:	6593      	str	r3, [r2, #88]	; 0x58
 80085ea:	4b43      	ldr	r3, [pc, #268]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80085ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	61fb      	str	r3, [r7, #28]
 80085f4:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80085f6:	2200      	movs	r2, #0
 80085f8:	2100      	movs	r1, #0
 80085fa:	201d      	movs	r0, #29
 80085fc:	f001 fd5f 	bl	800a0be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008600:	201d      	movs	r0, #29
 8008602:	f001 fd76 	bl	800a0f2 <HAL_NVIC_EnableIRQ>
}
 8008606:	e073      	b.n	80086f0 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM5)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a3c      	ldr	r2, [pc, #240]	; (8008700 <HAL_TIM_Base_MspInit+0x168>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d131      	bne.n	8008676 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8008612:	4b39      	ldr	r3, [pc, #228]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 8008614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008616:	4a38      	ldr	r2, [pc, #224]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 8008618:	f043 0308 	orr.w	r3, r3, #8
 800861c:	6593      	str	r3, [r2, #88]	; 0x58
 800861e:	4b36      	ldr	r3, [pc, #216]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 8008620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008622:	f003 0308 	and.w	r3, r3, #8
 8008626:	61bb      	str	r3, [r7, #24]
 8008628:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800862a:	4b33      	ldr	r3, [pc, #204]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 800862c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800862e:	4a32      	ldr	r2, [pc, #200]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 8008630:	f043 0301 	orr.w	r3, r3, #1
 8008634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008636:	4b30      	ldr	r3, [pc, #192]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 8008638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800863a:	f003 0301 	and.w	r3, r3, #1
 800863e:	617b      	str	r3, [r7, #20]
 8008640:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008642:	2301      	movs	r3, #1
 8008644:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008646:	2302      	movs	r3, #2
 8008648:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800864a:	2300      	movs	r3, #0
 800864c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800864e:	2300      	movs	r3, #0
 8008650:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8008652:	2302      	movs	r3, #2
 8008654:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008656:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800865a:	4619      	mov	r1, r3
 800865c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008660:	f002 fc4c 	bl	800aefc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8008664:	2200      	movs	r2, #0
 8008666:	2102      	movs	r1, #2
 8008668:	2032      	movs	r0, #50	; 0x32
 800866a:	f001 fd28 	bl	800a0be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800866e:	2032      	movs	r0, #50	; 0x32
 8008670:	f001 fd3f 	bl	800a0f2 <HAL_NVIC_EnableIRQ>
}
 8008674:	e03c      	b.n	80086f0 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM8)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a22      	ldr	r2, [pc, #136]	; (8008704 <HAL_TIM_Base_MspInit+0x16c>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d10c      	bne.n	800869a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008680:	4b1d      	ldr	r3, [pc, #116]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 8008682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008684:	4a1c      	ldr	r2, [pc, #112]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 8008686:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800868a:	6613      	str	r3, [r2, #96]	; 0x60
 800868c:	4b1a      	ldr	r3, [pc, #104]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 800868e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008690:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008694:	613b      	str	r3, [r7, #16]
 8008696:	693b      	ldr	r3, [r7, #16]
}
 8008698:	e02a      	b.n	80086f0 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM15)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a1a      	ldr	r2, [pc, #104]	; (8008708 <HAL_TIM_Base_MspInit+0x170>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d114      	bne.n	80086ce <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80086a4:	4b14      	ldr	r3, [pc, #80]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80086a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086a8:	4a13      	ldr	r2, [pc, #76]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80086aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086ae:	6613      	str	r3, [r2, #96]	; 0x60
 80086b0:	4b11      	ldr	r3, [pc, #68]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80086b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086b8:	60fb      	str	r3, [r7, #12]
 80086ba:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80086bc:	2200      	movs	r2, #0
 80086be:	2100      	movs	r1, #0
 80086c0:	2018      	movs	r0, #24
 80086c2:	f001 fcfc 	bl	800a0be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80086c6:	2018      	movs	r0, #24
 80086c8:	f001 fd13 	bl	800a0f2 <HAL_NVIC_EnableIRQ>
}
 80086cc:	e010      	b.n	80086f0 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM16)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a0e      	ldr	r2, [pc, #56]	; (800870c <HAL_TIM_Base_MspInit+0x174>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d10b      	bne.n	80086f0 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80086d8:	4b07      	ldr	r3, [pc, #28]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80086da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086dc:	4a06      	ldr	r2, [pc, #24]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80086de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086e2:	6613      	str	r3, [r2, #96]	; 0x60
 80086e4:	4b04      	ldr	r3, [pc, #16]	; (80086f8 <HAL_TIM_Base_MspInit+0x160>)
 80086e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086ec:	60bb      	str	r3, [r7, #8]
 80086ee:	68bb      	ldr	r3, [r7, #8]
}
 80086f0:	bf00      	nop
 80086f2:	3738      	adds	r7, #56	; 0x38
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	40021000 	.word	0x40021000
 80086fc:	40000400 	.word	0x40000400
 8008700:	40000c00 	.word	0x40000c00
 8008704:	40013400 	.word	0x40013400
 8008708:	40014000 	.word	0x40014000
 800870c:	40014400 	.word	0x40014400

08008710 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008710:	480d      	ldr	r0, [pc, #52]	; (8008748 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008712:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008714:	480d      	ldr	r0, [pc, #52]	; (800874c <LoopForever+0x6>)
  ldr r1, =_edata
 8008716:	490e      	ldr	r1, [pc, #56]	; (8008750 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008718:	4a0e      	ldr	r2, [pc, #56]	; (8008754 <LoopForever+0xe>)
  movs r3, #0
 800871a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800871c:	e002      	b.n	8008724 <LoopCopyDataInit>

0800871e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800871e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008722:	3304      	adds	r3, #4

08008724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008728:	d3f9      	bcc.n	800871e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800872a:	4a0b      	ldr	r2, [pc, #44]	; (8008758 <LoopForever+0x12>)
  ldr r4, =_ebss
 800872c:	4c0b      	ldr	r4, [pc, #44]	; (800875c <LoopForever+0x16>)
  movs r3, #0
 800872e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008730:	e001      	b.n	8008736 <LoopFillZerobss>

08008732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008734:	3204      	adds	r2, #4

08008736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008738:	d3fb      	bcc.n	8008732 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800873a:	f7ff fc91 	bl	8008060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800873e:	f006 f889 	bl	800e854 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008742:	f7ff f955 	bl	80079f0 <main>

08008746 <LoopForever>:

LoopForever:
    b LoopForever
 8008746:	e7fe      	b.n	8008746 <LoopForever>
  ldr   r0, =_estack
 8008748:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800874c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008750:	20001ed0 	.word	0x20001ed0
  ldr r2, =_sidata
 8008754:	08013ad0 	.word	0x08013ad0
  ldr r2, =_sbss
 8008758:	20001ed0 	.word	0x20001ed0
  ldr r4, =_ebss
 800875c:	2000296c 	.word	0x2000296c

08008760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008760:	e7fe      	b.n	8008760 <ADC1_2_IRQHandler>

08008762 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b082      	sub	sp, #8
 8008766:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008768:	2300      	movs	r3, #0
 800876a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800876c:	2003      	movs	r0, #3
 800876e:	f001 fc9b 	bl	800a0a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008772:	2000      	movs	r0, #0
 8008774:	f000 f80e 	bl	8008794 <HAL_InitTick>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d002      	beq.n	8008784 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	71fb      	strb	r3, [r7, #7]
 8008782:	e001      	b.n	8008788 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008784:	f7ff fae4 	bl	8007d50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008788:	79fb      	ldrb	r3, [r7, #7]

}
 800878a:	4618      	mov	r0, r3
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
	...

08008794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800879c:	2300      	movs	r3, #0
 800879e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80087a0:	4b16      	ldr	r3, [pc, #88]	; (80087fc <HAL_InitTick+0x68>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d022      	beq.n	80087ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80087a8:	4b15      	ldr	r3, [pc, #84]	; (8008800 <HAL_InitTick+0x6c>)
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	4b13      	ldr	r3, [pc, #76]	; (80087fc <HAL_InitTick+0x68>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80087b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80087b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087bc:	4618      	mov	r0, r3
 80087be:	f001 fca6 	bl	800a10e <HAL_SYSTICK_Config>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10f      	bne.n	80087e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2b0f      	cmp	r3, #15
 80087cc:	d809      	bhi.n	80087e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80087ce:	2200      	movs	r2, #0
 80087d0:	6879      	ldr	r1, [r7, #4]
 80087d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087d6:	f001 fc72 	bl	800a0be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80087da:	4a0a      	ldr	r2, [pc, #40]	; (8008804 <HAL_InitTick+0x70>)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6013      	str	r3, [r2, #0]
 80087e0:	e007      	b.n	80087f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	73fb      	strb	r3, [r7, #15]
 80087e6:	e004      	b.n	80087f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	73fb      	strb	r3, [r7, #15]
 80087ec:	e001      	b.n	80087f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80087f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3710      	adds	r7, #16
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}
 80087fc:	20000cb0 	.word	0x20000cb0
 8008800:	20000ca8 	.word	0x20000ca8
 8008804:	20000cac 	.word	0x20000cac

08008808 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008808:	b480      	push	{r7}
 800880a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800880c:	4b05      	ldr	r3, [pc, #20]	; (8008824 <HAL_IncTick+0x1c>)
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	4b05      	ldr	r3, [pc, #20]	; (8008828 <HAL_IncTick+0x20>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4413      	add	r3, r2
 8008816:	4a03      	ldr	r2, [pc, #12]	; (8008824 <HAL_IncTick+0x1c>)
 8008818:	6013      	str	r3, [r2, #0]
}
 800881a:	bf00      	nop
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr
 8008824:	20002964 	.word	0x20002964
 8008828:	20000cb0 	.word	0x20000cb0

0800882c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800882c:	b480      	push	{r7}
 800882e:	af00      	add	r7, sp, #0
  return uwTick;
 8008830:	4b03      	ldr	r3, [pc, #12]	; (8008840 <HAL_GetTick+0x14>)
 8008832:	681b      	ldr	r3, [r3, #0]
}
 8008834:	4618      	mov	r0, r3
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr
 800883e:	bf00      	nop
 8008840:	20002964 	.word	0x20002964

08008844 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800884c:	f7ff ffee 	bl	800882c <HAL_GetTick>
 8008850:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800885c:	d004      	beq.n	8008868 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800885e:	4b09      	ldr	r3, [pc, #36]	; (8008884 <HAL_Delay+0x40>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	4413      	add	r3, r2
 8008866:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008868:	bf00      	nop
 800886a:	f7ff ffdf 	bl	800882c <HAL_GetTick>
 800886e:	4602      	mov	r2, r0
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	1ad3      	subs	r3, r2, r3
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	429a      	cmp	r2, r3
 8008878:	d8f7      	bhi.n	800886a <HAL_Delay+0x26>
  {
  }
}
 800887a:	bf00      	nop
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	20000cb0 	.word	0x20000cb0

08008888 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	431a      	orrs	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	609a      	str	r2, [r3, #8]
}
 80088a2:	bf00      	nop
 80088a4:	370c      	adds	r7, #12
 80088a6:	46bd      	mov	sp, r7
 80088a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ac:	4770      	bx	lr

080088ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80088ae:	b480      	push	{r7}
 80088b0:	b083      	sub	sp, #12
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	6078      	str	r0, [r7, #4]
 80088b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	431a      	orrs	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	609a      	str	r2, [r3, #8]
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	370c      	adds	r7, #12
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80088f0:	b490      	push	{r4, r7}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
 80088fc:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	3360      	adds	r3, #96	; 0x60
 8008902:	461a      	mov	r2, r3
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	4413      	add	r3, r2
 800890a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800890c:	6822      	ldr	r2, [r4, #0]
 800890e:	4b08      	ldr	r3, [pc, #32]	; (8008930 <LL_ADC_SetOffset+0x40>)
 8008910:	4013      	ands	r3, r2
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8008918:	683a      	ldr	r2, [r7, #0]
 800891a:	430a      	orrs	r2, r1
 800891c:	4313      	orrs	r3, r2
 800891e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008922:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008924:	bf00      	nop
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bc90      	pop	{r4, r7}
 800892c:	4770      	bx	lr
 800892e:	bf00      	nop
 8008930:	03fff000 	.word	0x03fff000

08008934 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008934:	b490      	push	{r4, r7}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	3360      	adds	r3, #96	; 0x60
 8008942:	461a      	mov	r2, r3
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	4413      	add	r3, r2
 800894a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800894c:	6823      	ldr	r3, [r4, #0]
 800894e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008952:	4618      	mov	r0, r3
 8008954:	3708      	adds	r7, #8
 8008956:	46bd      	mov	sp, r7
 8008958:	bc90      	pop	{r4, r7}
 800895a:	4770      	bx	lr

0800895c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800895c:	b490      	push	{r4, r7}
 800895e:	b084      	sub	sp, #16
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	3360      	adds	r3, #96	; 0x60
 800896c:	461a      	mov	r2, r3
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	009b      	lsls	r3, r3, #2
 8008972:	4413      	add	r3, r2
 8008974:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4313      	orrs	r3, r2
 8008980:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008982:	bf00      	nop
 8008984:	3710      	adds	r7, #16
 8008986:	46bd      	mov	sp, r7
 8008988:	bc90      	pop	{r4, r7}
 800898a:	4770      	bx	lr

0800898c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800898c:	b490      	push	{r4, r7}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	3360      	adds	r3, #96	; 0x60
 800899c:	461a      	mov	r2, r3
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	4413      	add	r3, r2
 80089a4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80089a6:	6823      	ldr	r3, [r4, #0]
 80089a8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	4313      	orrs	r3, r2
 80089b0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80089b2:	bf00      	nop
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bc90      	pop	{r4, r7}
 80089ba:	4770      	bx	lr

080089bc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80089bc:	b490      	push	{r4, r7}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	3360      	adds	r3, #96	; 0x60
 80089cc:	461a      	mov	r2, r3
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	4413      	add	r3, r2
 80089d4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4313      	orrs	r3, r2
 80089e0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80089e2:	bf00      	nop
 80089e4:	3710      	adds	r7, #16
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bc90      	pop	{r4, r7}
 80089ea:	4770      	bx	lr

080089ec <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	695b      	ldr	r3, [r3, #20]
 80089fa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	431a      	orrs	r2, r3
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	615a      	str	r2, [r3, #20]
}
 8008a06:	bf00      	nop
 8008a08:	370c      	adds	r7, #12
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr

08008a12 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008a12:	b490      	push	{r4, r7}
 8008a14:	b084      	sub	sp, #16
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	60f8      	str	r0, [r7, #12]
 8008a1a:	60b9      	str	r1, [r7, #8]
 8008a1c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	3330      	adds	r3, #48	; 0x30
 8008a22:	461a      	mov	r2, r3
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	0a1b      	lsrs	r3, r3, #8
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	f003 030c 	and.w	r3, r3, #12
 8008a2e:	4413      	add	r3, r2
 8008a30:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008a32:	6822      	ldr	r2, [r4, #0]
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	f003 031f 	and.w	r3, r3, #31
 8008a3a:	211f      	movs	r1, #31
 8008a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8008a40:	43db      	mvns	r3, r3
 8008a42:	401a      	ands	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	0e9b      	lsrs	r3, r3, #26
 8008a48:	f003 011f 	and.w	r1, r3, #31
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	f003 031f 	and.w	r3, r3, #31
 8008a52:	fa01 f303 	lsl.w	r3, r1, r3
 8008a56:	4313      	orrs	r3, r2
 8008a58:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008a5a:	bf00      	nop
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bc90      	pop	{r4, r7}
 8008a62:	4770      	bx	lr

08008a64 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008a64:	b490      	push	{r4, r7}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	60b9      	str	r1, [r7, #8]
 8008a6e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	3314      	adds	r3, #20
 8008a74:	461a      	mov	r2, r3
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	0e5b      	lsrs	r3, r3, #25
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	f003 0304 	and.w	r3, r3, #4
 8008a80:	4413      	add	r3, r2
 8008a82:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008a84:	6822      	ldr	r2, [r4, #0]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	0d1b      	lsrs	r3, r3, #20
 8008a8a:	f003 031f 	and.w	r3, r3, #31
 8008a8e:	2107      	movs	r1, #7
 8008a90:	fa01 f303 	lsl.w	r3, r1, r3
 8008a94:	43db      	mvns	r3, r3
 8008a96:	401a      	ands	r2, r3
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	0d1b      	lsrs	r3, r3, #20
 8008a9c:	f003 031f 	and.w	r3, r3, #31
 8008aa0:	6879      	ldr	r1, [r7, #4]
 8008aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008aaa:	bf00      	nop
 8008aac:	3710      	adds	r7, #16
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bc90      	pop	{r4, r7}
 8008ab2:	4770      	bx	lr

08008ab4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008acc:	43db      	mvns	r3, r3
 8008ace:	401a      	ands	r2, r3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f003 0318 	and.w	r3, r3, #24
 8008ad6:	4908      	ldr	r1, [pc, #32]	; (8008af8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008ad8:	40d9      	lsrs	r1, r3
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	400b      	ands	r3, r1
 8008ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ae2:	431a      	orrs	r2, r3
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008aea:	bf00      	nop
 8008aec:	3714      	adds	r7, #20
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	0007ffff 	.word	0x0007ffff

08008afc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008b0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	6093      	str	r3, [r2, #8]
}
 8008b14:	bf00      	nop
 8008b16:	370c      	adds	r7, #12
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1e:	4770      	bx	lr

08008b20 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b34:	d101      	bne.n	8008b3a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e000      	b.n	8008b3c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008b58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008b5c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b84:	d101      	bne.n	8008b8a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008b86:	2301      	movs	r3, #1
 8008b88:	e000      	b.n	8008b8c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f003 0301 	and.w	r3, r3, #1
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d101      	bne.n	8008bb0 <LL_ADC_IsEnabled+0x18>
 8008bac:	2301      	movs	r3, #1
 8008bae:	e000      	b.n	8008bb2 <LL_ADC_IsEnabled+0x1a>
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	370c      	adds	r7, #12
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr

08008bbe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008bbe:	b480      	push	{r7}
 8008bc0:	b083      	sub	sp, #12
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f003 0304 	and.w	r3, r3, #4
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	d101      	bne.n	8008bd6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e000      	b.n	8008bd8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	f003 0308 	and.w	r3, r3, #8
 8008bf4:	2b08      	cmp	r3, #8
 8008bf6:	d101      	bne.n	8008bfc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e000      	b.n	8008bfe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	370c      	adds	r7, #12
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr
	...

08008c0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008c0c:	b590      	push	{r4, r7, lr}
 8008c0e:	b089      	sub	sp, #36	; 0x24
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008c14:	2300      	movs	r3, #0
 8008c16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d101      	bne.n	8008c26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e1ad      	b.n	8008f82 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d109      	bne.n	8008c48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f7fe f937 	bl	8006ea8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f7ff ff67 	bl	8008b20 <LL_ADC_IsDeepPowerDownEnabled>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d004      	beq.n	8008c62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7ff ff4d 	bl	8008afc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4618      	mov	r0, r3
 8008c68:	f7ff ff82 	bl	8008b70 <LL_ADC_IsInternalRegulatorEnabled>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d113      	bne.n	8008c9a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4618      	mov	r0, r3
 8008c78:	f7ff ff66 	bl	8008b48 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008c7c:	4b9e      	ldr	r3, [pc, #632]	; (8008ef8 <HAL_ADC_Init+0x2ec>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	099b      	lsrs	r3, r3, #6
 8008c82:	4a9e      	ldr	r2, [pc, #632]	; (8008efc <HAL_ADC_Init+0x2f0>)
 8008c84:	fba2 2303 	umull	r2, r3, r2, r3
 8008c88:	099b      	lsrs	r3, r3, #6
 8008c8a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008c8c:	e002      	b.n	8008c94 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	3b01      	subs	r3, #1
 8008c92:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d1f9      	bne.n	8008c8e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7ff ff66 	bl	8008b70 <LL_ADC_IsInternalRegulatorEnabled>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d10d      	bne.n	8008cc6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cae:	f043 0210 	orr.w	r2, r3, #16
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cba:	f043 0201 	orr.w	r2, r3, #1
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7ff ff77 	bl	8008bbe <LL_ADC_REG_IsConversionOngoing>
 8008cd0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cd6:	f003 0310 	and.w	r3, r3, #16
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f040 8148 	bne.w	8008f70 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	f040 8144 	bne.w	8008f70 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008cf0:	f043 0202 	orr.w	r2, r3, #2
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7ff ff4b 	bl	8008b98 <LL_ADC_IsEnabled>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d141      	bne.n	8008d8c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008d10:	d004      	beq.n	8008d1c <HAL_ADC_Init+0x110>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a7a      	ldr	r2, [pc, #488]	; (8008f00 <HAL_ADC_Init+0x2f4>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d10f      	bne.n	8008d3c <HAL_ADC_Init+0x130>
 8008d1c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008d20:	f7ff ff3a 	bl	8008b98 <LL_ADC_IsEnabled>
 8008d24:	4604      	mov	r4, r0
 8008d26:	4876      	ldr	r0, [pc, #472]	; (8008f00 <HAL_ADC_Init+0x2f4>)
 8008d28:	f7ff ff36 	bl	8008b98 <LL_ADC_IsEnabled>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	4323      	orrs	r3, r4
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	bf0c      	ite	eq
 8008d34:	2301      	moveq	r3, #1
 8008d36:	2300      	movne	r3, #0
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	e012      	b.n	8008d62 <HAL_ADC_Init+0x156>
 8008d3c:	4871      	ldr	r0, [pc, #452]	; (8008f04 <HAL_ADC_Init+0x2f8>)
 8008d3e:	f7ff ff2b 	bl	8008b98 <LL_ADC_IsEnabled>
 8008d42:	4604      	mov	r4, r0
 8008d44:	4870      	ldr	r0, [pc, #448]	; (8008f08 <HAL_ADC_Init+0x2fc>)
 8008d46:	f7ff ff27 	bl	8008b98 <LL_ADC_IsEnabled>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	431c      	orrs	r4, r3
 8008d4e:	486f      	ldr	r0, [pc, #444]	; (8008f0c <HAL_ADC_Init+0x300>)
 8008d50:	f7ff ff22 	bl	8008b98 <LL_ADC_IsEnabled>
 8008d54:	4603      	mov	r3, r0
 8008d56:	4323      	orrs	r3, r4
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	bf0c      	ite	eq
 8008d5c:	2301      	moveq	r3, #1
 8008d5e:	2300      	movne	r3, #0
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d012      	beq.n	8008d8c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008d6e:	d004      	beq.n	8008d7a <HAL_ADC_Init+0x16e>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a62      	ldr	r2, [pc, #392]	; (8008f00 <HAL_ADC_Init+0x2f4>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d101      	bne.n	8008d7e <HAL_ADC_Init+0x172>
 8008d7a:	4a65      	ldr	r2, [pc, #404]	; (8008f10 <HAL_ADC_Init+0x304>)
 8008d7c:	e000      	b.n	8008d80 <HAL_ADC_Init+0x174>
 8008d7e:	4a65      	ldr	r2, [pc, #404]	; (8008f14 <HAL_ADC_Init+0x308>)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	4619      	mov	r1, r3
 8008d86:	4610      	mov	r0, r2
 8008d88:	f7ff fd7e 	bl	8008888 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	7f5b      	ldrb	r3, [r3, #29]
 8008d90:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d96:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008d9c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008da2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008daa:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008dac:	4313      	orrs	r3, r2
 8008dae:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d106      	bne.n	8008dc8 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	045b      	lsls	r3, r3, #17
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d009      	beq.n	8008de4 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dd4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ddc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008dde:	69ba      	ldr	r2, [r7, #24]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	68da      	ldr	r2, [r3, #12]
 8008dea:	4b4b      	ldr	r3, [pc, #300]	; (8008f18 <HAL_ADC_Init+0x30c>)
 8008dec:	4013      	ands	r3, r2
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	6812      	ldr	r2, [r2, #0]
 8008df2:	69b9      	ldr	r1, [r7, #24]
 8008df4:	430b      	orrs	r3, r1
 8008df6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	691b      	ldr	r3, [r3, #16]
 8008dfe:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	430a      	orrs	r2, r1
 8008e0c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7ff fed3 	bl	8008bbe <LL_ADC_REG_IsConversionOngoing>
 8008e18:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7ff fee0 	bl	8008be4 <LL_ADC_INJ_IsConversionOngoing>
 8008e24:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d17f      	bne.n	8008f2c <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d17c      	bne.n	8008f2c <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e36:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e3e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e40:	4313      	orrs	r3, r2
 8008e42:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e4e:	f023 0302 	bic.w	r3, r3, #2
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	6812      	ldr	r2, [r2, #0]
 8008e56:	69b9      	ldr	r1, [r7, #24]
 8008e58:	430b      	orrs	r3, r1
 8008e5a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d017      	beq.n	8008e94 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	691a      	ldr	r2, [r3, #16]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008e72:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008e7c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008e80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008e84:	687a      	ldr	r2, [r7, #4]
 8008e86:	6911      	ldr	r1, [r2, #16]
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	6812      	ldr	r2, [r2, #0]
 8008e8c:	430b      	orrs	r3, r1
 8008e8e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8008e92:	e013      	b.n	8008ebc <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	691a      	ldr	r2, [r3, #16]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008ea2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	6812      	ldr	r2, [r2, #0]
 8008eb0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008eb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008eb8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d12a      	bne.n	8008f1c <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	691b      	ldr	r3, [r3, #16]
 8008ecc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008ed0:	f023 0304 	bic.w	r3, r3, #4
 8008ed4:	687a      	ldr	r2, [r7, #4]
 8008ed6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008edc:	4311      	orrs	r1, r2
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008ee2:	4311      	orrs	r1, r2
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008ee8:	430a      	orrs	r2, r1
 8008eea:	431a      	orrs	r2, r3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f042 0201 	orr.w	r2, r2, #1
 8008ef4:	611a      	str	r2, [r3, #16]
 8008ef6:	e019      	b.n	8008f2c <HAL_ADC_Init+0x320>
 8008ef8:	20000ca8 	.word	0x20000ca8
 8008efc:	053e2d63 	.word	0x053e2d63
 8008f00:	50000100 	.word	0x50000100
 8008f04:	50000400 	.word	0x50000400
 8008f08:	50000500 	.word	0x50000500
 8008f0c:	50000600 	.word	0x50000600
 8008f10:	50000300 	.word	0x50000300
 8008f14:	50000700 	.word	0x50000700
 8008f18:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	691a      	ldr	r2, [r3, #16]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f022 0201 	bic.w	r2, r2, #1
 8008f2a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	695b      	ldr	r3, [r3, #20]
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d10c      	bne.n	8008f4e <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f3a:	f023 010f 	bic.w	r1, r3, #15
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	1e5a      	subs	r2, r3, #1
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	430a      	orrs	r2, r1
 8008f4a:	631a      	str	r2, [r3, #48]	; 0x30
 8008f4c:	e007      	b.n	8008f5e <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f022 020f 	bic.w	r2, r2, #15
 8008f5c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f62:	f023 0303 	bic.w	r3, r3, #3
 8008f66:	f043 0201 	orr.w	r2, r3, #1
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	65da      	str	r2, [r3, #92]	; 0x5c
 8008f6e:	e007      	b.n	8008f80 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f74:	f043 0210 	orr.w	r2, r3, #16
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008f80:	7ffb      	ldrb	r3, [r7, #31]
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3724      	adds	r7, #36	; 0x24
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd90      	pop	{r4, r7, pc}
 8008f8a:	bf00      	nop

08008f8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b0a6      	sub	sp, #152	; 0x98
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008f96:	2300      	movs	r3, #0
 8008f98:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d101      	bne.n	8008fae <HAL_ADC_ConfigChannel+0x22>
 8008faa:	2302      	movs	r3, #2
 8008fac:	e38e      	b.n	80096cc <HAL_ADC_ConfigChannel+0x740>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff fdff 	bl	8008bbe <LL_ADC_REG_IsConversionOngoing>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f040 836f 	bne.w	80096a6 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6818      	ldr	r0, [r3, #0]
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	6859      	ldr	r1, [r3, #4]
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	f7ff fd1c 	bl	8008a12 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f7ff fded 	bl	8008bbe <LL_ADC_REG_IsConversionOngoing>
 8008fe4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4618      	mov	r0, r3
 8008fee:	f7ff fdf9 	bl	8008be4 <LL_ADC_INJ_IsConversionOngoing>
 8008ff2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008ff6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	f040 817b 	bne.w	80092f6 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009000:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009004:	2b00      	cmp	r3, #0
 8009006:	f040 8176 	bne.w	80092f6 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009012:	d10f      	bne.n	8009034 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6818      	ldr	r0, [r3, #0]
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	2200      	movs	r2, #0
 800901e:	4619      	mov	r1, r3
 8009020:	f7ff fd20 	bl	8008a64 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800902c:	4618      	mov	r0, r3
 800902e:	f7ff fcdd 	bl	80089ec <LL_ADC_SetSamplingTimeCommonConfig>
 8009032:	e00e      	b.n	8009052 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6818      	ldr	r0, [r3, #0]
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	6819      	ldr	r1, [r3, #0]
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	461a      	mov	r2, r3
 8009042:	f7ff fd0f 	bl	8008a64 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2100      	movs	r1, #0
 800904c:	4618      	mov	r0, r3
 800904e:	f7ff fccd 	bl	80089ec <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	695a      	ldr	r2, [r3, #20]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	08db      	lsrs	r3, r3, #3
 800905e:	f003 0303 	and.w	r3, r3, #3
 8009062:	005b      	lsls	r3, r3, #1
 8009064:	fa02 f303 	lsl.w	r3, r2, r3
 8009068:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	691b      	ldr	r3, [r3, #16]
 8009070:	2b04      	cmp	r3, #4
 8009072:	d022      	beq.n	80090ba <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6818      	ldr	r0, [r3, #0]
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	6919      	ldr	r1, [r3, #16]
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009084:	f7ff fc34 	bl	80088f0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6818      	ldr	r0, [r3, #0]
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	6919      	ldr	r1, [r3, #16]
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	699b      	ldr	r3, [r3, #24]
 8009094:	461a      	mov	r2, r3
 8009096:	f7ff fc79 	bl	800898c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6818      	ldr	r0, [r3, #0]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	6919      	ldr	r1, [r3, #16]
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	7f1b      	ldrb	r3, [r3, #28]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d102      	bne.n	80090b0 <HAL_ADC_ConfigChannel+0x124>
 80090aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80090ae:	e000      	b.n	80090b2 <HAL_ADC_ConfigChannel+0x126>
 80090b0:	2300      	movs	r3, #0
 80090b2:	461a      	mov	r2, r3
 80090b4:	f7ff fc82 	bl	80089bc <LL_ADC_SetOffsetSaturation>
 80090b8:	e11d      	b.n	80092f6 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2100      	movs	r1, #0
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7ff fc37 	bl	8008934 <LL_ADC_GetOffsetChannel>
 80090c6:	4603      	mov	r3, r0
 80090c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10a      	bne.n	80090e6 <HAL_ADC_ConfigChannel+0x15a>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2100      	movs	r1, #0
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7ff fc2c 	bl	8008934 <LL_ADC_GetOffsetChannel>
 80090dc:	4603      	mov	r3, r0
 80090de:	0e9b      	lsrs	r3, r3, #26
 80090e0:	f003 021f 	and.w	r2, r3, #31
 80090e4:	e012      	b.n	800910c <HAL_ADC_ConfigChannel+0x180>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2100      	movs	r1, #0
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7ff fc21 	bl	8008934 <LL_ADC_GetOffsetChannel>
 80090f2:	4603      	mov	r3, r0
 80090f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80090fc:	fa93 f3a3 	rbit	r3, r3
 8009100:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8009102:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009104:	fab3 f383 	clz	r3, r3
 8009108:	b2db      	uxtb	r3, r3
 800910a:	461a      	mov	r2, r3
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009114:	2b00      	cmp	r3, #0
 8009116:	d105      	bne.n	8009124 <HAL_ADC_ConfigChannel+0x198>
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	0e9b      	lsrs	r3, r3, #26
 800911e:	f003 031f 	and.w	r3, r3, #31
 8009122:	e00a      	b.n	800913a <HAL_ADC_ConfigChannel+0x1ae>
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800912a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800912c:	fa93 f3a3 	rbit	r3, r3
 8009130:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8009132:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009134:	fab3 f383 	clz	r3, r3
 8009138:	b2db      	uxtb	r3, r3
 800913a:	429a      	cmp	r2, r3
 800913c:	d106      	bne.n	800914c <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2200      	movs	r2, #0
 8009144:	2100      	movs	r1, #0
 8009146:	4618      	mov	r0, r3
 8009148:	f7ff fc08 	bl	800895c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2101      	movs	r1, #1
 8009152:	4618      	mov	r0, r3
 8009154:	f7ff fbee 	bl	8008934 <LL_ADC_GetOffsetChannel>
 8009158:	4603      	mov	r3, r0
 800915a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10a      	bne.n	8009178 <HAL_ADC_ConfigChannel+0x1ec>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	2101      	movs	r1, #1
 8009168:	4618      	mov	r0, r3
 800916a:	f7ff fbe3 	bl	8008934 <LL_ADC_GetOffsetChannel>
 800916e:	4603      	mov	r3, r0
 8009170:	0e9b      	lsrs	r3, r3, #26
 8009172:	f003 021f 	and.w	r2, r3, #31
 8009176:	e010      	b.n	800919a <HAL_ADC_ConfigChannel+0x20e>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	2101      	movs	r1, #1
 800917e:	4618      	mov	r0, r3
 8009180:	f7ff fbd8 	bl	8008934 <LL_ADC_GetOffsetChannel>
 8009184:	4603      	mov	r3, r0
 8009186:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009188:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800918a:	fa93 f3a3 	rbit	r3, r3
 800918e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8009190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009192:	fab3 f383 	clz	r3, r3
 8009196:	b2db      	uxtb	r3, r3
 8009198:	461a      	mov	r2, r3
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d105      	bne.n	80091b2 <HAL_ADC_ConfigChannel+0x226>
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	0e9b      	lsrs	r3, r3, #26
 80091ac:	f003 031f 	and.w	r3, r3, #31
 80091b0:	e00a      	b.n	80091c8 <HAL_ADC_ConfigChannel+0x23c>
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80091ba:	fa93 f3a3 	rbit	r3, r3
 80091be:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80091c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80091c2:	fab3 f383 	clz	r3, r3
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d106      	bne.n	80091da <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	2200      	movs	r2, #0
 80091d2:	2101      	movs	r1, #1
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7ff fbc1 	bl	800895c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2102      	movs	r1, #2
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7ff fba7 	bl	8008934 <LL_ADC_GetOffsetChannel>
 80091e6:	4603      	mov	r3, r0
 80091e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d10a      	bne.n	8009206 <HAL_ADC_ConfigChannel+0x27a>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2102      	movs	r1, #2
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7ff fb9c 	bl	8008934 <LL_ADC_GetOffsetChannel>
 80091fc:	4603      	mov	r3, r0
 80091fe:	0e9b      	lsrs	r3, r3, #26
 8009200:	f003 021f 	and.w	r2, r3, #31
 8009204:	e010      	b.n	8009228 <HAL_ADC_ConfigChannel+0x29c>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2102      	movs	r1, #2
 800920c:	4618      	mov	r0, r3
 800920e:	f7ff fb91 	bl	8008934 <LL_ADC_GetOffsetChannel>
 8009212:	4603      	mov	r3, r0
 8009214:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009216:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009218:	fa93 f3a3 	rbit	r3, r3
 800921c:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800921e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009220:	fab3 f383 	clz	r3, r3
 8009224:	b2db      	uxtb	r3, r3
 8009226:	461a      	mov	r2, r3
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009230:	2b00      	cmp	r3, #0
 8009232:	d105      	bne.n	8009240 <HAL_ADC_ConfigChannel+0x2b4>
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	0e9b      	lsrs	r3, r3, #26
 800923a:	f003 031f 	and.w	r3, r3, #31
 800923e:	e00a      	b.n	8009256 <HAL_ADC_ConfigChannel+0x2ca>
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009246:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009248:	fa93 f3a3 	rbit	r3, r3
 800924c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800924e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009250:	fab3 f383 	clz	r3, r3
 8009254:	b2db      	uxtb	r3, r3
 8009256:	429a      	cmp	r2, r3
 8009258:	d106      	bne.n	8009268 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	2200      	movs	r2, #0
 8009260:	2102      	movs	r1, #2
 8009262:	4618      	mov	r0, r3
 8009264:	f7ff fb7a 	bl	800895c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2103      	movs	r1, #3
 800926e:	4618      	mov	r0, r3
 8009270:	f7ff fb60 	bl	8008934 <LL_ADC_GetOffsetChannel>
 8009274:	4603      	mov	r3, r0
 8009276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800927a:	2b00      	cmp	r3, #0
 800927c:	d10a      	bne.n	8009294 <HAL_ADC_ConfigChannel+0x308>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2103      	movs	r1, #3
 8009284:	4618      	mov	r0, r3
 8009286:	f7ff fb55 	bl	8008934 <LL_ADC_GetOffsetChannel>
 800928a:	4603      	mov	r3, r0
 800928c:	0e9b      	lsrs	r3, r3, #26
 800928e:	f003 021f 	and.w	r2, r3, #31
 8009292:	e010      	b.n	80092b6 <HAL_ADC_ConfigChannel+0x32a>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2103      	movs	r1, #3
 800929a:	4618      	mov	r0, r3
 800929c:	f7ff fb4a 	bl	8008934 <LL_ADC_GetOffsetChannel>
 80092a0:	4603      	mov	r3, r0
 80092a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092a6:	fa93 f3a3 	rbit	r3, r3
 80092aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80092ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092ae:	fab3 f383 	clz	r3, r3
 80092b2:	b2db      	uxtb	r3, r3
 80092b4:	461a      	mov	r2, r3
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d105      	bne.n	80092ce <HAL_ADC_ConfigChannel+0x342>
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	0e9b      	lsrs	r3, r3, #26
 80092c8:	f003 031f 	and.w	r3, r3, #31
 80092cc:	e00a      	b.n	80092e4 <HAL_ADC_ConfigChannel+0x358>
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092d6:	fa93 f3a3 	rbit	r3, r3
 80092da:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80092dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092de:	fab3 f383 	clz	r3, r3
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d106      	bne.n	80092f6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2200      	movs	r2, #0
 80092ee:	2103      	movs	r1, #3
 80092f0:	4618      	mov	r0, r3
 80092f2:	f7ff fb33 	bl	800895c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7ff fc4c 	bl	8008b98 <LL_ADC_IsEnabled>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	f040 810c 	bne.w	8009520 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6818      	ldr	r0, [r3, #0]
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	6819      	ldr	r1, [r3, #0]
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	461a      	mov	r2, r3
 8009316:	f7ff fbcd 	bl	8008ab4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	4aaf      	ldr	r2, [pc, #700]	; (80095dc <HAL_ADC_ConfigChannel+0x650>)
 8009320:	4293      	cmp	r3, r2
 8009322:	f040 80fd 	bne.w	8009520 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009332:	2b00      	cmp	r3, #0
 8009334:	d10b      	bne.n	800934e <HAL_ADC_ConfigChannel+0x3c2>
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	0e9b      	lsrs	r3, r3, #26
 800933c:	3301      	adds	r3, #1
 800933e:	f003 031f 	and.w	r3, r3, #31
 8009342:	2b09      	cmp	r3, #9
 8009344:	bf94      	ite	ls
 8009346:	2301      	movls	r3, #1
 8009348:	2300      	movhi	r3, #0
 800934a:	b2db      	uxtb	r3, r3
 800934c:	e012      	b.n	8009374 <HAL_ADC_ConfigChannel+0x3e8>
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009354:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009356:	fa93 f3a3 	rbit	r3, r3
 800935a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800935c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800935e:	fab3 f383 	clz	r3, r3
 8009362:	b2db      	uxtb	r3, r3
 8009364:	3301      	adds	r3, #1
 8009366:	f003 031f 	and.w	r3, r3, #31
 800936a:	2b09      	cmp	r3, #9
 800936c:	bf94      	ite	ls
 800936e:	2301      	movls	r3, #1
 8009370:	2300      	movhi	r3, #0
 8009372:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009374:	2b00      	cmp	r3, #0
 8009376:	d064      	beq.n	8009442 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009380:	2b00      	cmp	r3, #0
 8009382:	d107      	bne.n	8009394 <HAL_ADC_ConfigChannel+0x408>
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	0e9b      	lsrs	r3, r3, #26
 800938a:	3301      	adds	r3, #1
 800938c:	069b      	lsls	r3, r3, #26
 800938e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009392:	e00e      	b.n	80093b2 <HAL_ADC_ConfigChannel+0x426>
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800939a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800939c:	fa93 f3a3 	rbit	r3, r3
 80093a0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80093a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093a4:	fab3 f383 	clz	r3, r3
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	3301      	adds	r3, #1
 80093ac:	069b      	lsls	r3, r3, #26
 80093ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d109      	bne.n	80093d2 <HAL_ADC_ConfigChannel+0x446>
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	0e9b      	lsrs	r3, r3, #26
 80093c4:	3301      	adds	r3, #1
 80093c6:	f003 031f 	and.w	r3, r3, #31
 80093ca:	2101      	movs	r1, #1
 80093cc:	fa01 f303 	lsl.w	r3, r1, r3
 80093d0:	e010      	b.n	80093f4 <HAL_ADC_ConfigChannel+0x468>
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093da:	fa93 f3a3 	rbit	r3, r3
 80093de:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80093e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093e2:	fab3 f383 	clz	r3, r3
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	3301      	adds	r3, #1
 80093ea:	f003 031f 	and.w	r3, r3, #31
 80093ee:	2101      	movs	r1, #1
 80093f0:	fa01 f303 	lsl.w	r3, r1, r3
 80093f4:	ea42 0103 	orr.w	r1, r2, r3
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009400:	2b00      	cmp	r3, #0
 8009402:	d10a      	bne.n	800941a <HAL_ADC_ConfigChannel+0x48e>
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	0e9b      	lsrs	r3, r3, #26
 800940a:	3301      	adds	r3, #1
 800940c:	f003 021f 	and.w	r2, r3, #31
 8009410:	4613      	mov	r3, r2
 8009412:	005b      	lsls	r3, r3, #1
 8009414:	4413      	add	r3, r2
 8009416:	051b      	lsls	r3, r3, #20
 8009418:	e011      	b.n	800943e <HAL_ADC_ConfigChannel+0x4b2>
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009422:	fa93 f3a3 	rbit	r3, r3
 8009426:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8009428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942a:	fab3 f383 	clz	r3, r3
 800942e:	b2db      	uxtb	r3, r3
 8009430:	3301      	adds	r3, #1
 8009432:	f003 021f 	and.w	r2, r3, #31
 8009436:	4613      	mov	r3, r2
 8009438:	005b      	lsls	r3, r3, #1
 800943a:	4413      	add	r3, r2
 800943c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800943e:	430b      	orrs	r3, r1
 8009440:	e069      	b.n	8009516 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800944a:	2b00      	cmp	r3, #0
 800944c:	d107      	bne.n	800945e <HAL_ADC_ConfigChannel+0x4d2>
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	0e9b      	lsrs	r3, r3, #26
 8009454:	3301      	adds	r3, #1
 8009456:	069b      	lsls	r3, r3, #26
 8009458:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800945c:	e00e      	b.n	800947c <HAL_ADC_ConfigChannel+0x4f0>
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009464:	6a3b      	ldr	r3, [r7, #32]
 8009466:	fa93 f3a3 	rbit	r3, r3
 800946a:	61fb      	str	r3, [r7, #28]
  return result;
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	fab3 f383 	clz	r3, r3
 8009472:	b2db      	uxtb	r3, r3
 8009474:	3301      	adds	r3, #1
 8009476:	069b      	lsls	r3, r3, #26
 8009478:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009484:	2b00      	cmp	r3, #0
 8009486:	d109      	bne.n	800949c <HAL_ADC_ConfigChannel+0x510>
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	0e9b      	lsrs	r3, r3, #26
 800948e:	3301      	adds	r3, #1
 8009490:	f003 031f 	and.w	r3, r3, #31
 8009494:	2101      	movs	r1, #1
 8009496:	fa01 f303 	lsl.w	r3, r1, r3
 800949a:	e010      	b.n	80094be <HAL_ADC_ConfigChannel+0x532>
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	fa93 f3a3 	rbit	r3, r3
 80094a8:	617b      	str	r3, [r7, #20]
  return result;
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	fab3 f383 	clz	r3, r3
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	3301      	adds	r3, #1
 80094b4:	f003 031f 	and.w	r3, r3, #31
 80094b8:	2101      	movs	r1, #1
 80094ba:	fa01 f303 	lsl.w	r3, r1, r3
 80094be:	ea42 0103 	orr.w	r1, r2, r3
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d10d      	bne.n	80094ea <HAL_ADC_ConfigChannel+0x55e>
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	0e9b      	lsrs	r3, r3, #26
 80094d4:	3301      	adds	r3, #1
 80094d6:	f003 021f 	and.w	r2, r3, #31
 80094da:	4613      	mov	r3, r2
 80094dc:	005b      	lsls	r3, r3, #1
 80094de:	4413      	add	r3, r2
 80094e0:	3b1e      	subs	r3, #30
 80094e2:	051b      	lsls	r3, r3, #20
 80094e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80094e8:	e014      	b.n	8009514 <HAL_ADC_ConfigChannel+0x588>
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	fa93 f3a3 	rbit	r3, r3
 80094f6:	60fb      	str	r3, [r7, #12]
  return result;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	fab3 f383 	clz	r3, r3
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	3301      	adds	r3, #1
 8009502:	f003 021f 	and.w	r2, r3, #31
 8009506:	4613      	mov	r3, r2
 8009508:	005b      	lsls	r3, r3, #1
 800950a:	4413      	add	r3, r2
 800950c:	3b1e      	subs	r3, #30
 800950e:	051b      	lsls	r3, r3, #20
 8009510:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009514:	430b      	orrs	r3, r1
 8009516:	683a      	ldr	r2, [r7, #0]
 8009518:	6892      	ldr	r2, [r2, #8]
 800951a:	4619      	mov	r1, r3
 800951c:	f7ff faa2 	bl	8008a64 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	4b2e      	ldr	r3, [pc, #184]	; (80095e0 <HAL_ADC_ConfigChannel+0x654>)
 8009526:	4013      	ands	r3, r2
 8009528:	2b00      	cmp	r3, #0
 800952a:	f000 80c9 	beq.w	80096c0 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009536:	d004      	beq.n	8009542 <HAL_ADC_ConfigChannel+0x5b6>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a29      	ldr	r2, [pc, #164]	; (80095e4 <HAL_ADC_ConfigChannel+0x658>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d101      	bne.n	8009546 <HAL_ADC_ConfigChannel+0x5ba>
 8009542:	4b29      	ldr	r3, [pc, #164]	; (80095e8 <HAL_ADC_ConfigChannel+0x65c>)
 8009544:	e000      	b.n	8009548 <HAL_ADC_ConfigChannel+0x5bc>
 8009546:	4b29      	ldr	r3, [pc, #164]	; (80095ec <HAL_ADC_ConfigChannel+0x660>)
 8009548:	4618      	mov	r0, r3
 800954a:	f7ff f9c3 	bl	80088d4 <LL_ADC_GetCommonPathInternalCh>
 800954e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a26      	ldr	r2, [pc, #152]	; (80095f0 <HAL_ADC_ConfigChannel+0x664>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d004      	beq.n	8009566 <HAL_ADC_ConfigChannel+0x5da>
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a24      	ldr	r2, [pc, #144]	; (80095f4 <HAL_ADC_ConfigChannel+0x668>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d14e      	bne.n	8009604 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009566:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800956a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d148      	bne.n	8009604 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800957a:	d005      	beq.n	8009588 <HAL_ADC_ConfigChannel+0x5fc>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a1d      	ldr	r2, [pc, #116]	; (80095f8 <HAL_ADC_ConfigChannel+0x66c>)
 8009582:	4293      	cmp	r3, r2
 8009584:	f040 8099 	bne.w	80096ba <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009590:	d004      	beq.n	800959c <HAL_ADC_ConfigChannel+0x610>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a13      	ldr	r2, [pc, #76]	; (80095e4 <HAL_ADC_ConfigChannel+0x658>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d101      	bne.n	80095a0 <HAL_ADC_ConfigChannel+0x614>
 800959c:	4a12      	ldr	r2, [pc, #72]	; (80095e8 <HAL_ADC_ConfigChannel+0x65c>)
 800959e:	e000      	b.n	80095a2 <HAL_ADC_ConfigChannel+0x616>
 80095a0:	4a12      	ldr	r2, [pc, #72]	; (80095ec <HAL_ADC_ConfigChannel+0x660>)
 80095a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80095a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80095aa:	4619      	mov	r1, r3
 80095ac:	4610      	mov	r0, r2
 80095ae:	f7ff f97e 	bl	80088ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80095b2:	4b12      	ldr	r3, [pc, #72]	; (80095fc <HAL_ADC_ConfigChannel+0x670>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	099b      	lsrs	r3, r3, #6
 80095b8:	4a11      	ldr	r2, [pc, #68]	; (8009600 <HAL_ADC_ConfigChannel+0x674>)
 80095ba:	fba2 2303 	umull	r2, r3, r2, r3
 80095be:	099a      	lsrs	r2, r3, #6
 80095c0:	4613      	mov	r3, r2
 80095c2:	005b      	lsls	r3, r3, #1
 80095c4:	4413      	add	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80095ca:	e002      	b.n	80095d2 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	3b01      	subs	r3, #1
 80095d0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d1f9      	bne.n	80095cc <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80095d8:	e06f      	b.n	80096ba <HAL_ADC_ConfigChannel+0x72e>
 80095da:	bf00      	nop
 80095dc:	407f0000 	.word	0x407f0000
 80095e0:	80080000 	.word	0x80080000
 80095e4:	50000100 	.word	0x50000100
 80095e8:	50000300 	.word	0x50000300
 80095ec:	50000700 	.word	0x50000700
 80095f0:	c3210000 	.word	0xc3210000
 80095f4:	90c00010 	.word	0x90c00010
 80095f8:	50000600 	.word	0x50000600
 80095fc:	20000ca8 	.word	0x20000ca8
 8009600:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a32      	ldr	r2, [pc, #200]	; (80096d4 <HAL_ADC_ConfigChannel+0x748>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d125      	bne.n	800965a <HAL_ADC_ConfigChannel+0x6ce>
 800960e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009612:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009616:	2b00      	cmp	r3, #0
 8009618:	d11f      	bne.n	800965a <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a2e      	ldr	r2, [pc, #184]	; (80096d8 <HAL_ADC_ConfigChannel+0x74c>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d104      	bne.n	800962e <HAL_ADC_ConfigChannel+0x6a2>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a2c      	ldr	r2, [pc, #176]	; (80096dc <HAL_ADC_ConfigChannel+0x750>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d047      	beq.n	80096be <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009636:	d004      	beq.n	8009642 <HAL_ADC_ConfigChannel+0x6b6>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a26      	ldr	r2, [pc, #152]	; (80096d8 <HAL_ADC_ConfigChannel+0x74c>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d101      	bne.n	8009646 <HAL_ADC_ConfigChannel+0x6ba>
 8009642:	4a27      	ldr	r2, [pc, #156]	; (80096e0 <HAL_ADC_ConfigChannel+0x754>)
 8009644:	e000      	b.n	8009648 <HAL_ADC_ConfigChannel+0x6bc>
 8009646:	4a27      	ldr	r2, [pc, #156]	; (80096e4 <HAL_ADC_ConfigChannel+0x758>)
 8009648:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800964c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009650:	4619      	mov	r1, r3
 8009652:	4610      	mov	r0, r2
 8009654:	f7ff f92b 	bl	80088ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009658:	e031      	b.n	80096be <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a22      	ldr	r2, [pc, #136]	; (80096e8 <HAL_ADC_ConfigChannel+0x75c>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d12d      	bne.n	80096c0 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009664:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800966c:	2b00      	cmp	r3, #0
 800966e:	d127      	bne.n	80096c0 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a18      	ldr	r2, [pc, #96]	; (80096d8 <HAL_ADC_ConfigChannel+0x74c>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d022      	beq.n	80096c0 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009682:	d004      	beq.n	800968e <HAL_ADC_ConfigChannel+0x702>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	4a13      	ldr	r2, [pc, #76]	; (80096d8 <HAL_ADC_ConfigChannel+0x74c>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d101      	bne.n	8009692 <HAL_ADC_ConfigChannel+0x706>
 800968e:	4a14      	ldr	r2, [pc, #80]	; (80096e0 <HAL_ADC_ConfigChannel+0x754>)
 8009690:	e000      	b.n	8009694 <HAL_ADC_ConfigChannel+0x708>
 8009692:	4a14      	ldr	r2, [pc, #80]	; (80096e4 <HAL_ADC_ConfigChannel+0x758>)
 8009694:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009698:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800969c:	4619      	mov	r1, r3
 800969e:	4610      	mov	r0, r2
 80096a0:	f7ff f905 	bl	80088ae <LL_ADC_SetCommonPathInternalCh>
 80096a4:	e00c      	b.n	80096c0 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096aa:	f043 0220 	orr.w	r2, r3, #32
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80096b8:	e002      	b.n	80096c0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80096ba:	bf00      	nop
 80096bc:	e000      	b.n	80096c0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80096be:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2200      	movs	r2, #0
 80096c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80096c8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3798      	adds	r7, #152	; 0x98
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	c7520000 	.word	0xc7520000
 80096d8:	50000100 	.word	0x50000100
 80096dc:	50000500 	.word	0x50000500
 80096e0:	50000300 	.word	0x50000300
 80096e4:	50000700 	.word	0x50000700
 80096e8:	cb840000 	.word	0xcb840000

080096ec <LL_ADC_IsEnabled>:
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	f003 0301 	and.w	r3, r3, #1
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d101      	bne.n	8009704 <LL_ADC_IsEnabled+0x18>
 8009700:	2301      	movs	r3, #1
 8009702:	e000      	b.n	8009706 <LL_ADC_IsEnabled+0x1a>
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	370c      	adds	r7, #12
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr

08009712 <LL_ADC_REG_IsConversionOngoing>:
{
 8009712:	b480      	push	{r7}
 8009714:	b083      	sub	sp, #12
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	f003 0304 	and.w	r3, r3, #4
 8009722:	2b04      	cmp	r3, #4
 8009724:	d101      	bne.n	800972a <LL_ADC_REG_IsConversionOngoing+0x18>
 8009726:	2301      	movs	r3, #1
 8009728:	e000      	b.n	800972c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800972a:	2300      	movs	r3, #0
}
 800972c:	4618      	mov	r0, r3
 800972e:	370c      	adds	r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8009738:	b590      	push	{r4, r7, lr}
 800973a:	b0a1      	sub	sp, #132	; 0x84
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009742:	2300      	movs	r3, #0
 8009744:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800974e:	2b01      	cmp	r3, #1
 8009750:	d101      	bne.n	8009756 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009752:	2302      	movs	r3, #2
 8009754:	e0e3      	b.n	800991e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2201      	movs	r2, #1
 800975a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009766:	d102      	bne.n	800976e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8009768:	4b6f      	ldr	r3, [pc, #444]	; (8009928 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800976a:	60bb      	str	r3, [r7, #8]
 800976c:	e009      	b.n	8009782 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a6e      	ldr	r2, [pc, #440]	; (800992c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d102      	bne.n	800977e <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8009778:	4b6d      	ldr	r3, [pc, #436]	; (8009930 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800977a:	60bb      	str	r3, [r7, #8]
 800977c:	e001      	b.n	8009782 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800977e:	2300      	movs	r3, #0
 8009780:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d10b      	bne.n	80097a0 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800978c:	f043 0220 	orr.w	r2, r3, #32
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800979c:	2301      	movs	r3, #1
 800979e:	e0be      	b.n	800991e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7ff ffb5 	bl	8009712 <LL_ADC_REG_IsConversionOngoing>
 80097a8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4618      	mov	r0, r3
 80097b0:	f7ff ffaf 	bl	8009712 <LL_ADC_REG_IsConversionOngoing>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	f040 80a0 	bne.w	80098fc <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80097bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f040 809c 	bne.w	80098fc <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80097cc:	d004      	beq.n	80097d8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a55      	ldr	r2, [pc, #340]	; (8009928 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d101      	bne.n	80097dc <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 80097d8:	4b56      	ldr	r3, [pc, #344]	; (8009934 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80097da:	e000      	b.n	80097de <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80097dc:	4b56      	ldr	r3, [pc, #344]	; (8009938 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80097de:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d04b      	beq.n	8009880 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80097e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	6859      	ldr	r1, [r3, #4]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80097fa:	035b      	lsls	r3, r3, #13
 80097fc:	430b      	orrs	r3, r1
 80097fe:	431a      	orrs	r2, r3
 8009800:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009802:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800980c:	d004      	beq.n	8009818 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a45      	ldr	r2, [pc, #276]	; (8009928 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d10f      	bne.n	8009838 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8009818:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800981c:	f7ff ff66 	bl	80096ec <LL_ADC_IsEnabled>
 8009820:	4604      	mov	r4, r0
 8009822:	4841      	ldr	r0, [pc, #260]	; (8009928 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009824:	f7ff ff62 	bl	80096ec <LL_ADC_IsEnabled>
 8009828:	4603      	mov	r3, r0
 800982a:	4323      	orrs	r3, r4
 800982c:	2b00      	cmp	r3, #0
 800982e:	bf0c      	ite	eq
 8009830:	2301      	moveq	r3, #1
 8009832:	2300      	movne	r3, #0
 8009834:	b2db      	uxtb	r3, r3
 8009836:	e012      	b.n	800985e <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009838:	483c      	ldr	r0, [pc, #240]	; (800992c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800983a:	f7ff ff57 	bl	80096ec <LL_ADC_IsEnabled>
 800983e:	4604      	mov	r4, r0
 8009840:	483b      	ldr	r0, [pc, #236]	; (8009930 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009842:	f7ff ff53 	bl	80096ec <LL_ADC_IsEnabled>
 8009846:	4603      	mov	r3, r0
 8009848:	431c      	orrs	r4, r3
 800984a:	483c      	ldr	r0, [pc, #240]	; (800993c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800984c:	f7ff ff4e 	bl	80096ec <LL_ADC_IsEnabled>
 8009850:	4603      	mov	r3, r0
 8009852:	4323      	orrs	r3, r4
 8009854:	2b00      	cmp	r3, #0
 8009856:	bf0c      	ite	eq
 8009858:	2301      	moveq	r3, #1
 800985a:	2300      	movne	r3, #0
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b00      	cmp	r3, #0
 8009860:	d056      	beq.n	8009910 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009862:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800986a:	f023 030f 	bic.w	r3, r3, #15
 800986e:	683a      	ldr	r2, [r7, #0]
 8009870:	6811      	ldr	r1, [r2, #0]
 8009872:	683a      	ldr	r2, [r7, #0]
 8009874:	6892      	ldr	r2, [r2, #8]
 8009876:	430a      	orrs	r2, r1
 8009878:	431a      	orrs	r2, r3
 800987a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800987c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800987e:	e047      	b.n	8009910 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009888:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800988a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009894:	d004      	beq.n	80098a0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a23      	ldr	r2, [pc, #140]	; (8009928 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d10f      	bne.n	80098c0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80098a0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80098a4:	f7ff ff22 	bl	80096ec <LL_ADC_IsEnabled>
 80098a8:	4604      	mov	r4, r0
 80098aa:	481f      	ldr	r0, [pc, #124]	; (8009928 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80098ac:	f7ff ff1e 	bl	80096ec <LL_ADC_IsEnabled>
 80098b0:	4603      	mov	r3, r0
 80098b2:	4323      	orrs	r3, r4
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bf0c      	ite	eq
 80098b8:	2301      	moveq	r3, #1
 80098ba:	2300      	movne	r3, #0
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	e012      	b.n	80098e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 80098c0:	481a      	ldr	r0, [pc, #104]	; (800992c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80098c2:	f7ff ff13 	bl	80096ec <LL_ADC_IsEnabled>
 80098c6:	4604      	mov	r4, r0
 80098c8:	4819      	ldr	r0, [pc, #100]	; (8009930 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80098ca:	f7ff ff0f 	bl	80096ec <LL_ADC_IsEnabled>
 80098ce:	4603      	mov	r3, r0
 80098d0:	431c      	orrs	r4, r3
 80098d2:	481a      	ldr	r0, [pc, #104]	; (800993c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80098d4:	f7ff ff0a 	bl	80096ec <LL_ADC_IsEnabled>
 80098d8:	4603      	mov	r3, r0
 80098da:	4323      	orrs	r3, r4
 80098dc:	2b00      	cmp	r3, #0
 80098de:	bf0c      	ite	eq
 80098e0:	2301      	moveq	r3, #1
 80098e2:	2300      	movne	r3, #0
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d012      	beq.n	8009910 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80098ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80098ec:	689b      	ldr	r3, [r3, #8]
 80098ee:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80098f2:	f023 030f 	bic.w	r3, r3, #15
 80098f6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80098f8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80098fa:	e009      	b.n	8009910 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009900:	f043 0220 	orr.w	r2, r3, #32
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800990e:	e000      	b.n	8009912 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009910:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800991a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800991e:	4618      	mov	r0, r3
 8009920:	3784      	adds	r7, #132	; 0x84
 8009922:	46bd      	mov	sp, r7
 8009924:	bd90      	pop	{r4, r7, pc}
 8009926:	bf00      	nop
 8009928:	50000100 	.word	0x50000100
 800992c:	50000400 	.word	0x50000400
 8009930:	50000500 	.word	0x50000500
 8009934:	50000300 	.word	0x50000300
 8009938:	50000700 	.word	0x50000700
 800993c:	50000600 	.word	0x50000600

08009940 <LL_EXTI_EnableIT_0_31>:
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8009948:	4b05      	ldr	r3, [pc, #20]	; (8009960 <LL_EXTI_EnableIT_0_31+0x20>)
 800994a:	681a      	ldr	r2, [r3, #0]
 800994c:	4904      	ldr	r1, [pc, #16]	; (8009960 <LL_EXTI_EnableIT_0_31+0x20>)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4313      	orrs	r3, r2
 8009952:	600b      	str	r3, [r1, #0]
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr
 8009960:	40010400 	.word	0x40010400

08009964 <LL_EXTI_EnableIT_32_63>:
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800996c:	4b05      	ldr	r3, [pc, #20]	; (8009984 <LL_EXTI_EnableIT_32_63+0x20>)
 800996e:	6a1a      	ldr	r2, [r3, #32]
 8009970:	4904      	ldr	r1, [pc, #16]	; (8009984 <LL_EXTI_EnableIT_32_63+0x20>)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4313      	orrs	r3, r2
 8009976:	620b      	str	r3, [r1, #32]
}
 8009978:	bf00      	nop
 800997a:	370c      	adds	r7, #12
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr
 8009984:	40010400 	.word	0x40010400

08009988 <LL_EXTI_DisableIT_0_31>:
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8009990:	4b06      	ldr	r3, [pc, #24]	; (80099ac <LL_EXTI_DisableIT_0_31+0x24>)
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	43db      	mvns	r3, r3
 8009998:	4904      	ldr	r1, [pc, #16]	; (80099ac <LL_EXTI_DisableIT_0_31+0x24>)
 800999a:	4013      	ands	r3, r2
 800999c:	600b      	str	r3, [r1, #0]
}
 800999e:	bf00      	nop
 80099a0:	370c      	adds	r7, #12
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr
 80099aa:	bf00      	nop
 80099ac:	40010400 	.word	0x40010400

080099b0 <LL_EXTI_DisableIT_32_63>:
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80099b8:	4b06      	ldr	r3, [pc, #24]	; (80099d4 <LL_EXTI_DisableIT_32_63+0x24>)
 80099ba:	6a1a      	ldr	r2, [r3, #32]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	43db      	mvns	r3, r3
 80099c0:	4904      	ldr	r1, [pc, #16]	; (80099d4 <LL_EXTI_DisableIT_32_63+0x24>)
 80099c2:	4013      	ands	r3, r2
 80099c4:	620b      	str	r3, [r1, #32]
}
 80099c6:	bf00      	nop
 80099c8:	370c      	adds	r7, #12
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
 80099d2:	bf00      	nop
 80099d4:	40010400 	.word	0x40010400

080099d8 <LL_EXTI_EnableEvent_0_31>:
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80099e0:	4b05      	ldr	r3, [pc, #20]	; (80099f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80099e2:	685a      	ldr	r2, [r3, #4]
 80099e4:	4904      	ldr	r1, [pc, #16]	; (80099f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4313      	orrs	r3, r2
 80099ea:	604b      	str	r3, [r1, #4]
}
 80099ec:	bf00      	nop
 80099ee:	370c      	adds	r7, #12
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr
 80099f8:	40010400 	.word	0x40010400

080099fc <LL_EXTI_EnableEvent_32_63>:
{
 80099fc:	b480      	push	{r7}
 80099fe:	b083      	sub	sp, #12
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8009a04:	4b05      	ldr	r3, [pc, #20]	; (8009a1c <LL_EXTI_EnableEvent_32_63+0x20>)
 8009a06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a08:	4904      	ldr	r1, [pc, #16]	; (8009a1c <LL_EXTI_EnableEvent_32_63+0x20>)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8009a10:	bf00      	nop
 8009a12:	370c      	adds	r7, #12
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr
 8009a1c:	40010400 	.word	0x40010400

08009a20 <LL_EXTI_DisableEvent_0_31>:
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8009a28:	4b06      	ldr	r3, [pc, #24]	; (8009a44 <LL_EXTI_DisableEvent_0_31+0x24>)
 8009a2a:	685a      	ldr	r2, [r3, #4]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	43db      	mvns	r3, r3
 8009a30:	4904      	ldr	r1, [pc, #16]	; (8009a44 <LL_EXTI_DisableEvent_0_31+0x24>)
 8009a32:	4013      	ands	r3, r2
 8009a34:	604b      	str	r3, [r1, #4]
}
 8009a36:	bf00      	nop
 8009a38:	370c      	adds	r7, #12
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	40010400 	.word	0x40010400

08009a48 <LL_EXTI_DisableEvent_32_63>:
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b083      	sub	sp, #12
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8009a50:	4b06      	ldr	r3, [pc, #24]	; (8009a6c <LL_EXTI_DisableEvent_32_63+0x24>)
 8009a52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	43db      	mvns	r3, r3
 8009a58:	4904      	ldr	r1, [pc, #16]	; (8009a6c <LL_EXTI_DisableEvent_32_63+0x24>)
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8009a5e:	bf00      	nop
 8009a60:	370c      	adds	r7, #12
 8009a62:	46bd      	mov	sp, r7
 8009a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a68:	4770      	bx	lr
 8009a6a:	bf00      	nop
 8009a6c:	40010400 	.word	0x40010400

08009a70 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8009a70:	b480      	push	{r7}
 8009a72:	b083      	sub	sp, #12
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8009a78:	4b05      	ldr	r3, [pc, #20]	; (8009a90 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8009a7a:	689a      	ldr	r2, [r3, #8]
 8009a7c:	4904      	ldr	r1, [pc, #16]	; (8009a90 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	4313      	orrs	r3, r2
 8009a82:	608b      	str	r3, [r1, #8]
}
 8009a84:	bf00      	nop
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr
 8009a90:	40010400 	.word	0x40010400

08009a94 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8009a94:	b480      	push	{r7}
 8009a96:	b083      	sub	sp, #12
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8009a9c:	4b05      	ldr	r3, [pc, #20]	; (8009ab4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8009a9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009aa0:	4904      	ldr	r1, [pc, #16]	; (8009ab4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	628b      	str	r3, [r1, #40]	; 0x28
}
 8009aa8:	bf00      	nop
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr
 8009ab4:	40010400 	.word	0x40010400

08009ab8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8009ac0:	4b06      	ldr	r3, [pc, #24]	; (8009adc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8009ac2:	689a      	ldr	r2, [r3, #8]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	43db      	mvns	r3, r3
 8009ac8:	4904      	ldr	r1, [pc, #16]	; (8009adc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8009aca:	4013      	ands	r3, r2
 8009acc:	608b      	str	r3, [r1, #8]
}
 8009ace:	bf00      	nop
 8009ad0:	370c      	adds	r7, #12
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr
 8009ada:	bf00      	nop
 8009adc:	40010400 	.word	0x40010400

08009ae0 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b083      	sub	sp, #12
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8009ae8:	4b06      	ldr	r3, [pc, #24]	; (8009b04 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8009aea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	43db      	mvns	r3, r3
 8009af0:	4904      	ldr	r1, [pc, #16]	; (8009b04 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8009af2:	4013      	ands	r3, r2
 8009af4:	628b      	str	r3, [r1, #40]	; 0x28
}
 8009af6:	bf00      	nop
 8009af8:	370c      	adds	r7, #12
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	40010400 	.word	0x40010400

08009b08 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b083      	sub	sp, #12
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8009b10:	4b05      	ldr	r3, [pc, #20]	; (8009b28 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8009b12:	68da      	ldr	r2, [r3, #12]
 8009b14:	4904      	ldr	r1, [pc, #16]	; (8009b28 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	60cb      	str	r3, [r1, #12]
}
 8009b1c:	bf00      	nop
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr
 8009b28:	40010400 	.word	0x40010400

08009b2c <LL_EXTI_EnableFallingTrig_32_63>:
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8009b34:	4b05      	ldr	r3, [pc, #20]	; (8009b4c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8009b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b38:	4904      	ldr	r1, [pc, #16]	; (8009b4c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8009b40:	bf00      	nop
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr
 8009b4c:	40010400 	.word	0x40010400

08009b50 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8009b58:	4b06      	ldr	r3, [pc, #24]	; (8009b74 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8009b5a:	68da      	ldr	r2, [r3, #12]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	43db      	mvns	r3, r3
 8009b60:	4904      	ldr	r1, [pc, #16]	; (8009b74 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8009b62:	4013      	ands	r3, r2
 8009b64:	60cb      	str	r3, [r1, #12]
}
 8009b66:	bf00      	nop
 8009b68:	370c      	adds	r7, #12
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr
 8009b72:	bf00      	nop
 8009b74:	40010400 	.word	0x40010400

08009b78 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b083      	sub	sp, #12
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8009b80:	4b06      	ldr	r3, [pc, #24]	; (8009b9c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8009b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	43db      	mvns	r3, r3
 8009b88:	4904      	ldr	r1, [pc, #16]	; (8009b9c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8009b8a:	4013      	ands	r3, r2
 8009b8c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8009b8e:	bf00      	nop
 8009b90:	370c      	adds	r7, #12
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr
 8009b9a:	bf00      	nop
 8009b9c:	40010400 	.word	0x40010400

08009ba0 <LL_EXTI_ClearFlag_0_31>:
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b083      	sub	sp, #12
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8009ba8:	4a04      	ldr	r2, [pc, #16]	; (8009bbc <LL_EXTI_ClearFlag_0_31+0x1c>)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6153      	str	r3, [r2, #20]
}
 8009bae:	bf00      	nop
 8009bb0:	370c      	adds	r7, #12
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop
 8009bbc:	40010400 	.word	0x40010400

08009bc0 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b083      	sub	sp, #12
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8009bc8:	4a04      	ldr	r2, [pc, #16]	; (8009bdc <LL_EXTI_ClearFlag_32_63+0x1c>)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6353      	str	r3, [r2, #52]	; 0x34
}
 8009bce:	bf00      	nop
 8009bd0:	370c      	adds	r7, #12
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop
 8009bdc:	40010400 	.word	0x40010400

08009be0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b088      	sub	sp, #32
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8009be8:	2300      	movs	r3, #0
 8009bea:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009bec:	2300      	movs	r3, #0
 8009bee:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d102      	bne.n	8009bfc <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	77fb      	strb	r3, [r7, #31]
 8009bfa:	e180      	b.n	8009efe <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c0a:	d102      	bne.n	8009c12 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	77fb      	strb	r3, [r7, #31]
 8009c10:	e175      	b.n	8009efe <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	7f5b      	ldrb	r3, [r3, #29]
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d108      	bne.n	8009c2e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f7fd f9d1 	bl	8006fd0 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009c38:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	685b      	ldr	r3, [r3, #4]
 8009c42:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	695b      	ldr	r3, [r3, #20]
 8009c48:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8009c54:	4313      	orrs	r3, r2
 8009c56:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	4b98      	ldr	r3, [pc, #608]	; (8009ec0 <HAL_COMP_Init+0x2e0>)
 8009c60:	4013      	ands	r3, r2
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	6812      	ldr	r2, [r2, #0]
 8009c66:	6979      	ldr	r1, [r7, #20]
 8009c68:	430b      	orrs	r3, r1
 8009c6a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d015      	beq.n	8009ca6 <HAL_COMP_Init+0xc6>
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d112      	bne.n	8009ca6 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8009c80:	4b90      	ldr	r3, [pc, #576]	; (8009ec4 <HAL_COMP_Init+0x2e4>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	099b      	lsrs	r3, r3, #6
 8009c86:	4a90      	ldr	r2, [pc, #576]	; (8009ec8 <HAL_COMP_Init+0x2e8>)
 8009c88:	fba2 2303 	umull	r2, r3, r2, r3
 8009c8c:	099a      	lsrs	r2, r3, #6
 8009c8e:	4613      	mov	r3, r2
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	4413      	add	r3, r2
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009c98:	e002      	b.n	8009ca0 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	3b01      	subs	r3, #1
 8009c9e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1f9      	bne.n	8009c9a <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	4a88      	ldr	r2, [pc, #544]	; (8009ecc <HAL_COMP_Init+0x2ec>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d028      	beq.n	8009d02 <HAL_COMP_Init+0x122>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a86      	ldr	r2, [pc, #536]	; (8009ed0 <HAL_COMP_Init+0x2f0>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d020      	beq.n	8009cfc <HAL_COMP_Init+0x11c>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a85      	ldr	r2, [pc, #532]	; (8009ed4 <HAL_COMP_Init+0x2f4>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d018      	beq.n	8009cf6 <HAL_COMP_Init+0x116>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a83      	ldr	r2, [pc, #524]	; (8009ed8 <HAL_COMP_Init+0x2f8>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d010      	beq.n	8009cf0 <HAL_COMP_Init+0x110>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a82      	ldr	r2, [pc, #520]	; (8009edc <HAL_COMP_Init+0x2fc>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d008      	beq.n	8009cea <HAL_COMP_Init+0x10a>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a80      	ldr	r2, [pc, #512]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d101      	bne.n	8009ce6 <HAL_COMP_Init+0x106>
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e00f      	b.n	8009d06 <HAL_COMP_Init+0x126>
 8009ce6:	2302      	movs	r3, #2
 8009ce8:	e00d      	b.n	8009d06 <HAL_COMP_Init+0x126>
 8009cea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009cee:	e00a      	b.n	8009d06 <HAL_COMP_Init+0x126>
 8009cf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009cf4:	e007      	b.n	8009d06 <HAL_COMP_Init+0x126>
 8009cf6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8009cfa:	e004      	b.n	8009d06 <HAL_COMP_Init+0x126>
 8009cfc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009d00:	e001      	b.n	8009d06 <HAL_COMP_Init+0x126>
 8009d02:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009d06:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	699b      	ldr	r3, [r3, #24]
 8009d0c:	f003 0303 	and.w	r3, r3, #3
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f000 80b6 	beq.w	8009e82 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	f003 0310 	and.w	r3, r3, #16
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d011      	beq.n	8009d46 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a6e      	ldr	r2, [pc, #440]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d004      	beq.n	8009d36 <HAL_COMP_Init+0x156>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a6c      	ldr	r2, [pc, #432]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d103      	bne.n	8009d3e <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8009d36:	6938      	ldr	r0, [r7, #16]
 8009d38:	f7ff feac 	bl	8009a94 <LL_EXTI_EnableRisingTrig_32_63>
 8009d3c:	e014      	b.n	8009d68 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8009d3e:	6938      	ldr	r0, [r7, #16]
 8009d40:	f7ff fe96 	bl	8009a70 <LL_EXTI_EnableRisingTrig_0_31>
 8009d44:	e010      	b.n	8009d68 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a65      	ldr	r2, [pc, #404]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d004      	beq.n	8009d5a <HAL_COMP_Init+0x17a>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a63      	ldr	r2, [pc, #396]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d103      	bne.n	8009d62 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8009d5a:	6938      	ldr	r0, [r7, #16]
 8009d5c:	f7ff fec0 	bl	8009ae0 <LL_EXTI_DisableRisingTrig_32_63>
 8009d60:	e002      	b.n	8009d68 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8009d62:	6938      	ldr	r0, [r7, #16]
 8009d64:	f7ff fea8 	bl	8009ab8 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	699b      	ldr	r3, [r3, #24]
 8009d6c:	f003 0320 	and.w	r3, r3, #32
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d011      	beq.n	8009d98 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a59      	ldr	r2, [pc, #356]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d004      	beq.n	8009d88 <HAL_COMP_Init+0x1a8>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a58      	ldr	r2, [pc, #352]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d103      	bne.n	8009d90 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8009d88:	6938      	ldr	r0, [r7, #16]
 8009d8a:	f7ff fecf 	bl	8009b2c <LL_EXTI_EnableFallingTrig_32_63>
 8009d8e:	e014      	b.n	8009dba <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8009d90:	6938      	ldr	r0, [r7, #16]
 8009d92:	f7ff feb9 	bl	8009b08 <LL_EXTI_EnableFallingTrig_0_31>
 8009d96:	e010      	b.n	8009dba <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a50      	ldr	r2, [pc, #320]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d004      	beq.n	8009dac <HAL_COMP_Init+0x1cc>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a4f      	ldr	r2, [pc, #316]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d103      	bne.n	8009db4 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8009dac:	6938      	ldr	r0, [r7, #16]
 8009dae:	f7ff fee3 	bl	8009b78 <LL_EXTI_DisableFallingTrig_32_63>
 8009db2:	e002      	b.n	8009dba <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8009db4:	6938      	ldr	r0, [r7, #16]
 8009db6:	f7ff fecb 	bl	8009b50 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a48      	ldr	r2, [pc, #288]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d004      	beq.n	8009dce <HAL_COMP_Init+0x1ee>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a46      	ldr	r2, [pc, #280]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d103      	bne.n	8009dd6 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8009dce:	6938      	ldr	r0, [r7, #16]
 8009dd0:	f7ff fef6 	bl	8009bc0 <LL_EXTI_ClearFlag_32_63>
 8009dd4:	e002      	b.n	8009ddc <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8009dd6:	6938      	ldr	r0, [r7, #16]
 8009dd8:	f7ff fee2 	bl	8009ba0 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	699b      	ldr	r3, [r3, #24]
 8009de0:	f003 0302 	and.w	r3, r3, #2
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d011      	beq.n	8009e0c <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a3c      	ldr	r2, [pc, #240]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d004      	beq.n	8009dfc <HAL_COMP_Init+0x21c>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a3b      	ldr	r2, [pc, #236]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d103      	bne.n	8009e04 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8009dfc:	6938      	ldr	r0, [r7, #16]
 8009dfe:	f7ff fdfd 	bl	80099fc <LL_EXTI_EnableEvent_32_63>
 8009e02:	e014      	b.n	8009e2e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8009e04:	6938      	ldr	r0, [r7, #16]
 8009e06:	f7ff fde7 	bl	80099d8 <LL_EXTI_EnableEvent_0_31>
 8009e0a:	e010      	b.n	8009e2e <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a33      	ldr	r2, [pc, #204]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d004      	beq.n	8009e20 <HAL_COMP_Init+0x240>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a32      	ldr	r2, [pc, #200]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d103      	bne.n	8009e28 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8009e20:	6938      	ldr	r0, [r7, #16]
 8009e22:	f7ff fe11 	bl	8009a48 <LL_EXTI_DisableEvent_32_63>
 8009e26:	e002      	b.n	8009e2e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8009e28:	6938      	ldr	r0, [r7, #16]
 8009e2a:	f7ff fdf9 	bl	8009a20 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	699b      	ldr	r3, [r3, #24]
 8009e32:	f003 0301 	and.w	r3, r3, #1
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d011      	beq.n	8009e5e <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a28      	ldr	r2, [pc, #160]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d004      	beq.n	8009e4e <HAL_COMP_Init+0x26e>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a26      	ldr	r2, [pc, #152]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d103      	bne.n	8009e56 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8009e4e:	6938      	ldr	r0, [r7, #16]
 8009e50:	f7ff fd88 	bl	8009964 <LL_EXTI_EnableIT_32_63>
 8009e54:	e04b      	b.n	8009eee <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8009e56:	6938      	ldr	r0, [r7, #16]
 8009e58:	f7ff fd72 	bl	8009940 <LL_EXTI_EnableIT_0_31>
 8009e5c:	e047      	b.n	8009eee <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a1f      	ldr	r2, [pc, #124]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d004      	beq.n	8009e72 <HAL_COMP_Init+0x292>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a1d      	ldr	r2, [pc, #116]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d103      	bne.n	8009e7a <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8009e72:	6938      	ldr	r0, [r7, #16]
 8009e74:	f7ff fd9c 	bl	80099b0 <LL_EXTI_DisableIT_32_63>
 8009e78:	e039      	b.n	8009eee <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8009e7a:	6938      	ldr	r0, [r7, #16]
 8009e7c:	f7ff fd84 	bl	8009988 <LL_EXTI_DisableIT_0_31>
 8009e80:	e035      	b.n	8009eee <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a16      	ldr	r2, [pc, #88]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d004      	beq.n	8009e96 <HAL_COMP_Init+0x2b6>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a14      	ldr	r2, [pc, #80]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d103      	bne.n	8009e9e <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8009e96:	6938      	ldr	r0, [r7, #16]
 8009e98:	f7ff fdd6 	bl	8009a48 <LL_EXTI_DisableEvent_32_63>
 8009e9c:	e002      	b.n	8009ea4 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8009e9e:	6938      	ldr	r0, [r7, #16]
 8009ea0:	f7ff fdbe 	bl	8009a20 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a0d      	ldr	r2, [pc, #52]	; (8009ee0 <HAL_COMP_Init+0x300>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d004      	beq.n	8009eb8 <HAL_COMP_Init+0x2d8>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	4a0c      	ldr	r2, [pc, #48]	; (8009ee4 <HAL_COMP_Init+0x304>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d117      	bne.n	8009ee8 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8009eb8:	6938      	ldr	r0, [r7, #16]
 8009eba:	f7ff fd79 	bl	80099b0 <LL_EXTI_DisableIT_32_63>
 8009ebe:	e016      	b.n	8009eee <HAL_COMP_Init+0x30e>
 8009ec0:	ff007e0f 	.word	0xff007e0f
 8009ec4:	20000ca8 	.word	0x20000ca8
 8009ec8:	053e2d63 	.word	0x053e2d63
 8009ecc:	40010200 	.word	0x40010200
 8009ed0:	40010204 	.word	0x40010204
 8009ed4:	40010208 	.word	0x40010208
 8009ed8:	4001020c 	.word	0x4001020c
 8009edc:	40010210 	.word	0x40010210
 8009ee0:	40010214 	.word	0x40010214
 8009ee4:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8009ee8:	6938      	ldr	r0, [r7, #16]
 8009eea:	f7ff fd4d 	bl	8009988 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	7f5b      	ldrb	r3, [r3, #29]
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d102      	bne.n	8009efe <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2201      	movs	r2, #1
 8009efc:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8009efe:	7ffb      	ldrb	r3, [r7, #31]
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3720      	adds	r7, #32
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <__NVIC_SetPriorityGrouping>:
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f003 0307 	and.w	r3, r3, #7
 8009f16:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009f18:	4b0c      	ldr	r3, [pc, #48]	; (8009f4c <__NVIC_SetPriorityGrouping+0x44>)
 8009f1a:	68db      	ldr	r3, [r3, #12]
 8009f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009f1e:	68ba      	ldr	r2, [r7, #8]
 8009f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009f24:	4013      	ands	r3, r2
 8009f26:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009f3a:	4a04      	ldr	r2, [pc, #16]	; (8009f4c <__NVIC_SetPriorityGrouping+0x44>)
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	60d3      	str	r3, [r2, #12]
}
 8009f40:	bf00      	nop
 8009f42:	3714      	adds	r7, #20
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr
 8009f4c:	e000ed00 	.word	0xe000ed00

08009f50 <__NVIC_GetPriorityGrouping>:
{
 8009f50:	b480      	push	{r7}
 8009f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009f54:	4b04      	ldr	r3, [pc, #16]	; (8009f68 <__NVIC_GetPriorityGrouping+0x18>)
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	0a1b      	lsrs	r3, r3, #8
 8009f5a:	f003 0307 	and.w	r3, r3, #7
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr
 8009f68:	e000ed00 	.word	0xe000ed00

08009f6c <__NVIC_EnableIRQ>:
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	4603      	mov	r3, r0
 8009f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	db0b      	blt.n	8009f96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f7e:	79fb      	ldrb	r3, [r7, #7]
 8009f80:	f003 021f 	and.w	r2, r3, #31
 8009f84:	4907      	ldr	r1, [pc, #28]	; (8009fa4 <__NVIC_EnableIRQ+0x38>)
 8009f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f8a:	095b      	lsrs	r3, r3, #5
 8009f8c:	2001      	movs	r0, #1
 8009f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8009f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009f96:	bf00      	nop
 8009f98:	370c      	adds	r7, #12
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	e000e100 	.word	0xe000e100

08009fa8 <__NVIC_SetPriority>:
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	4603      	mov	r3, r0
 8009fb0:	6039      	str	r1, [r7, #0]
 8009fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	db0a      	blt.n	8009fd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	b2da      	uxtb	r2, r3
 8009fc0:	490c      	ldr	r1, [pc, #48]	; (8009ff4 <__NVIC_SetPriority+0x4c>)
 8009fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fc6:	0112      	lsls	r2, r2, #4
 8009fc8:	b2d2      	uxtb	r2, r2
 8009fca:	440b      	add	r3, r1
 8009fcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009fd0:	e00a      	b.n	8009fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	4908      	ldr	r1, [pc, #32]	; (8009ff8 <__NVIC_SetPriority+0x50>)
 8009fd8:	79fb      	ldrb	r3, [r7, #7]
 8009fda:	f003 030f 	and.w	r3, r3, #15
 8009fde:	3b04      	subs	r3, #4
 8009fe0:	0112      	lsls	r2, r2, #4
 8009fe2:	b2d2      	uxtb	r2, r2
 8009fe4:	440b      	add	r3, r1
 8009fe6:	761a      	strb	r2, [r3, #24]
}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr
 8009ff4:	e000e100 	.word	0xe000e100
 8009ff8:	e000ed00 	.word	0xe000ed00

08009ffc <NVIC_EncodePriority>:
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b089      	sub	sp, #36	; 0x24
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f003 0307 	and.w	r3, r3, #7
 800a00e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	f1c3 0307 	rsb	r3, r3, #7
 800a016:	2b04      	cmp	r3, #4
 800a018:	bf28      	it	cs
 800a01a:	2304      	movcs	r3, #4
 800a01c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	3304      	adds	r3, #4
 800a022:	2b06      	cmp	r3, #6
 800a024:	d902      	bls.n	800a02c <NVIC_EncodePriority+0x30>
 800a026:	69fb      	ldr	r3, [r7, #28]
 800a028:	3b03      	subs	r3, #3
 800a02a:	e000      	b.n	800a02e <NVIC_EncodePriority+0x32>
 800a02c:	2300      	movs	r3, #0
 800a02e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a030:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a034:	69bb      	ldr	r3, [r7, #24]
 800a036:	fa02 f303 	lsl.w	r3, r2, r3
 800a03a:	43da      	mvns	r2, r3
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	401a      	ands	r2, r3
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a044:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	fa01 f303 	lsl.w	r3, r1, r3
 800a04e:	43d9      	mvns	r1, r3
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a054:	4313      	orrs	r3, r2
}
 800a056:	4618      	mov	r0, r3
 800a058:	3724      	adds	r7, #36	; 0x24
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr
	...

0800a064 <SysTick_Config>:
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b082      	sub	sp, #8
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	3b01      	subs	r3, #1
 800a070:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a074:	d301      	bcc.n	800a07a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800a076:	2301      	movs	r3, #1
 800a078:	e00f      	b.n	800a09a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a07a:	4a0a      	ldr	r2, [pc, #40]	; (800a0a4 <SysTick_Config+0x40>)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	3b01      	subs	r3, #1
 800a080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a082:	210f      	movs	r1, #15
 800a084:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a088:	f7ff ff8e 	bl	8009fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a08c:	4b05      	ldr	r3, [pc, #20]	; (800a0a4 <SysTick_Config+0x40>)
 800a08e:	2200      	movs	r2, #0
 800a090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a092:	4b04      	ldr	r3, [pc, #16]	; (800a0a4 <SysTick_Config+0x40>)
 800a094:	2207      	movs	r2, #7
 800a096:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3708      	adds	r7, #8
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	e000e010 	.word	0xe000e010

0800a0a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f7ff ff29 	bl	8009f08 <__NVIC_SetPriorityGrouping>
}
 800a0b6:	bf00      	nop
 800a0b8:	3708      	adds	r7, #8
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a0be:	b580      	push	{r7, lr}
 800a0c0:	b086      	sub	sp, #24
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	60b9      	str	r1, [r7, #8]
 800a0c8:	607a      	str	r2, [r7, #4]
 800a0ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a0cc:	f7ff ff40 	bl	8009f50 <__NVIC_GetPriorityGrouping>
 800a0d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	68b9      	ldr	r1, [r7, #8]
 800a0d6:	6978      	ldr	r0, [r7, #20]
 800a0d8:	f7ff ff90 	bl	8009ffc <NVIC_EncodePriority>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0e2:	4611      	mov	r1, r2
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	f7ff ff5f 	bl	8009fa8 <__NVIC_SetPriority>
}
 800a0ea:	bf00      	nop
 800a0ec:	3718      	adds	r7, #24
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}

0800a0f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b082      	sub	sp, #8
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a0fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a100:	4618      	mov	r0, r3
 800a102:	f7ff ff33 	bl	8009f6c <__NVIC_EnableIRQ>
}
 800a106:	bf00      	nop
 800a108:	3708      	adds	r7, #8
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a10e:	b580      	push	{r7, lr}
 800a110:	b082      	sub	sp, #8
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f7ff ffa4 	bl	800a064 <SysTick_Config>
 800a11c:	4603      	mov	r3, r0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3708      	adds	r7, #8
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}

0800a126 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800a126:	b580      	push	{r7, lr}
 800a128:	b082      	sub	sp, #8
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d101      	bne.n	800a138 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800a134:	2301      	movs	r3, #1
 800a136:	e014      	b.n	800a162 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	791b      	ldrb	r3, [r3, #4]
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d105      	bne.n	800a14e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2200      	movs	r2, #0
 800a146:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7fc fff7 	bl	800713c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2202      	movs	r2, #2
 800a152:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2200      	movs	r2, #0
 800a158:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2201      	movs	r2, #1
 800a15e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	3708      	adds	r7, #8
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}

0800a16a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a16a:	b580      	push	{r7, lr}
 800a16c:	b082      	sub	sp, #8
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6078      	str	r0, [r7, #4]
 800a172:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	795b      	ldrb	r3, [r3, #5]
 800a178:	2b01      	cmp	r3, #1
 800a17a:	d101      	bne.n	800a180 <HAL_DAC_Start+0x16>
 800a17c:	2302      	movs	r3, #2
 800a17e:	e043      	b.n	800a208 <HAL_DAC_Start+0x9e>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2201      	movs	r2, #1
 800a184:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2202      	movs	r2, #2
 800a18a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	6819      	ldr	r1, [r3, #0]
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	f003 0310 	and.w	r3, r3, #16
 800a198:	2201      	movs	r2, #1
 800a19a:	409a      	lsls	r2, r3
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	430a      	orrs	r2, r1
 800a1a2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 800a1a4:	2001      	movs	r0, #1
 800a1a6:	f7fe fb4d 	bl	8008844 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d10f      	bne.n	800a1d0 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800a1ba:	2b02      	cmp	r3, #2
 800a1bc:	d11d      	bne.n	800a1fa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	685a      	ldr	r2, [r3, #4]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f042 0201 	orr.w	r2, r2, #1
 800a1cc:	605a      	str	r2, [r3, #4]
 800a1ce:	e014      	b.n	800a1fa <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	f003 0310 	and.w	r3, r3, #16
 800a1e0:	2102      	movs	r1, #2
 800a1e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d107      	bne.n	800a1fa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	685a      	ldr	r2, [r3, #4]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f042 0202 	orr.w	r2, r2, #2
 800a1f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a206:	2300      	movs	r3, #0
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3708      	adds	r7, #8
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b086      	sub	sp, #24
 800a214:	af00      	add	r7, sp, #0
 800a216:	60f8      	str	r0, [r7, #12]
 800a218:	60b9      	str	r1, [r7, #8]
 800a21a:	607a      	str	r2, [r7, #4]
 800a21c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800a21e:	2300      	movs	r3, #0
 800a220:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	795b      	ldrb	r3, [r3, #5]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d101      	bne.n	800a22e <HAL_DAC_Start_DMA+0x1e>
 800a22a:	2302      	movs	r3, #2
 800a22c:	e0a1      	b.n	800a372 <HAL_DAC_Start_DMA+0x162>
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2201      	movs	r2, #1
 800a232:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2202      	movs	r2, #2
 800a238:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d12a      	bne.n	800a296 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	4a4d      	ldr	r2, [pc, #308]	; (800a37c <HAL_DAC_Start_DMA+0x16c>)
 800a246:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	4a4c      	ldr	r2, [pc, #304]	; (800a380 <HAL_DAC_Start_DMA+0x170>)
 800a24e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	4a4b      	ldr	r2, [pc, #300]	; (800a384 <HAL_DAC_Start_DMA+0x174>)
 800a256:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a266:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800a268:	6a3b      	ldr	r3, [r7, #32]
 800a26a:	2b04      	cmp	r3, #4
 800a26c:	d009      	beq.n	800a282 <HAL_DAC_Start_DMA+0x72>
 800a26e:	2b08      	cmp	r3, #8
 800a270:	d00c      	beq.n	800a28c <HAL_DAC_Start_DMA+0x7c>
 800a272:	2b00      	cmp	r3, #0
 800a274:	d000      	beq.n	800a278 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800a276:	e039      	b.n	800a2ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	3308      	adds	r3, #8
 800a27e:	613b      	str	r3, [r7, #16]
        break;
 800a280:	e034      	b.n	800a2ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	330c      	adds	r3, #12
 800a288:	613b      	str	r3, [r7, #16]
        break;
 800a28a:	e02f      	b.n	800a2ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	3310      	adds	r3, #16
 800a292:	613b      	str	r3, [r7, #16]
        break;
 800a294:	e02a      	b.n	800a2ec <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	4a3b      	ldr	r2, [pc, #236]	; (800a388 <HAL_DAC_Start_DMA+0x178>)
 800a29c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	4a3a      	ldr	r2, [pc, #232]	; (800a38c <HAL_DAC_Start_DMA+0x17c>)
 800a2a4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	68db      	ldr	r3, [r3, #12]
 800a2aa:	4a39      	ldr	r2, [pc, #228]	; (800a390 <HAL_DAC_Start_DMA+0x180>)
 800a2ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a2bc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800a2be:	6a3b      	ldr	r3, [r7, #32]
 800a2c0:	2b04      	cmp	r3, #4
 800a2c2:	d009      	beq.n	800a2d8 <HAL_DAC_Start_DMA+0xc8>
 800a2c4:	2b08      	cmp	r3, #8
 800a2c6:	d00c      	beq.n	800a2e2 <HAL_DAC_Start_DMA+0xd2>
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d000      	beq.n	800a2ce <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800a2cc:	e00e      	b.n	800a2ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	3314      	adds	r3, #20
 800a2d4:	613b      	str	r3, [r7, #16]
        break;
 800a2d6:	e009      	b.n	800a2ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	3318      	adds	r3, #24
 800a2de:	613b      	str	r3, [r7, #16]
        break;
 800a2e0:	e004      	b.n	800a2ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	331c      	adds	r3, #28
 800a2e8:	613b      	str	r3, [r7, #16]
        break;
 800a2ea:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d111      	bne.n	800a316 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	681a      	ldr	r2, [r3, #0]
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a300:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	6898      	ldr	r0, [r3, #8]
 800a306:	6879      	ldr	r1, [r7, #4]
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	693a      	ldr	r2, [r7, #16]
 800a30c:	f000 fbd2 	bl	800aab4 <HAL_DMA_Start_IT>
 800a310:	4603      	mov	r3, r0
 800a312:	75fb      	strb	r3, [r7, #23]
 800a314:	e010      	b.n	800a338 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800a324:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	68d8      	ldr	r0, [r3, #12]
 800a32a:	6879      	ldr	r1, [r7, #4]
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	693a      	ldr	r2, [r7, #16]
 800a330:	f000 fbc0 	bl	800aab4 <HAL_DMA_Start_IT>
 800a334:	4603      	mov	r3, r0
 800a336:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	2200      	movs	r2, #0
 800a33c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800a33e:	7dfb      	ldrb	r3, [r7, #23]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d10f      	bne.n	800a364 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	6819      	ldr	r1, [r3, #0]
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	f003 0310 	and.w	r3, r3, #16
 800a350:	2201      	movs	r2, #1
 800a352:	409a      	lsls	r2, r3
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	430a      	orrs	r2, r1
 800a35a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800a35c:	2001      	movs	r0, #1
 800a35e:	f7fe fa71 	bl	8008844 <HAL_Delay>
 800a362:	e005      	b.n	800a370 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	691b      	ldr	r3, [r3, #16]
 800a368:	f043 0204 	orr.w	r2, r3, #4
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800a370:	7dfb      	ldrb	r3, [r7, #23]
}
 800a372:	4618      	mov	r0, r3
 800a374:	3718      	adds	r7, #24
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop
 800a37c:	0800a851 	.word	0x0800a851
 800a380:	0800a873 	.word	0x0800a873
 800a384:	0800a88f 	.word	0x0800a88f
 800a388:	0800a8f9 	.word	0x0800a8f9
 800a38c:	0800a91b 	.word	0x0800a91b
 800a390:	0800a937 	.word	0x0800a937

0800a394 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	6819      	ldr	r1, [r3, #0]
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	f003 0310 	and.w	r3, r3, #16
 800a3aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a3ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b2:	43da      	mvns	r2, r3
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	400a      	ands	r2, r1
 800a3ba:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	6819      	ldr	r1, [r3, #0]
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	f003 0310 	and.w	r3, r3, #16
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ce:	43da      	mvns	r2, r3
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	400a      	ands	r2, r1
 800a3d6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800a3d8:	2001      	movs	r0, #1
 800a3da:	f7fe fa33 	bl	8008844 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d10f      	bne.n	800a404 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f000 fbde 	bl	800abaa <HAL_DMA_Abort>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a400:	601a      	str	r2, [r3, #0]
 800a402:	e00e      	b.n	800a422 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	4618      	mov	r0, r3
 800a40a:	f000 fbce 	bl	800abaa <HAL_DMA_Abort>
 800a40e:	4603      	mov	r3, r0
 800a410:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800a420:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800a422:	7bfb      	ldrb	r3, [r7, #15]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d003      	beq.n	800a430 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2204      	movs	r2, #4
 800a42c:	711a      	strb	r2, [r3, #4]
 800a42e:	e002      	b.n	800a436 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2201      	movs	r2, #1
 800a434:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800a436:	7bfb      	ldrb	r3, [r7, #15]
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3710      	adds	r7, #16
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}

0800a440 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800a440:	b480      	push	{r7}
 800a442:	b087      	sub	sp, #28
 800a444:	af00      	add	r7, sp, #0
 800a446:	60f8      	str	r0, [r7, #12]
 800a448:	60b9      	str	r1, [r7, #8]
 800a44a:	607a      	str	r2, [r7, #4]
 800a44c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800a44e:	2300      	movs	r3, #0
 800a450:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d105      	bne.n	800a470 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800a464:	697a      	ldr	r2, [r7, #20]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	4413      	add	r3, r2
 800a46a:	3308      	adds	r3, #8
 800a46c:	617b      	str	r3, [r7, #20]
 800a46e:	e004      	b.n	800a47a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800a470:	697a      	ldr	r2, [r7, #20]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	4413      	add	r3, r2
 800a476:	3314      	adds	r3, #20
 800a478:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	461a      	mov	r2, r3
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800a482:	2300      	movs	r3, #0
}
 800a484:	4618      	mov	r0, r3
 800a486:	371c      	adds	r7, #28
 800a488:	46bd      	mov	sp, r7
 800a48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48e:	4770      	bx	lr

0800a490 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800a490:	b480      	push	{r7}
 800a492:	b083      	sub	sp, #12
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800a498:	bf00      	nop
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800a4ac:	bf00      	nop
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b083      	sub	sp, #12
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800a4c0:	bf00      	nop
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d103      	bne.n	800a4e4 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e2:	e002      	b.n	800a4ea <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	370c      	adds	r7, #12
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f4:	4770      	bx	lr
	...

0800a4f8 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b08a      	sub	sp, #40	; 0x28
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800a504:	2300      	movs	r3, #0
 800a506:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	795b      	ldrb	r3, [r3, #5]
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d101      	bne.n	800a514 <HAL_DAC_ConfigChannel+0x1c>
 800a510:	2302      	movs	r3, #2
 800a512:	e194      	b.n	800a83e <HAL_DAC_ConfigChannel+0x346>
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	2201      	movs	r2, #1
 800a518:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	2202      	movs	r2, #2
 800a51e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	2b04      	cmp	r3, #4
 800a526:	d174      	bne.n	800a612 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d137      	bne.n	800a59e <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800a52e:	f7fe f97d 	bl	800882c <HAL_GetTick>
 800a532:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a534:	e011      	b.n	800a55a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a536:	f7fe f979 	bl	800882c <HAL_GetTick>
 800a53a:	4602      	mov	r2, r0
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	1ad3      	subs	r3, r2, r3
 800a540:	2b01      	cmp	r3, #1
 800a542:	d90a      	bls.n	800a55a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	691b      	ldr	r3, [r3, #16]
 800a548:	f043 0208 	orr.w	r2, r3, #8
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	2203      	movs	r2, #3
 800a554:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800a556:	2303      	movs	r3, #3
 800a558:	e171      	b.n	800a83e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a560:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a564:	2b00      	cmp	r3, #0
 800a566:	d1e6      	bne.n	800a536 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800a568:	2001      	movs	r0, #1
 800a56a:	f7fe f96b 	bl	8008844 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	68ba      	ldr	r2, [r7, #8]
 800a574:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a576:	641a      	str	r2, [r3, #64]	; 0x40
 800a578:	e01e      	b.n	800a5b8 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a57a:	f7fe f957 	bl	800882c <HAL_GetTick>
 800a57e:	4602      	mov	r2, r0
 800a580:	69fb      	ldr	r3, [r7, #28]
 800a582:	1ad3      	subs	r3, r2, r3
 800a584:	2b01      	cmp	r3, #1
 800a586:	d90a      	bls.n	800a59e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	691b      	ldr	r3, [r3, #16]
 800a58c:	f043 0208 	orr.w	r2, r3, #8
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2203      	movs	r2, #3
 800a598:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800a59a:	2303      	movs	r3, #3
 800a59c:	e14f      	b.n	800a83e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	dbe8      	blt.n	800a57a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800a5a8:	2001      	movs	r0, #1
 800a5aa:	f7fe f94b 	bl	8008844 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	68ba      	ldr	r2, [r7, #8]
 800a5b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a5b6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f003 0310 	and.w	r3, r3, #16
 800a5c4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800a5c8:	fa01 f303 	lsl.w	r3, r1, r3
 800a5cc:	43db      	mvns	r3, r3
 800a5ce:	ea02 0103 	and.w	r1, r2, r3
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f003 0310 	and.w	r3, r3, #16
 800a5dc:	409a      	lsls	r2, r3
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	430a      	orrs	r2, r1
 800a5e4:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f003 0310 	and.w	r3, r3, #16
 800a5f2:	21ff      	movs	r1, #255	; 0xff
 800a5f4:	fa01 f303 	lsl.w	r3, r1, r3
 800a5f8:	43db      	mvns	r3, r3
 800a5fa:	ea02 0103 	and.w	r1, r2, r3
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f003 0310 	and.w	r3, r3, #16
 800a608:	409a      	lsls	r2, r3
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	430a      	orrs	r2, r1
 800a610:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800a612:	68bb      	ldr	r3, [r7, #8]
 800a614:	69db      	ldr	r3, [r3, #28]
 800a616:	2b01      	cmp	r3, #1
 800a618:	d11d      	bne.n	800a656 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a620:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f003 0310 	and.w	r3, r3, #16
 800a628:	221f      	movs	r2, #31
 800a62a:	fa02 f303 	lsl.w	r3, r2, r3
 800a62e:	43db      	mvns	r3, r3
 800a630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a632:	4013      	ands	r3, r2
 800a634:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	6a1b      	ldr	r3, [r3, #32]
 800a63a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f003 0310 	and.w	r3, r3, #16
 800a642:	69ba      	ldr	r2, [r7, #24]
 800a644:	fa02 f303 	lsl.w	r3, r2, r3
 800a648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a64a:	4313      	orrs	r3, r2
 800a64c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a654:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a65c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f003 0310 	and.w	r3, r3, #16
 800a664:	2207      	movs	r2, #7
 800a666:	fa02 f303 	lsl.w	r3, r2, r3
 800a66a:	43db      	mvns	r3, r3
 800a66c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a66e:	4013      	ands	r3, r2
 800a670:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	699b      	ldr	r3, [r3, #24]
 800a676:	f003 0301 	and.w	r3, r3, #1
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d002      	beq.n	800a684 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800a67e:	2300      	movs	r3, #0
 800a680:	623b      	str	r3, [r7, #32]
 800a682:	e011      	b.n	800a6a8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	699b      	ldr	r3, [r3, #24]
 800a688:	f003 0302 	and.w	r3, r3, #2
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d002      	beq.n	800a696 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800a690:	2301      	movs	r3, #1
 800a692:	623b      	str	r3, [r7, #32]
 800a694:	e008      	b.n	800a6a8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	695b      	ldr	r3, [r3, #20]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d102      	bne.n	800a6a4 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800a69e:	2301      	movs	r3, #1
 800a6a0:	623b      	str	r3, [r7, #32]
 800a6a2:	e001      	b.n	800a6a8 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	689a      	ldr	r2, [r3, #8]
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	695b      	ldr	r3, [r3, #20]
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	6a3a      	ldr	r2, [r7, #32]
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f003 0310 	and.w	r3, r3, #16
 800a6be:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a6c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6c6:	43db      	mvns	r3, r3
 800a6c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6ca:	4013      	ands	r3, r2
 800a6cc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	791b      	ldrb	r3, [r3, #4]
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d102      	bne.n	800a6dc <HAL_DAC_ConfigChannel+0x1e4>
 800a6d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a6da:	e000      	b.n	800a6de <HAL_DAC_ConfigChannel+0x1e6>
 800a6dc:	2300      	movs	r3, #0
 800a6de:	69ba      	ldr	r2, [r7, #24]
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f003 0310 	and.w	r3, r3, #16
 800a6ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a6ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a6f2:	43db      	mvns	r3, r3
 800a6f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6f6:	4013      	ands	r3, r2
 800a6f8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	795b      	ldrb	r3, [r3, #5]
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d102      	bne.n	800a708 <HAL_DAC_ConfigChannel+0x210>
 800a702:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a706:	e000      	b.n	800a70a <HAL_DAC_ConfigChannel+0x212>
 800a708:	2300      	movs	r3, #0
 800a70a:	69ba      	ldr	r2, [r7, #24]
 800a70c:	4313      	orrs	r3, r2
 800a70e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800a710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a712:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800a716:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2b02      	cmp	r3, #2
 800a71e:	d114      	bne.n	800a74a <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a720:	f001 fae0 	bl	800bce4 <HAL_RCC_GetHCLKFreq>
 800a724:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	4a47      	ldr	r2, [pc, #284]	; (800a848 <HAL_DAC_ConfigChannel+0x350>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d904      	bls.n	800a738 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a730:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a734:	627b      	str	r3, [r7, #36]	; 0x24
 800a736:	e00d      	b.n	800a754 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	4a44      	ldr	r2, [pc, #272]	; (800a84c <HAL_DAC_ConfigChannel+0x354>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d909      	bls.n	800a754 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a746:	627b      	str	r3, [r7, #36]	; 0x24
 800a748:	e004      	b.n	800a754 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a750:	4313      	orrs	r3, r2
 800a752:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f003 0310 	and.w	r3, r3, #16
 800a75a:	69ba      	ldr	r2, [r7, #24]
 800a75c:	fa02 f303 	lsl.w	r3, r2, r3
 800a760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a762:	4313      	orrs	r3, r2
 800a764:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a76c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	6819      	ldr	r1, [r3, #0]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f003 0310 	and.w	r3, r3, #16
 800a77a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a77e:	fa02 f303 	lsl.w	r3, r2, r3
 800a782:	43da      	mvns	r2, r3
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	400a      	ands	r2, r1
 800a78a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f003 0310 	and.w	r3, r3, #16
 800a79a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800a79e:	fa02 f303 	lsl.w	r3, r2, r3
 800a7a2:	43db      	mvns	r3, r3
 800a7a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7a6:	4013      	ands	r3, r2
 800a7a8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	68db      	ldr	r3, [r3, #12]
 800a7ae:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f003 0310 	and.w	r3, r3, #16
 800a7b6:	69ba      	ldr	r2, [r7, #24]
 800a7b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a7bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7c8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	6819      	ldr	r1, [r3, #0]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f003 0310 	and.w	r3, r3, #16
 800a7d6:	22c0      	movs	r2, #192	; 0xc0
 800a7d8:	fa02 f303 	lsl.w	r3, r2, r3
 800a7dc:	43da      	mvns	r2, r3
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	400a      	ands	r2, r1
 800a7e4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	68db      	ldr	r3, [r3, #12]
 800a7ea:	089b      	lsrs	r3, r3, #2
 800a7ec:	f003 030f 	and.w	r3, r3, #15
 800a7f0:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	691b      	ldr	r3, [r3, #16]
 800a7f6:	089b      	lsrs	r3, r3, #2
 800a7f8:	021b      	lsls	r3, r3, #8
 800a7fa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a7fe:	69ba      	ldr	r2, [r7, #24]
 800a800:	4313      	orrs	r3, r2
 800a802:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f003 0310 	and.w	r3, r3, #16
 800a810:	f640 710f 	movw	r1, #3855	; 0xf0f
 800a814:	fa01 f303 	lsl.w	r3, r1, r3
 800a818:	43db      	mvns	r3, r3
 800a81a:	ea02 0103 	and.w	r1, r2, r3
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f003 0310 	and.w	r3, r3, #16
 800a824:	69ba      	ldr	r2, [r7, #24]
 800a826:	409a      	lsls	r2, r3
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	430a      	orrs	r2, r1
 800a82e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2201      	movs	r2, #1
 800a834:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2200      	movs	r2, #0
 800a83a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a83c:	2300      	movs	r3, #0
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3728      	adds	r7, #40	; 0x28
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	09896800 	.word	0x09896800
 800a84c:	04c4b400 	.word	0x04c4b400

0800a850 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b084      	sub	sp, #16
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a85c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800a85e:	68f8      	ldr	r0, [r7, #12]
 800a860:	f7ff fe16 	bl	800a490 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2201      	movs	r2, #1
 800a868:	711a      	strb	r2, [r3, #4]
}
 800a86a:	bf00      	nop
 800a86c:	3710      	adds	r7, #16
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}

0800a872 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a872:	b580      	push	{r7, lr}
 800a874:	b084      	sub	sp, #16
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a87e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800a880:	68f8      	ldr	r0, [r7, #12]
 800a882:	f7ff fe0f 	bl	800a4a4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a886:	bf00      	nop
 800a888:	3710      	adds	r7, #16
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b084      	sub	sp, #16
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a89a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	691b      	ldr	r3, [r3, #16]
 800a8a0:	f043 0204 	orr.w	r2, r3, #4
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800a8a8:	68f8      	ldr	r0, [r7, #12]
 800a8aa:	f7ff fe05 	bl	800a4b8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2201      	movs	r2, #1
 800a8b2:	711a      	strb	r2, [r3, #4]
}
 800a8b4:	bf00      	nop
 800a8b6:	3710      	adds	r7, #16
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b083      	sub	sp, #12
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800a8c4:	bf00      	nop
 800a8c6:	370c      	adds	r7, #12
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b083      	sub	sp, #12
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800a8d8:	bf00      	nop
 800a8da:	370c      	adds	r7, #12
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e2:	4770      	bx	lr

0800a8e4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800a8ec:	bf00      	nop
 800a8ee:	370c      	adds	r7, #12
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b084      	sub	sp, #16
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a904:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800a906:	68f8      	ldr	r0, [r7, #12]
 800a908:	f7ff ffd8 	bl	800a8bc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2201      	movs	r2, #1
 800a910:	711a      	strb	r2, [r3, #4]
}
 800a912:	bf00      	nop
 800a914:	3710      	adds	r7, #16
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}

0800a91a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a91a:	b580      	push	{r7, lr}
 800a91c:	b084      	sub	sp, #16
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a926:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f7ff ffd1 	bl	800a8d0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a92e:	bf00      	nop
 800a930:	3710      	adds	r7, #16
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}

0800a936 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800a936:	b580      	push	{r7, lr}
 800a938:	b084      	sub	sp, #16
 800a93a:	af00      	add	r7, sp, #0
 800a93c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a942:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	f043 0204 	orr.w	r2, r3, #4
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800a950:	68f8      	ldr	r0, [r7, #12]
 800a952:	f7ff ffc7 	bl	800a8e4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	2201      	movs	r2, #1
 800a95a:	711a      	strb	r2, [r3, #4]
}
 800a95c:	bf00      	nop
 800a95e:	3710      	adds	r7, #16
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}

0800a964 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d101      	bne.n	800a976 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a972:	2301      	movs	r3, #1
 800a974:	e08d      	b.n	800aa92 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	461a      	mov	r2, r3
 800a97c:	4b47      	ldr	r3, [pc, #284]	; (800aa9c <HAL_DMA_Init+0x138>)
 800a97e:	429a      	cmp	r2, r3
 800a980:	d80f      	bhi.n	800a9a2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	461a      	mov	r2, r3
 800a988:	4b45      	ldr	r3, [pc, #276]	; (800aaa0 <HAL_DMA_Init+0x13c>)
 800a98a:	4413      	add	r3, r2
 800a98c:	4a45      	ldr	r2, [pc, #276]	; (800aaa4 <HAL_DMA_Init+0x140>)
 800a98e:	fba2 2303 	umull	r2, r3, r2, r3
 800a992:	091b      	lsrs	r3, r3, #4
 800a994:	009a      	lsls	r2, r3, #2
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a42      	ldr	r2, [pc, #264]	; (800aaa8 <HAL_DMA_Init+0x144>)
 800a99e:	641a      	str	r2, [r3, #64]	; 0x40
 800a9a0:	e00e      	b.n	800a9c0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	4b40      	ldr	r3, [pc, #256]	; (800aaac <HAL_DMA_Init+0x148>)
 800a9aa:	4413      	add	r3, r2
 800a9ac:	4a3d      	ldr	r2, [pc, #244]	; (800aaa4 <HAL_DMA_Init+0x140>)
 800a9ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a9b2:	091b      	lsrs	r3, r3, #4
 800a9b4:	009a      	lsls	r2, r3, #2
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4a3c      	ldr	r2, [pc, #240]	; (800aab0 <HAL_DMA_Init+0x14c>)
 800a9be:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2202      	movs	r2, #2
 800a9c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a9d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a9e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a9f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	699b      	ldr	r3, [r3, #24]
 800a9f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a9fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6a1b      	ldr	r3, [r3, #32]
 800aa02:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800aa04:	68fa      	ldr	r2, [r7, #12]
 800aa06:	4313      	orrs	r3, r2
 800aa08:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	68fa      	ldr	r2, [r7, #12]
 800aa10:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	f000 fa10 	bl	800ae38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aa20:	d102      	bne.n	800aa28 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2200      	movs	r2, #0
 800aa26:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa30:	b2d2      	uxtb	r2, r2
 800aa32:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800aa3c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	685b      	ldr	r3, [r3, #4]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d010      	beq.n	800aa68 <HAL_DMA_Init+0x104>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	2b04      	cmp	r3, #4
 800aa4c:	d80c      	bhi.n	800aa68 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f000 fa30 	bl	800aeb4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa58:	2200      	movs	r2, #0
 800aa5a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800aa64:	605a      	str	r2, [r3, #4]
 800aa66:	e008      	b.n	800aa7a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2200      	movs	r2, #0
 800aa72:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2201      	movs	r2, #1
 800aa84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	40020407 	.word	0x40020407
 800aaa0:	bffdfff8 	.word	0xbffdfff8
 800aaa4:	cccccccd 	.word	0xcccccccd
 800aaa8:	40020000 	.word	0x40020000
 800aaac:	bffdfbf8 	.word	0xbffdfbf8
 800aab0:	40020400 	.word	0x40020400

0800aab4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b086      	sub	sp, #24
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	60f8      	str	r0, [r7, #12]
 800aabc:	60b9      	str	r1, [r7, #8]
 800aabe:	607a      	str	r2, [r7, #4]
 800aac0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aac2:	2300      	movs	r3, #0
 800aac4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d101      	bne.n	800aad4 <HAL_DMA_Start_IT+0x20>
 800aad0:	2302      	movs	r3, #2
 800aad2:	e066      	b.n	800aba2 <HAL_DMA_Start_IT+0xee>
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2201      	movs	r2, #1
 800aad8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	d155      	bne.n	800ab94 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2202      	movs	r2, #2
 800aaec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f022 0201 	bic.w	r2, r2, #1
 800ab04:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	68b9      	ldr	r1, [r7, #8]
 800ab0c:	68f8      	ldr	r0, [r7, #12]
 800ab0e:	f000 f954 	bl	800adba <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d008      	beq.n	800ab2c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f042 020e 	orr.w	r2, r2, #14
 800ab28:	601a      	str	r2, [r3, #0]
 800ab2a:	e00f      	b.n	800ab4c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	681a      	ldr	r2, [r3, #0]
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f022 0204 	bic.w	r2, r2, #4
 800ab3a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	681a      	ldr	r2, [r3, #0]
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f042 020a 	orr.w	r2, r2, #10
 800ab4a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d007      	beq.n	800ab6a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ab68:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d007      	beq.n	800ab82 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab76:	681a      	ldr	r2, [r3, #0]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ab80:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f042 0201 	orr.w	r2, r2, #1
 800ab90:	601a      	str	r2, [r3, #0]
 800ab92:	e005      	b.n	800aba0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2200      	movs	r2, #0
 800ab98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800ab9c:	2302      	movs	r3, #2
 800ab9e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800aba0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3718      	adds	r7, #24
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800abaa:	b480      	push	{r7}
 800abac:	b085      	sub	sp, #20
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abb2:	2300      	movs	r3, #0
 800abb4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	2b02      	cmp	r3, #2
 800abc0:	d005      	beq.n	800abce <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2204      	movs	r2, #4
 800abc6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800abc8:	2301      	movs	r3, #1
 800abca:	73fb      	strb	r3, [r7, #15]
 800abcc:	e037      	b.n	800ac3e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f022 020e 	bic.w	r2, r2, #14
 800abdc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abe8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800abec:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f022 0201 	bic.w	r2, r2, #1
 800abfc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac02:	f003 021f 	and.w	r2, r3, #31
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac0a:	2101      	movs	r1, #1
 800ac0c:	fa01 f202 	lsl.w	r2, r1, r2
 800ac10:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800ac1a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d00c      	beq.n	800ac3e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac28:	681a      	ldr	r2, [r3, #0]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ac32:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800ac3c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2201      	movs	r2, #1
 800ac42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800ac4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3714      	adds	r7, #20
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b084      	sub	sp, #16
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac78:	f003 031f 	and.w	r3, r3, #31
 800ac7c:	2204      	movs	r2, #4
 800ac7e:	409a      	lsls	r2, r3
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	4013      	ands	r3, r2
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d026      	beq.n	800acd6 <HAL_DMA_IRQHandler+0x7a>
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	f003 0304 	and.w	r3, r3, #4
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d021      	beq.n	800acd6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f003 0320 	and.w	r3, r3, #32
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d107      	bne.n	800acb0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	681a      	ldr	r2, [r3, #0]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f022 0204 	bic.w	r2, r2, #4
 800acae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acb4:	f003 021f 	and.w	r2, r3, #31
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acbc:	2104      	movs	r1, #4
 800acbe:	fa01 f202 	lsl.w	r2, r1, r2
 800acc2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d071      	beq.n	800adb0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800acd4:	e06c      	b.n	800adb0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acda:	f003 031f 	and.w	r3, r3, #31
 800acde:	2202      	movs	r2, #2
 800ace0:	409a      	lsls	r2, r3
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	4013      	ands	r3, r2
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d02e      	beq.n	800ad48 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	f003 0302 	and.w	r3, r3, #2
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d029      	beq.n	800ad48 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f003 0320 	and.w	r3, r3, #32
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d10b      	bne.n	800ad1a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f022 020a 	bic.w	r2, r2, #10
 800ad10:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2201      	movs	r2, #1
 800ad16:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad1e:	f003 021f 	and.w	r2, r3, #31
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad26:	2102      	movs	r1, #2
 800ad28:	fa01 f202 	lsl.w	r2, r1, r2
 800ad2c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2200      	movs	r2, #0
 800ad32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d038      	beq.n	800adb0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800ad46:	e033      	b.n	800adb0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad4c:	f003 031f 	and.w	r3, r3, #31
 800ad50:	2208      	movs	r2, #8
 800ad52:	409a      	lsls	r2, r3
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	4013      	ands	r3, r2
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d02a      	beq.n	800adb2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	f003 0308 	and.w	r3, r3, #8
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d025      	beq.n	800adb2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f022 020e 	bic.w	r2, r2, #14
 800ad74:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad7a:	f003 021f 	and.w	r2, r3, #31
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad82:	2101      	movs	r1, #1
 800ad84:	fa01 f202 	lsl.w	r2, r1, r2
 800ad88:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2201      	movs	r2, #1
 800ad94:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d004      	beq.n	800adb2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800adb0:	bf00      	nop
 800adb2:	bf00      	nop
}
 800adb4:	3710      	adds	r7, #16
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}

0800adba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800adba:	b480      	push	{r7}
 800adbc:	b085      	sub	sp, #20
 800adbe:	af00      	add	r7, sp, #0
 800adc0:	60f8      	str	r0, [r7, #12]
 800adc2:	60b9      	str	r1, [r7, #8]
 800adc4:	607a      	str	r2, [r7, #4]
 800adc6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800add0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800add6:	2b00      	cmp	r3, #0
 800add8:	d004      	beq.n	800ade4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adde:	68fa      	ldr	r2, [r7, #12]
 800ade0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800ade2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ade8:	f003 021f 	and.w	r2, r3, #31
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adf0:	2101      	movs	r1, #1
 800adf2:	fa01 f202 	lsl.w	r2, r1, r2
 800adf6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	683a      	ldr	r2, [r7, #0]
 800adfe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	689b      	ldr	r3, [r3, #8]
 800ae04:	2b10      	cmp	r3, #16
 800ae06:	d108      	bne.n	800ae1a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	68ba      	ldr	r2, [r7, #8]
 800ae16:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800ae18:	e007      	b.n	800ae2a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	68ba      	ldr	r2, [r7, #8]
 800ae20:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	60da      	str	r2, [r3, #12]
}
 800ae2a:	bf00      	nop
 800ae2c:	3714      	adds	r7, #20
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae34:	4770      	bx	lr
	...

0800ae38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b087      	sub	sp, #28
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	461a      	mov	r2, r3
 800ae46:	4b16      	ldr	r3, [pc, #88]	; (800aea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d802      	bhi.n	800ae52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800ae4c:	4b15      	ldr	r3, [pc, #84]	; (800aea4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800ae4e:	617b      	str	r3, [r7, #20]
 800ae50:	e001      	b.n	800ae56 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800ae52:	4b15      	ldr	r3, [pc, #84]	; (800aea8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800ae54:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800ae56:	697b      	ldr	r3, [r7, #20]
 800ae58:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	3b08      	subs	r3, #8
 800ae62:	4a12      	ldr	r2, [pc, #72]	; (800aeac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800ae64:	fba2 2303 	umull	r2, r3, r2, r3
 800ae68:	091b      	lsrs	r3, r3, #4
 800ae6a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae70:	089b      	lsrs	r3, r3, #2
 800ae72:	009a      	lsls	r2, r3, #2
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	4413      	add	r3, r2
 800ae78:	461a      	mov	r2, r3
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4a0b      	ldr	r2, [pc, #44]	; (800aeb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800ae82:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f003 031f 	and.w	r3, r3, #31
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	409a      	lsls	r2, r3
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	651a      	str	r2, [r3, #80]	; 0x50
}
 800ae92:	bf00      	nop
 800ae94:	371c      	adds	r7, #28
 800ae96:	46bd      	mov	sp, r7
 800ae98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9c:	4770      	bx	lr
 800ae9e:	bf00      	nop
 800aea0:	40020407 	.word	0x40020407
 800aea4:	40020800 	.word	0x40020800
 800aea8:	40020820 	.word	0x40020820
 800aeac:	cccccccd 	.word	0xcccccccd
 800aeb0:	40020880 	.word	0x40020880

0800aeb4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	b2db      	uxtb	r3, r3
 800aec2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aec4:	68fa      	ldr	r2, [r7, #12]
 800aec6:	4b0b      	ldr	r3, [pc, #44]	; (800aef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800aec8:	4413      	add	r3, r2
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	461a      	mov	r2, r3
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	4a08      	ldr	r2, [pc, #32]	; (800aef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800aed6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	3b01      	subs	r3, #1
 800aedc:	f003 031f 	and.w	r3, r3, #31
 800aee0:	2201      	movs	r2, #1
 800aee2:	409a      	lsls	r2, r3
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800aee8:	bf00      	nop
 800aeea:	3714      	adds	r7, #20
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr
 800aef4:	1000823f 	.word	0x1000823f
 800aef8:	40020940 	.word	0x40020940

0800aefc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b087      	sub	sp, #28
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
 800af04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800af06:	2300      	movs	r3, #0
 800af08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800af0a:	e15a      	b.n	800b1c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	2101      	movs	r1, #1
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	fa01 f303 	lsl.w	r3, r1, r3
 800af18:	4013      	ands	r3, r2
 800af1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	f000 814c 	beq.w	800b1bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d00b      	beq.n	800af44 <HAL_GPIO_Init+0x48>
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	2b02      	cmp	r3, #2
 800af32:	d007      	beq.n	800af44 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800af38:	2b11      	cmp	r3, #17
 800af3a:	d003      	beq.n	800af44 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	2b12      	cmp	r3, #18
 800af42:	d130      	bne.n	800afa6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	005b      	lsls	r3, r3, #1
 800af4e:	2203      	movs	r2, #3
 800af50:	fa02 f303 	lsl.w	r3, r2, r3
 800af54:	43db      	mvns	r3, r3
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	4013      	ands	r3, r2
 800af5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	68da      	ldr	r2, [r3, #12]
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	005b      	lsls	r3, r3, #1
 800af64:	fa02 f303 	lsl.w	r3, r2, r3
 800af68:	693a      	ldr	r2, [r7, #16]
 800af6a:	4313      	orrs	r3, r2
 800af6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	693a      	ldr	r2, [r7, #16]
 800af72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	685b      	ldr	r3, [r3, #4]
 800af78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800af7a:	2201      	movs	r2, #1
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	fa02 f303 	lsl.w	r3, r2, r3
 800af82:	43db      	mvns	r3, r3
 800af84:	693a      	ldr	r2, [r7, #16]
 800af86:	4013      	ands	r3, r2
 800af88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	091b      	lsrs	r3, r3, #4
 800af90:	f003 0201 	and.w	r2, r3, #1
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	fa02 f303 	lsl.w	r3, r2, r3
 800af9a:	693a      	ldr	r2, [r7, #16]
 800af9c:	4313      	orrs	r3, r2
 800af9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	693a      	ldr	r2, [r7, #16]
 800afa4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	68db      	ldr	r3, [r3, #12]
 800afaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	005b      	lsls	r3, r3, #1
 800afb0:	2203      	movs	r2, #3
 800afb2:	fa02 f303 	lsl.w	r3, r2, r3
 800afb6:	43db      	mvns	r3, r3
 800afb8:	693a      	ldr	r2, [r7, #16]
 800afba:	4013      	ands	r3, r2
 800afbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	689a      	ldr	r2, [r3, #8]
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	005b      	lsls	r3, r3, #1
 800afc6:	fa02 f303 	lsl.w	r3, r2, r3
 800afca:	693a      	ldr	r2, [r7, #16]
 800afcc:	4313      	orrs	r3, r2
 800afce:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	693a      	ldr	r2, [r7, #16]
 800afd4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	685b      	ldr	r3, [r3, #4]
 800afda:	2b02      	cmp	r3, #2
 800afdc:	d003      	beq.n	800afe6 <HAL_GPIO_Init+0xea>
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	2b12      	cmp	r3, #18
 800afe4:	d123      	bne.n	800b02e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	08da      	lsrs	r2, r3, #3
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	3208      	adds	r2, #8
 800afee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	f003 0307 	and.w	r3, r3, #7
 800affa:	009b      	lsls	r3, r3, #2
 800affc:	220f      	movs	r2, #15
 800affe:	fa02 f303 	lsl.w	r3, r2, r3
 800b002:	43db      	mvns	r3, r3
 800b004:	693a      	ldr	r2, [r7, #16]
 800b006:	4013      	ands	r3, r2
 800b008:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	691a      	ldr	r2, [r3, #16]
 800b00e:	697b      	ldr	r3, [r7, #20]
 800b010:	f003 0307 	and.w	r3, r3, #7
 800b014:	009b      	lsls	r3, r3, #2
 800b016:	fa02 f303 	lsl.w	r3, r2, r3
 800b01a:	693a      	ldr	r2, [r7, #16]
 800b01c:	4313      	orrs	r3, r2
 800b01e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	08da      	lsrs	r2, r3, #3
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	3208      	adds	r2, #8
 800b028:	6939      	ldr	r1, [r7, #16]
 800b02a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	005b      	lsls	r3, r3, #1
 800b038:	2203      	movs	r2, #3
 800b03a:	fa02 f303 	lsl.w	r3, r2, r3
 800b03e:	43db      	mvns	r3, r3
 800b040:	693a      	ldr	r2, [r7, #16]
 800b042:	4013      	ands	r3, r2
 800b044:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	f003 0203 	and.w	r2, r3, #3
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	005b      	lsls	r3, r3, #1
 800b052:	fa02 f303 	lsl.w	r3, r2, r3
 800b056:	693a      	ldr	r2, [r7, #16]
 800b058:	4313      	orrs	r3, r2
 800b05a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	693a      	ldr	r2, [r7, #16]
 800b060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f000 80a6 	beq.w	800b1bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b070:	4b5b      	ldr	r3, [pc, #364]	; (800b1e0 <HAL_GPIO_Init+0x2e4>)
 800b072:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b074:	4a5a      	ldr	r2, [pc, #360]	; (800b1e0 <HAL_GPIO_Init+0x2e4>)
 800b076:	f043 0301 	orr.w	r3, r3, #1
 800b07a:	6613      	str	r3, [r2, #96]	; 0x60
 800b07c:	4b58      	ldr	r3, [pc, #352]	; (800b1e0 <HAL_GPIO_Init+0x2e4>)
 800b07e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b080:	f003 0301 	and.w	r3, r3, #1
 800b084:	60bb      	str	r3, [r7, #8]
 800b086:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b088:	4a56      	ldr	r2, [pc, #344]	; (800b1e4 <HAL_GPIO_Init+0x2e8>)
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	089b      	lsrs	r3, r3, #2
 800b08e:	3302      	adds	r3, #2
 800b090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b094:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	f003 0303 	and.w	r3, r3, #3
 800b09c:	009b      	lsls	r3, r3, #2
 800b09e:	220f      	movs	r2, #15
 800b0a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0a4:	43db      	mvns	r3, r3
 800b0a6:	693a      	ldr	r2, [r7, #16]
 800b0a8:	4013      	ands	r3, r2
 800b0aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b0b2:	d01f      	beq.n	800b0f4 <HAL_GPIO_Init+0x1f8>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	4a4c      	ldr	r2, [pc, #304]	; (800b1e8 <HAL_GPIO_Init+0x2ec>)
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d019      	beq.n	800b0f0 <HAL_GPIO_Init+0x1f4>
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	4a4b      	ldr	r2, [pc, #300]	; (800b1ec <HAL_GPIO_Init+0x2f0>)
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d013      	beq.n	800b0ec <HAL_GPIO_Init+0x1f0>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	4a4a      	ldr	r2, [pc, #296]	; (800b1f0 <HAL_GPIO_Init+0x2f4>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d00d      	beq.n	800b0e8 <HAL_GPIO_Init+0x1ec>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a49      	ldr	r2, [pc, #292]	; (800b1f4 <HAL_GPIO_Init+0x2f8>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d007      	beq.n	800b0e4 <HAL_GPIO_Init+0x1e8>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	4a48      	ldr	r2, [pc, #288]	; (800b1f8 <HAL_GPIO_Init+0x2fc>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d101      	bne.n	800b0e0 <HAL_GPIO_Init+0x1e4>
 800b0dc:	2305      	movs	r3, #5
 800b0de:	e00a      	b.n	800b0f6 <HAL_GPIO_Init+0x1fa>
 800b0e0:	2306      	movs	r3, #6
 800b0e2:	e008      	b.n	800b0f6 <HAL_GPIO_Init+0x1fa>
 800b0e4:	2304      	movs	r3, #4
 800b0e6:	e006      	b.n	800b0f6 <HAL_GPIO_Init+0x1fa>
 800b0e8:	2303      	movs	r3, #3
 800b0ea:	e004      	b.n	800b0f6 <HAL_GPIO_Init+0x1fa>
 800b0ec:	2302      	movs	r3, #2
 800b0ee:	e002      	b.n	800b0f6 <HAL_GPIO_Init+0x1fa>
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e000      	b.n	800b0f6 <HAL_GPIO_Init+0x1fa>
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	697a      	ldr	r2, [r7, #20]
 800b0f8:	f002 0203 	and.w	r2, r2, #3
 800b0fc:	0092      	lsls	r2, r2, #2
 800b0fe:	4093      	lsls	r3, r2
 800b100:	693a      	ldr	r2, [r7, #16]
 800b102:	4313      	orrs	r3, r2
 800b104:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b106:	4937      	ldr	r1, [pc, #220]	; (800b1e4 <HAL_GPIO_Init+0x2e8>)
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	089b      	lsrs	r3, r3, #2
 800b10c:	3302      	adds	r3, #2
 800b10e:	693a      	ldr	r2, [r7, #16]
 800b110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b114:	4b39      	ldr	r3, [pc, #228]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	43db      	mvns	r3, r3
 800b11e:	693a      	ldr	r2, [r7, #16]
 800b120:	4013      	ands	r3, r2
 800b122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d003      	beq.n	800b138 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b130:	693a      	ldr	r2, [r7, #16]
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	4313      	orrs	r3, r2
 800b136:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b138:	4a30      	ldr	r2, [pc, #192]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800b13e:	4b2f      	ldr	r3, [pc, #188]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	43db      	mvns	r3, r3
 800b148:	693a      	ldr	r2, [r7, #16]
 800b14a:	4013      	ands	r3, r2
 800b14c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	685b      	ldr	r3, [r3, #4]
 800b152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b156:	2b00      	cmp	r3, #0
 800b158:	d003      	beq.n	800b162 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b15a:	693a      	ldr	r2, [r7, #16]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	4313      	orrs	r3, r2
 800b160:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b162:	4a26      	ldr	r2, [pc, #152]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b168:	4b24      	ldr	r3, [pc, #144]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b16a:	689b      	ldr	r3, [r3, #8]
 800b16c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	43db      	mvns	r3, r3
 800b172:	693a      	ldr	r2, [r7, #16]
 800b174:	4013      	ands	r3, r2
 800b176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	685b      	ldr	r3, [r3, #4]
 800b17c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b180:	2b00      	cmp	r3, #0
 800b182:	d003      	beq.n	800b18c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	4313      	orrs	r3, r2
 800b18a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b18c:	4a1b      	ldr	r2, [pc, #108]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b192:	4b1a      	ldr	r3, [pc, #104]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b194:	68db      	ldr	r3, [r3, #12]
 800b196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	43db      	mvns	r3, r3
 800b19c:	693a      	ldr	r2, [r7, #16]
 800b19e:	4013      	ands	r3, r2
 800b1a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	685b      	ldr	r3, [r3, #4]
 800b1a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d003      	beq.n	800b1b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b1ae:	693a      	ldr	r2, [r7, #16]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b1b6:	4a11      	ldr	r2, [pc, #68]	; (800b1fc <HAL_GPIO_Init+0x300>)
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	3301      	adds	r3, #1
 800b1c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	681a      	ldr	r2, [r3, #0]
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	fa22 f303 	lsr.w	r3, r2, r3
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	f47f ae9d 	bne.w	800af0c <HAL_GPIO_Init+0x10>
  }
}
 800b1d2:	bf00      	nop
 800b1d4:	371c      	adds	r7, #28
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1dc:	4770      	bx	lr
 800b1de:	bf00      	nop
 800b1e0:	40021000 	.word	0x40021000
 800b1e4:	40010000 	.word	0x40010000
 800b1e8:	48000400 	.word	0x48000400
 800b1ec:	48000800 	.word	0x48000800
 800b1f0:	48000c00 	.word	0x48000c00
 800b1f4:	48001000 	.word	0x48001000
 800b1f8:	48001400 	.word	0x48001400
 800b1fc:	40010400 	.word	0x40010400

0800b200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b200:	b480      	push	{r7}
 800b202:	b083      	sub	sp, #12
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	460b      	mov	r3, r1
 800b20a:	807b      	strh	r3, [r7, #2]
 800b20c:	4613      	mov	r3, r2
 800b20e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b210:	787b      	ldrb	r3, [r7, #1]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d003      	beq.n	800b21e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b216:	887a      	ldrh	r2, [r7, #2]
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b21c:	e002      	b.n	800b224 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b21e:	887a      	ldrh	r2, [r7, #2]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b224:	bf00      	nop
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b230:	b480      	push	{r7}
 800b232:	b085      	sub	sp, #20
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d141      	bne.n	800b2c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b23e:	4b4b      	ldr	r3, [pc, #300]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b24a:	d131      	bne.n	800b2b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b24c:	4b47      	ldr	r3, [pc, #284]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b24e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b252:	4a46      	ldr	r2, [pc, #280]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b254:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b258:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b25c:	4b43      	ldr	r3, [pc, #268]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b264:	4a41      	ldr	r2, [pc, #260]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b266:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b26a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b26c:	4b40      	ldr	r3, [pc, #256]	; (800b370 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	2232      	movs	r2, #50	; 0x32
 800b272:	fb02 f303 	mul.w	r3, r2, r3
 800b276:	4a3f      	ldr	r2, [pc, #252]	; (800b374 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b278:	fba2 2303 	umull	r2, r3, r2, r3
 800b27c:	0c9b      	lsrs	r3, r3, #18
 800b27e:	3301      	adds	r3, #1
 800b280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b282:	e002      	b.n	800b28a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	3b01      	subs	r3, #1
 800b288:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b28a:	4b38      	ldr	r3, [pc, #224]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b28c:	695b      	ldr	r3, [r3, #20]
 800b28e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b292:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b296:	d102      	bne.n	800b29e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1f2      	bne.n	800b284 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b29e:	4b33      	ldr	r3, [pc, #204]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2a0:	695b      	ldr	r3, [r3, #20]
 800b2a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b2a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2aa:	d158      	bne.n	800b35e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b2ac:	2303      	movs	r3, #3
 800b2ae:	e057      	b.n	800b360 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b2b0:	4b2e      	ldr	r3, [pc, #184]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b2b6:	4a2d      	ldr	r2, [pc, #180]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b2bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800b2c0:	e04d      	b.n	800b35e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b2c8:	d141      	bne.n	800b34e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b2ca:	4b28      	ldr	r3, [pc, #160]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b2d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2d6:	d131      	bne.n	800b33c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b2d8:	4b24      	ldr	r3, [pc, #144]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b2de:	4a23      	ldr	r2, [pc, #140]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b2e8:	4b20      	ldr	r3, [pc, #128]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b2f0:	4a1e      	ldr	r2, [pc, #120]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b2f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b2f8:	4b1d      	ldr	r3, [pc, #116]	; (800b370 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2232      	movs	r2, #50	; 0x32
 800b2fe:	fb02 f303 	mul.w	r3, r2, r3
 800b302:	4a1c      	ldr	r2, [pc, #112]	; (800b374 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b304:	fba2 2303 	umull	r2, r3, r2, r3
 800b308:	0c9b      	lsrs	r3, r3, #18
 800b30a:	3301      	adds	r3, #1
 800b30c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b30e:	e002      	b.n	800b316 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	3b01      	subs	r3, #1
 800b314:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b316:	4b15      	ldr	r3, [pc, #84]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b318:	695b      	ldr	r3, [r3, #20]
 800b31a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b31e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b322:	d102      	bne.n	800b32a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d1f2      	bne.n	800b310 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b32a:	4b10      	ldr	r3, [pc, #64]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b32c:	695b      	ldr	r3, [r3, #20]
 800b32e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b332:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b336:	d112      	bne.n	800b35e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b338:	2303      	movs	r3, #3
 800b33a:	e011      	b.n	800b360 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b33c:	4b0b      	ldr	r3, [pc, #44]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b33e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b342:	4a0a      	ldr	r2, [pc, #40]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b348:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800b34c:	e007      	b.n	800b35e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b34e:	4b07      	ldr	r3, [pc, #28]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b356:	4a05      	ldr	r2, [pc, #20]	; (800b36c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b358:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b35c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b35e:	2300      	movs	r3, #0
}
 800b360:	4618      	mov	r0, r3
 800b362:	3714      	adds	r7, #20
 800b364:	46bd      	mov	sp, r7
 800b366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36a:	4770      	bx	lr
 800b36c:	40007000 	.word	0x40007000
 800b370:	20000ca8 	.word	0x20000ca8
 800b374:	431bde83 	.word	0x431bde83

0800b378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b088      	sub	sp, #32
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d101      	bne.n	800b38a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b386:	2301      	movs	r3, #1
 800b388:	e308      	b.n	800b99c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f003 0301 	and.w	r3, r3, #1
 800b392:	2b00      	cmp	r3, #0
 800b394:	d075      	beq.n	800b482 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b396:	4ba3      	ldr	r3, [pc, #652]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b398:	689b      	ldr	r3, [r3, #8]
 800b39a:	f003 030c 	and.w	r3, r3, #12
 800b39e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b3a0:	4ba0      	ldr	r3, [pc, #640]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b3a2:	68db      	ldr	r3, [r3, #12]
 800b3a4:	f003 0303 	and.w	r3, r3, #3
 800b3a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b3aa:	69bb      	ldr	r3, [r7, #24]
 800b3ac:	2b0c      	cmp	r3, #12
 800b3ae:	d102      	bne.n	800b3b6 <HAL_RCC_OscConfig+0x3e>
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	2b03      	cmp	r3, #3
 800b3b4:	d002      	beq.n	800b3bc <HAL_RCC_OscConfig+0x44>
 800b3b6:	69bb      	ldr	r3, [r7, #24]
 800b3b8:	2b08      	cmp	r3, #8
 800b3ba:	d10b      	bne.n	800b3d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b3bc:	4b99      	ldr	r3, [pc, #612]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d05b      	beq.n	800b480 <HAL_RCC_OscConfig+0x108>
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	685b      	ldr	r3, [r3, #4]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d157      	bne.n	800b480 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	e2e3      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3dc:	d106      	bne.n	800b3ec <HAL_RCC_OscConfig+0x74>
 800b3de:	4b91      	ldr	r3, [pc, #580]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	4a90      	ldr	r2, [pc, #576]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b3e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b3e8:	6013      	str	r3, [r2, #0]
 800b3ea:	e01d      	b.n	800b428 <HAL_RCC_OscConfig+0xb0>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b3f4:	d10c      	bne.n	800b410 <HAL_RCC_OscConfig+0x98>
 800b3f6:	4b8b      	ldr	r3, [pc, #556]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4a8a      	ldr	r2, [pc, #552]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b3fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	4b88      	ldr	r3, [pc, #544]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	4a87      	ldr	r2, [pc, #540]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b40c:	6013      	str	r3, [r2, #0]
 800b40e:	e00b      	b.n	800b428 <HAL_RCC_OscConfig+0xb0>
 800b410:	4b84      	ldr	r3, [pc, #528]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	4a83      	ldr	r2, [pc, #524]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b416:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b41a:	6013      	str	r3, [r2, #0]
 800b41c:	4b81      	ldr	r3, [pc, #516]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	4a80      	ldr	r2, [pc, #512]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d013      	beq.n	800b458 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b430:	f7fd f9fc 	bl	800882c <HAL_GetTick>
 800b434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b436:	e008      	b.n	800b44a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b438:	f7fd f9f8 	bl	800882c <HAL_GetTick>
 800b43c:	4602      	mov	r2, r0
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	1ad3      	subs	r3, r2, r3
 800b442:	2b64      	cmp	r3, #100	; 0x64
 800b444:	d901      	bls.n	800b44a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b446:	2303      	movs	r3, #3
 800b448:	e2a8      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b44a:	4b76      	ldr	r3, [pc, #472]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d0f0      	beq.n	800b438 <HAL_RCC_OscConfig+0xc0>
 800b456:	e014      	b.n	800b482 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b458:	f7fd f9e8 	bl	800882c <HAL_GetTick>
 800b45c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b45e:	e008      	b.n	800b472 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b460:	f7fd f9e4 	bl	800882c <HAL_GetTick>
 800b464:	4602      	mov	r2, r0
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	1ad3      	subs	r3, r2, r3
 800b46a:	2b64      	cmp	r3, #100	; 0x64
 800b46c:	d901      	bls.n	800b472 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b46e:	2303      	movs	r3, #3
 800b470:	e294      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b472:	4b6c      	ldr	r3, [pc, #432]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d1f0      	bne.n	800b460 <HAL_RCC_OscConfig+0xe8>
 800b47e:	e000      	b.n	800b482 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f003 0302 	and.w	r3, r3, #2
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d075      	beq.n	800b57a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b48e:	4b65      	ldr	r3, [pc, #404]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b490:	689b      	ldr	r3, [r3, #8]
 800b492:	f003 030c 	and.w	r3, r3, #12
 800b496:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b498:	4b62      	ldr	r3, [pc, #392]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	f003 0303 	and.w	r3, r3, #3
 800b4a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b4a2:	69bb      	ldr	r3, [r7, #24]
 800b4a4:	2b0c      	cmp	r3, #12
 800b4a6:	d102      	bne.n	800b4ae <HAL_RCC_OscConfig+0x136>
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	2b02      	cmp	r3, #2
 800b4ac:	d002      	beq.n	800b4b4 <HAL_RCC_OscConfig+0x13c>
 800b4ae:	69bb      	ldr	r3, [r7, #24]
 800b4b0:	2b04      	cmp	r3, #4
 800b4b2:	d11f      	bne.n	800b4f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b4b4:	4b5b      	ldr	r3, [pc, #364]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d005      	beq.n	800b4cc <HAL_RCC_OscConfig+0x154>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d101      	bne.n	800b4cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	e267      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4cc:	4b55      	ldr	r3, [pc, #340]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	691b      	ldr	r3, [r3, #16]
 800b4d8:	061b      	lsls	r3, r3, #24
 800b4da:	4952      	ldr	r1, [pc, #328]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b4dc:	4313      	orrs	r3, r2
 800b4de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b4e0:	4b51      	ldr	r3, [pc, #324]	; (800b628 <HAL_RCC_OscConfig+0x2b0>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f7fd f955 	bl	8008794 <HAL_InitTick>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d043      	beq.n	800b578 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	e253      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	68db      	ldr	r3, [r3, #12]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d023      	beq.n	800b544 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b4fc:	4b49      	ldr	r3, [pc, #292]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	4a48      	ldr	r2, [pc, #288]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b506:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b508:	f7fd f990 	bl	800882c <HAL_GetTick>
 800b50c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b50e:	e008      	b.n	800b522 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b510:	f7fd f98c 	bl	800882c <HAL_GetTick>
 800b514:	4602      	mov	r2, r0
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	1ad3      	subs	r3, r2, r3
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	d901      	bls.n	800b522 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b51e:	2303      	movs	r3, #3
 800b520:	e23c      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b522:	4b40      	ldr	r3, [pc, #256]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d0f0      	beq.n	800b510 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b52e:	4b3d      	ldr	r3, [pc, #244]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	691b      	ldr	r3, [r3, #16]
 800b53a:	061b      	lsls	r3, r3, #24
 800b53c:	4939      	ldr	r1, [pc, #228]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b53e:	4313      	orrs	r3, r2
 800b540:	604b      	str	r3, [r1, #4]
 800b542:	e01a      	b.n	800b57a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b544:	4b37      	ldr	r3, [pc, #220]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4a36      	ldr	r2, [pc, #216]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b54a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b54e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b550:	f7fd f96c 	bl	800882c <HAL_GetTick>
 800b554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b556:	e008      	b.n	800b56a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b558:	f7fd f968 	bl	800882c <HAL_GetTick>
 800b55c:	4602      	mov	r2, r0
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	1ad3      	subs	r3, r2, r3
 800b562:	2b02      	cmp	r3, #2
 800b564:	d901      	bls.n	800b56a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b566:	2303      	movs	r3, #3
 800b568:	e218      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b56a:	4b2e      	ldr	r3, [pc, #184]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b572:	2b00      	cmp	r3, #0
 800b574:	d1f0      	bne.n	800b558 <HAL_RCC_OscConfig+0x1e0>
 800b576:	e000      	b.n	800b57a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b578:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f003 0308 	and.w	r3, r3, #8
 800b582:	2b00      	cmp	r3, #0
 800b584:	d03c      	beq.n	800b600 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	695b      	ldr	r3, [r3, #20]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d01c      	beq.n	800b5c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b58e:	4b25      	ldr	r3, [pc, #148]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b590:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b594:	4a23      	ldr	r2, [pc, #140]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b596:	f043 0301 	orr.w	r3, r3, #1
 800b59a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b59e:	f7fd f945 	bl	800882c <HAL_GetTick>
 800b5a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b5a4:	e008      	b.n	800b5b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b5a6:	f7fd f941 	bl	800882c <HAL_GetTick>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	693b      	ldr	r3, [r7, #16]
 800b5ae:	1ad3      	subs	r3, r2, r3
 800b5b0:	2b02      	cmp	r3, #2
 800b5b2:	d901      	bls.n	800b5b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b5b4:	2303      	movs	r3, #3
 800b5b6:	e1f1      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b5b8:	4b1a      	ldr	r3, [pc, #104]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b5ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5be:	f003 0302 	and.w	r3, r3, #2
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d0ef      	beq.n	800b5a6 <HAL_RCC_OscConfig+0x22e>
 800b5c6:	e01b      	b.n	800b600 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b5c8:	4b16      	ldr	r3, [pc, #88]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b5ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5ce:	4a15      	ldr	r2, [pc, #84]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b5d0:	f023 0301 	bic.w	r3, r3, #1
 800b5d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b5d8:	f7fd f928 	bl	800882c <HAL_GetTick>
 800b5dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b5de:	e008      	b.n	800b5f2 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b5e0:	f7fd f924 	bl	800882c <HAL_GetTick>
 800b5e4:	4602      	mov	r2, r0
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	1ad3      	subs	r3, r2, r3
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d901      	bls.n	800b5f2 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800b5ee:	2303      	movs	r3, #3
 800b5f0:	e1d4      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b5f2:	4b0c      	ldr	r3, [pc, #48]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b5f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5f8:	f003 0302 	and.w	r3, r3, #2
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d1ef      	bne.n	800b5e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f003 0304 	and.w	r3, r3, #4
 800b608:	2b00      	cmp	r3, #0
 800b60a:	f000 80ab 	beq.w	800b764 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b60e:	2300      	movs	r3, #0
 800b610:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b612:	4b04      	ldr	r3, [pc, #16]	; (800b624 <HAL_RCC_OscConfig+0x2ac>)
 800b614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d106      	bne.n	800b62c <HAL_RCC_OscConfig+0x2b4>
 800b61e:	2301      	movs	r3, #1
 800b620:	e005      	b.n	800b62e <HAL_RCC_OscConfig+0x2b6>
 800b622:	bf00      	nop
 800b624:	40021000 	.word	0x40021000
 800b628:	20000cac 	.word	0x20000cac
 800b62c:	2300      	movs	r3, #0
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d00d      	beq.n	800b64e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b632:	4baf      	ldr	r3, [pc, #700]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b636:	4aae      	ldr	r2, [pc, #696]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b638:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b63c:	6593      	str	r3, [r2, #88]	; 0x58
 800b63e:	4bac      	ldr	r3, [pc, #688]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b646:	60fb      	str	r3, [r7, #12]
 800b648:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b64a:	2301      	movs	r3, #1
 800b64c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b64e:	4ba9      	ldr	r3, [pc, #676]	; (800b8f4 <HAL_RCC_OscConfig+0x57c>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b656:	2b00      	cmp	r3, #0
 800b658:	d118      	bne.n	800b68c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b65a:	4ba6      	ldr	r3, [pc, #664]	; (800b8f4 <HAL_RCC_OscConfig+0x57c>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4aa5      	ldr	r2, [pc, #660]	; (800b8f4 <HAL_RCC_OscConfig+0x57c>)
 800b660:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b666:	f7fd f8e1 	bl	800882c <HAL_GetTick>
 800b66a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b66c:	e008      	b.n	800b680 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b66e:	f7fd f8dd 	bl	800882c <HAL_GetTick>
 800b672:	4602      	mov	r2, r0
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	1ad3      	subs	r3, r2, r3
 800b678:	2b02      	cmp	r3, #2
 800b67a:	d901      	bls.n	800b680 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b67c:	2303      	movs	r3, #3
 800b67e:	e18d      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b680:	4b9c      	ldr	r3, [pc, #624]	; (800b8f4 <HAL_RCC_OscConfig+0x57c>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d0f0      	beq.n	800b66e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	689b      	ldr	r3, [r3, #8]
 800b690:	2b01      	cmp	r3, #1
 800b692:	d108      	bne.n	800b6a6 <HAL_RCC_OscConfig+0x32e>
 800b694:	4b96      	ldr	r3, [pc, #600]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b69a:	4a95      	ldr	r2, [pc, #596]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b69c:	f043 0301 	orr.w	r3, r3, #1
 800b6a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b6a4:	e024      	b.n	800b6f0 <HAL_RCC_OscConfig+0x378>
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	689b      	ldr	r3, [r3, #8]
 800b6aa:	2b05      	cmp	r3, #5
 800b6ac:	d110      	bne.n	800b6d0 <HAL_RCC_OscConfig+0x358>
 800b6ae:	4b90      	ldr	r3, [pc, #576]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6b4:	4a8e      	ldr	r2, [pc, #568]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6b6:	f043 0304 	orr.w	r3, r3, #4
 800b6ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b6be:	4b8c      	ldr	r3, [pc, #560]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6c4:	4a8a      	ldr	r2, [pc, #552]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6c6:	f043 0301 	orr.w	r3, r3, #1
 800b6ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b6ce:	e00f      	b.n	800b6f0 <HAL_RCC_OscConfig+0x378>
 800b6d0:	4b87      	ldr	r3, [pc, #540]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6d6:	4a86      	ldr	r2, [pc, #536]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6d8:	f023 0301 	bic.w	r3, r3, #1
 800b6dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b6e0:	4b83      	ldr	r3, [pc, #524]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6e6:	4a82      	ldr	r2, [pc, #520]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b6e8:	f023 0304 	bic.w	r3, r3, #4
 800b6ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	689b      	ldr	r3, [r3, #8]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d016      	beq.n	800b726 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6f8:	f7fd f898 	bl	800882c <HAL_GetTick>
 800b6fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b6fe:	e00a      	b.n	800b716 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b700:	f7fd f894 	bl	800882c <HAL_GetTick>
 800b704:	4602      	mov	r2, r0
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	1ad3      	subs	r3, r2, r3
 800b70a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b70e:	4293      	cmp	r3, r2
 800b710:	d901      	bls.n	800b716 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b712:	2303      	movs	r3, #3
 800b714:	e142      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b716:	4b76      	ldr	r3, [pc, #472]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b71c:	f003 0302 	and.w	r3, r3, #2
 800b720:	2b00      	cmp	r3, #0
 800b722:	d0ed      	beq.n	800b700 <HAL_RCC_OscConfig+0x388>
 800b724:	e015      	b.n	800b752 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b726:	f7fd f881 	bl	800882c <HAL_GetTick>
 800b72a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b72c:	e00a      	b.n	800b744 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b72e:	f7fd f87d 	bl	800882c <HAL_GetTick>
 800b732:	4602      	mov	r2, r0
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	1ad3      	subs	r3, r2, r3
 800b738:	f241 3288 	movw	r2, #5000	; 0x1388
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d901      	bls.n	800b744 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b740:	2303      	movs	r3, #3
 800b742:	e12b      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b744:	4b6a      	ldr	r3, [pc, #424]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b74a:	f003 0302 	and.w	r3, r3, #2
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d1ed      	bne.n	800b72e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b752:	7ffb      	ldrb	r3, [r7, #31]
 800b754:	2b01      	cmp	r3, #1
 800b756:	d105      	bne.n	800b764 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b758:	4b65      	ldr	r3, [pc, #404]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b75a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b75c:	4a64      	ldr	r2, [pc, #400]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b75e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b762:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f003 0320 	and.w	r3, r3, #32
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d03c      	beq.n	800b7ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	699b      	ldr	r3, [r3, #24]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d01c      	beq.n	800b7b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b778:	4b5d      	ldr	r3, [pc, #372]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b77a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b77e:	4a5c      	ldr	r2, [pc, #368]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b780:	f043 0301 	orr.w	r3, r3, #1
 800b784:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b788:	f7fd f850 	bl	800882c <HAL_GetTick>
 800b78c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b78e:	e008      	b.n	800b7a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b790:	f7fd f84c 	bl	800882c <HAL_GetTick>
 800b794:	4602      	mov	r2, r0
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	1ad3      	subs	r3, r2, r3
 800b79a:	2b02      	cmp	r3, #2
 800b79c:	d901      	bls.n	800b7a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b79e:	2303      	movs	r3, #3
 800b7a0:	e0fc      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b7a2:	4b53      	ldr	r3, [pc, #332]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b7a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b7a8:	f003 0302 	and.w	r3, r3, #2
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d0ef      	beq.n	800b790 <HAL_RCC_OscConfig+0x418>
 800b7b0:	e01b      	b.n	800b7ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b7b2:	4b4f      	ldr	r3, [pc, #316]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b7b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b7b8:	4a4d      	ldr	r2, [pc, #308]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b7ba:	f023 0301 	bic.w	r3, r3, #1
 800b7be:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7c2:	f7fd f833 	bl	800882c <HAL_GetTick>
 800b7c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b7c8:	e008      	b.n	800b7dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b7ca:	f7fd f82f 	bl	800882c <HAL_GetTick>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	1ad3      	subs	r3, r2, r3
 800b7d4:	2b02      	cmp	r3, #2
 800b7d6:	d901      	bls.n	800b7dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	e0df      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b7dc:	4b44      	ldr	r3, [pc, #272]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b7de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b7e2:	f003 0302 	and.w	r3, r3, #2
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d1ef      	bne.n	800b7ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	69db      	ldr	r3, [r3, #28]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	f000 80d3 	beq.w	800b99a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b7f4:	4b3e      	ldr	r3, [pc, #248]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	f003 030c 	and.w	r3, r3, #12
 800b7fc:	2b0c      	cmp	r3, #12
 800b7fe:	f000 808d 	beq.w	800b91c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	69db      	ldr	r3, [r3, #28]
 800b806:	2b02      	cmp	r3, #2
 800b808:	d15a      	bne.n	800b8c0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b80a:	4b39      	ldr	r3, [pc, #228]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	4a38      	ldr	r2, [pc, #224]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b810:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b816:	f7fd f809 	bl	800882c <HAL_GetTick>
 800b81a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b81c:	e008      	b.n	800b830 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b81e:	f7fd f805 	bl	800882c <HAL_GetTick>
 800b822:	4602      	mov	r2, r0
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	1ad3      	subs	r3, r2, r3
 800b828:	2b02      	cmp	r3, #2
 800b82a:	d901      	bls.n	800b830 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800b82c:	2303      	movs	r3, #3
 800b82e:	e0b5      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b830:	4b2f      	ldr	r3, [pc, #188]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d1f0      	bne.n	800b81e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b83c:	4b2c      	ldr	r3, [pc, #176]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b83e:	68da      	ldr	r2, [r3, #12]
 800b840:	4b2d      	ldr	r3, [pc, #180]	; (800b8f8 <HAL_RCC_OscConfig+0x580>)
 800b842:	4013      	ands	r3, r2
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	6a11      	ldr	r1, [r2, #32]
 800b848:	687a      	ldr	r2, [r7, #4]
 800b84a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b84c:	3a01      	subs	r2, #1
 800b84e:	0112      	lsls	r2, r2, #4
 800b850:	4311      	orrs	r1, r2
 800b852:	687a      	ldr	r2, [r7, #4]
 800b854:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b856:	0212      	lsls	r2, r2, #8
 800b858:	4311      	orrs	r1, r2
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b85e:	0852      	lsrs	r2, r2, #1
 800b860:	3a01      	subs	r2, #1
 800b862:	0552      	lsls	r2, r2, #21
 800b864:	4311      	orrs	r1, r2
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b86a:	0852      	lsrs	r2, r2, #1
 800b86c:	3a01      	subs	r2, #1
 800b86e:	0652      	lsls	r2, r2, #25
 800b870:	4311      	orrs	r1, r2
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b876:	06d2      	lsls	r2, r2, #27
 800b878:	430a      	orrs	r2, r1
 800b87a:	491d      	ldr	r1, [pc, #116]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b87c:	4313      	orrs	r3, r2
 800b87e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b880:	4b1b      	ldr	r3, [pc, #108]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	4a1a      	ldr	r2, [pc, #104]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b886:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b88a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b88c:	4b18      	ldr	r3, [pc, #96]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b88e:	68db      	ldr	r3, [r3, #12]
 800b890:	4a17      	ldr	r2, [pc, #92]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b892:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b896:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b898:	f7fc ffc8 	bl	800882c <HAL_GetTick>
 800b89c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b89e:	e008      	b.n	800b8b2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8a0:	f7fc ffc4 	bl	800882c <HAL_GetTick>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	1ad3      	subs	r3, r2, r3
 800b8aa:	2b02      	cmp	r3, #2
 800b8ac:	d901      	bls.n	800b8b2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800b8ae:	2303      	movs	r3, #3
 800b8b0:	e074      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b8b2:	4b0f      	ldr	r3, [pc, #60]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d0f0      	beq.n	800b8a0 <HAL_RCC_OscConfig+0x528>
 800b8be:	e06c      	b.n	800b99a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b8c0:	4b0b      	ldr	r3, [pc, #44]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a0a      	ldr	r2, [pc, #40]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b8c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b8ca:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b8cc:	4b08      	ldr	r3, [pc, #32]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b8ce:	68db      	ldr	r3, [r3, #12]
 800b8d0:	4a07      	ldr	r2, [pc, #28]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b8d2:	f023 0303 	bic.w	r3, r3, #3
 800b8d6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b8d8:	4b05      	ldr	r3, [pc, #20]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b8da:	68db      	ldr	r3, [r3, #12]
 800b8dc:	4a04      	ldr	r2, [pc, #16]	; (800b8f0 <HAL_RCC_OscConfig+0x578>)
 800b8de:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b8e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b8e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8e8:	f7fc ffa0 	bl	800882c <HAL_GetTick>
 800b8ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b8ee:	e00e      	b.n	800b90e <HAL_RCC_OscConfig+0x596>
 800b8f0:	40021000 	.word	0x40021000
 800b8f4:	40007000 	.word	0x40007000
 800b8f8:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8fc:	f7fc ff96 	bl	800882c <HAL_GetTick>
 800b900:	4602      	mov	r2, r0
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	1ad3      	subs	r3, r2, r3
 800b906:	2b02      	cmp	r3, #2
 800b908:	d901      	bls.n	800b90e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800b90a:	2303      	movs	r3, #3
 800b90c:	e046      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b90e:	4b25      	ldr	r3, [pc, #148]	; (800b9a4 <HAL_RCC_OscConfig+0x62c>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b916:	2b00      	cmp	r3, #0
 800b918:	d1f0      	bne.n	800b8fc <HAL_RCC_OscConfig+0x584>
 800b91a:	e03e      	b.n	800b99a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	69db      	ldr	r3, [r3, #28]
 800b920:	2b01      	cmp	r3, #1
 800b922:	d101      	bne.n	800b928 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800b924:	2301      	movs	r3, #1
 800b926:	e039      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b928:	4b1e      	ldr	r3, [pc, #120]	; (800b9a4 <HAL_RCC_OscConfig+0x62c>)
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	f003 0203 	and.w	r2, r3, #3
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6a1b      	ldr	r3, [r3, #32]
 800b938:	429a      	cmp	r2, r3
 800b93a:	d12c      	bne.n	800b996 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b93c:	697b      	ldr	r3, [r7, #20]
 800b93e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b946:	3b01      	subs	r3, #1
 800b948:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d123      	bne.n	800b996 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b958:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b95a:	429a      	cmp	r2, r3
 800b95c:	d11b      	bne.n	800b996 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b95e:	697b      	ldr	r3, [r7, #20]
 800b960:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b968:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d113      	bne.n	800b996 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b96e:	697b      	ldr	r3, [r7, #20]
 800b970:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b978:	085b      	lsrs	r3, r3, #1
 800b97a:	3b01      	subs	r3, #1
 800b97c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b97e:	429a      	cmp	r2, r3
 800b980:	d109      	bne.n	800b996 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b98c:	085b      	lsrs	r3, r3, #1
 800b98e:	3b01      	subs	r3, #1
 800b990:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b992:	429a      	cmp	r2, r3
 800b994:	d001      	beq.n	800b99a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800b996:	2301      	movs	r3, #1
 800b998:	e000      	b.n	800b99c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800b99a:	2300      	movs	r3, #0
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3720      	adds	r7, #32
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	40021000 	.word	0x40021000

0800b9a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b086      	sub	sp, #24
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
 800b9b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d101      	bne.n	800b9c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	e11e      	b.n	800bbfe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b9c0:	4b91      	ldr	r3, [pc, #580]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f003 030f 	and.w	r3, r3, #15
 800b9c8:	683a      	ldr	r2, [r7, #0]
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	d910      	bls.n	800b9f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b9ce:	4b8e      	ldr	r3, [pc, #568]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f023 020f 	bic.w	r2, r3, #15
 800b9d6:	498c      	ldr	r1, [pc, #560]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	4313      	orrs	r3, r2
 800b9dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b9de:	4b8a      	ldr	r3, [pc, #552]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f003 030f 	and.w	r3, r3, #15
 800b9e6:	683a      	ldr	r2, [r7, #0]
 800b9e8:	429a      	cmp	r2, r3
 800b9ea:	d001      	beq.n	800b9f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	e106      	b.n	800bbfe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f003 0301 	and.w	r3, r3, #1
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d073      	beq.n	800bae4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	2b03      	cmp	r3, #3
 800ba02:	d129      	bne.n	800ba58 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba04:	4b81      	ldr	r3, [pc, #516]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d101      	bne.n	800ba14 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ba10:	2301      	movs	r3, #1
 800ba12:	e0f4      	b.n	800bbfe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ba14:	f000 f972 	bl	800bcfc <RCC_GetSysClockFreqFromPLLSource>
 800ba18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	4a7c      	ldr	r2, [pc, #496]	; (800bc10 <HAL_RCC_ClockConfig+0x268>)
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d93f      	bls.n	800baa2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ba22:	4b7a      	ldr	r3, [pc, #488]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba24:	689b      	ldr	r3, [r3, #8]
 800ba26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d009      	beq.n	800ba42 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d033      	beq.n	800baa2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d12f      	bne.n	800baa2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ba42:	4b72      	ldr	r3, [pc, #456]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ba4a:	4a70      	ldr	r2, [pc, #448]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ba52:	2380      	movs	r3, #128	; 0x80
 800ba54:	617b      	str	r3, [r7, #20]
 800ba56:	e024      	b.n	800baa2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	685b      	ldr	r3, [r3, #4]
 800ba5c:	2b02      	cmp	r3, #2
 800ba5e:	d107      	bne.n	800ba70 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ba60:	4b6a      	ldr	r3, [pc, #424]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d109      	bne.n	800ba80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	e0c6      	b.n	800bbfe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ba70:	4b66      	ldr	r3, [pc, #408]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d101      	bne.n	800ba80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e0be      	b.n	800bbfe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ba80:	f000 f8ce 	bl	800bc20 <HAL_RCC_GetSysClockFreq>
 800ba84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	4a61      	ldr	r2, [pc, #388]	; (800bc10 <HAL_RCC_ClockConfig+0x268>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d909      	bls.n	800baa2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ba8e:	4b5f      	ldr	r3, [pc, #380]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba90:	689b      	ldr	r3, [r3, #8]
 800ba92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ba96:	4a5d      	ldr	r2, [pc, #372]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800ba98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba9c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ba9e:	2380      	movs	r3, #128	; 0x80
 800baa0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800baa2:	4b5a      	ldr	r3, [pc, #360]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800baa4:	689b      	ldr	r3, [r3, #8]
 800baa6:	f023 0203 	bic.w	r2, r3, #3
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	4957      	ldr	r1, [pc, #348]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bab0:	4313      	orrs	r3, r2
 800bab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bab4:	f7fc feba 	bl	800882c <HAL_GetTick>
 800bab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800baba:	e00a      	b.n	800bad2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800babc:	f7fc feb6 	bl	800882c <HAL_GetTick>
 800bac0:	4602      	mov	r2, r0
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	1ad3      	subs	r3, r2, r3
 800bac6:	f241 3288 	movw	r2, #5000	; 0x1388
 800baca:	4293      	cmp	r3, r2
 800bacc:	d901      	bls.n	800bad2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800bace:	2303      	movs	r3, #3
 800bad0:	e095      	b.n	800bbfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bad2:	4b4e      	ldr	r3, [pc, #312]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bad4:	689b      	ldr	r3, [r3, #8]
 800bad6:	f003 020c 	and.w	r2, r3, #12
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	685b      	ldr	r3, [r3, #4]
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	429a      	cmp	r2, r3
 800bae2:	d1eb      	bne.n	800babc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	f003 0302 	and.w	r3, r3, #2
 800baec:	2b00      	cmp	r3, #0
 800baee:	d023      	beq.n	800bb38 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f003 0304 	and.w	r3, r3, #4
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d005      	beq.n	800bb08 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bafc:	4b43      	ldr	r3, [pc, #268]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bafe:	689b      	ldr	r3, [r3, #8]
 800bb00:	4a42      	ldr	r2, [pc, #264]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bb02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800bb06:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f003 0308 	and.w	r3, r3, #8
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d007      	beq.n	800bb24 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800bb14:	4b3d      	ldr	r3, [pc, #244]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800bb1c:	4a3b      	ldr	r2, [pc, #236]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bb1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800bb22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bb24:	4b39      	ldr	r3, [pc, #228]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bb26:	689b      	ldr	r3, [r3, #8]
 800bb28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	4936      	ldr	r1, [pc, #216]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bb32:	4313      	orrs	r3, r2
 800bb34:	608b      	str	r3, [r1, #8]
 800bb36:	e008      	b.n	800bb4a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	2b80      	cmp	r3, #128	; 0x80
 800bb3c:	d105      	bne.n	800bb4a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800bb3e:	4b33      	ldr	r3, [pc, #204]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bb40:	689b      	ldr	r3, [r3, #8]
 800bb42:	4a32      	ldr	r2, [pc, #200]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bb44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bb48:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bb4a:	4b2f      	ldr	r3, [pc, #188]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	f003 030f 	and.w	r3, r3, #15
 800bb52:	683a      	ldr	r2, [r7, #0]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d21d      	bcs.n	800bb94 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb58:	4b2b      	ldr	r3, [pc, #172]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f023 020f 	bic.w	r2, r3, #15
 800bb60:	4929      	ldr	r1, [pc, #164]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	4313      	orrs	r3, r2
 800bb66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800bb68:	f7fc fe60 	bl	800882c <HAL_GetTick>
 800bb6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb6e:	e00a      	b.n	800bb86 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb70:	f7fc fe5c 	bl	800882c <HAL_GetTick>
 800bb74:	4602      	mov	r2, r0
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	1ad3      	subs	r3, r2, r3
 800bb7a:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d901      	bls.n	800bb86 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800bb82:	2303      	movs	r3, #3
 800bb84:	e03b      	b.n	800bbfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb86:	4b20      	ldr	r3, [pc, #128]	; (800bc08 <HAL_RCC_ClockConfig+0x260>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f003 030f 	and.w	r3, r3, #15
 800bb8e:	683a      	ldr	r2, [r7, #0]
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d1ed      	bne.n	800bb70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f003 0304 	and.w	r3, r3, #4
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d008      	beq.n	800bbb2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bba0:	4b1a      	ldr	r3, [pc, #104]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	4917      	ldr	r1, [pc, #92]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f003 0308 	and.w	r3, r3, #8
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d009      	beq.n	800bbd2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bbbe:	4b13      	ldr	r3, [pc, #76]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	00db      	lsls	r3, r3, #3
 800bbcc:	490f      	ldr	r1, [pc, #60]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bbd2:	f000 f825 	bl	800bc20 <HAL_RCC_GetSysClockFreq>
 800bbd6:	4601      	mov	r1, r0
 800bbd8:	4b0c      	ldr	r3, [pc, #48]	; (800bc0c <HAL_RCC_ClockConfig+0x264>)
 800bbda:	689b      	ldr	r3, [r3, #8]
 800bbdc:	091b      	lsrs	r3, r3, #4
 800bbde:	f003 030f 	and.w	r3, r3, #15
 800bbe2:	4a0c      	ldr	r2, [pc, #48]	; (800bc14 <HAL_RCC_ClockConfig+0x26c>)
 800bbe4:	5cd3      	ldrb	r3, [r2, r3]
 800bbe6:	f003 031f 	and.w	r3, r3, #31
 800bbea:	fa21 f303 	lsr.w	r3, r1, r3
 800bbee:	4a0a      	ldr	r2, [pc, #40]	; (800bc18 <HAL_RCC_ClockConfig+0x270>)
 800bbf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800bbf2:	4b0a      	ldr	r3, [pc, #40]	; (800bc1c <HAL_RCC_ClockConfig+0x274>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f7fc fdcc 	bl	8008794 <HAL_InitTick>
 800bbfc:	4603      	mov	r3, r0
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	3718      	adds	r7, #24
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}
 800bc06:	bf00      	nop
 800bc08:	40022000 	.word	0x40022000
 800bc0c:	40021000 	.word	0x40021000
 800bc10:	04c4b400 	.word	0x04c4b400
 800bc14:	0801356c 	.word	0x0801356c
 800bc18:	20000ca8 	.word	0x20000ca8
 800bc1c:	20000cac 	.word	0x20000cac

0800bc20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc20:	b480      	push	{r7}
 800bc22:	b087      	sub	sp, #28
 800bc24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800bc26:	4b2c      	ldr	r3, [pc, #176]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bc28:	689b      	ldr	r3, [r3, #8]
 800bc2a:	f003 030c 	and.w	r3, r3, #12
 800bc2e:	2b04      	cmp	r3, #4
 800bc30:	d102      	bne.n	800bc38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bc32:	4b2a      	ldr	r3, [pc, #168]	; (800bcdc <HAL_RCC_GetSysClockFreq+0xbc>)
 800bc34:	613b      	str	r3, [r7, #16]
 800bc36:	e047      	b.n	800bcc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800bc38:	4b27      	ldr	r3, [pc, #156]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bc3a:	689b      	ldr	r3, [r3, #8]
 800bc3c:	f003 030c 	and.w	r3, r3, #12
 800bc40:	2b08      	cmp	r3, #8
 800bc42:	d102      	bne.n	800bc4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bc44:	4b26      	ldr	r3, [pc, #152]	; (800bce0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800bc46:	613b      	str	r3, [r7, #16]
 800bc48:	e03e      	b.n	800bcc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800bc4a:	4b23      	ldr	r3, [pc, #140]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bc4c:	689b      	ldr	r3, [r3, #8]
 800bc4e:	f003 030c 	and.w	r3, r3, #12
 800bc52:	2b0c      	cmp	r3, #12
 800bc54:	d136      	bne.n	800bcc4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bc56:	4b20      	ldr	r3, [pc, #128]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bc58:	68db      	ldr	r3, [r3, #12]
 800bc5a:	f003 0303 	and.w	r3, r3, #3
 800bc5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bc60:	4b1d      	ldr	r3, [pc, #116]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bc62:	68db      	ldr	r3, [r3, #12]
 800bc64:	091b      	lsrs	r3, r3, #4
 800bc66:	f003 030f 	and.w	r3, r3, #15
 800bc6a:	3301      	adds	r3, #1
 800bc6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	2b03      	cmp	r3, #3
 800bc72:	d10c      	bne.n	800bc8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bc74:	4a1a      	ldr	r2, [pc, #104]	; (800bce0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc7c:	4a16      	ldr	r2, [pc, #88]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bc7e:	68d2      	ldr	r2, [r2, #12]
 800bc80:	0a12      	lsrs	r2, r2, #8
 800bc82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bc86:	fb02 f303 	mul.w	r3, r2, r3
 800bc8a:	617b      	str	r3, [r7, #20]
      break;
 800bc8c:	e00c      	b.n	800bca8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bc8e:	4a13      	ldr	r2, [pc, #76]	; (800bcdc <HAL_RCC_GetSysClockFreq+0xbc>)
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc96:	4a10      	ldr	r2, [pc, #64]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bc98:	68d2      	ldr	r2, [r2, #12]
 800bc9a:	0a12      	lsrs	r2, r2, #8
 800bc9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bca0:	fb02 f303 	mul.w	r3, r2, r3
 800bca4:	617b      	str	r3, [r7, #20]
      break;
 800bca6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bca8:	4b0b      	ldr	r3, [pc, #44]	; (800bcd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bcaa:	68db      	ldr	r3, [r3, #12]
 800bcac:	0e5b      	lsrs	r3, r3, #25
 800bcae:	f003 0303 	and.w	r3, r3, #3
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	005b      	lsls	r3, r3, #1
 800bcb6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800bcb8:	697a      	ldr	r2, [r7, #20]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcc0:	613b      	str	r3, [r7, #16]
 800bcc2:	e001      	b.n	800bcc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800bcc8:	693b      	ldr	r3, [r7, #16]
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	371c      	adds	r7, #28
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr
 800bcd6:	bf00      	nop
 800bcd8:	40021000 	.word	0x40021000
 800bcdc:	00f42400 	.word	0x00f42400
 800bce0:	007a1200 	.word	0x007a1200

0800bce4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bce4:	b480      	push	{r7}
 800bce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bce8:	4b03      	ldr	r3, [pc, #12]	; (800bcf8 <HAL_RCC_GetHCLKFreq+0x14>)
 800bcea:	681b      	ldr	r3, [r3, #0]
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf4:	4770      	bx	lr
 800bcf6:	bf00      	nop
 800bcf8:	20000ca8 	.word	0x20000ca8

0800bcfc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b087      	sub	sp, #28
 800bd00:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bd02:	4b1e      	ldr	r3, [pc, #120]	; (800bd7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bd04:	68db      	ldr	r3, [r3, #12]
 800bd06:	f003 0303 	and.w	r3, r3, #3
 800bd0a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bd0c:	4b1b      	ldr	r3, [pc, #108]	; (800bd7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bd0e:	68db      	ldr	r3, [r3, #12]
 800bd10:	091b      	lsrs	r3, r3, #4
 800bd12:	f003 030f 	and.w	r3, r3, #15
 800bd16:	3301      	adds	r3, #1
 800bd18:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800bd1a:	693b      	ldr	r3, [r7, #16]
 800bd1c:	2b03      	cmp	r3, #3
 800bd1e:	d10c      	bne.n	800bd3a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bd20:	4a17      	ldr	r2, [pc, #92]	; (800bd80 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd28:	4a14      	ldr	r2, [pc, #80]	; (800bd7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bd2a:	68d2      	ldr	r2, [r2, #12]
 800bd2c:	0a12      	lsrs	r2, r2, #8
 800bd2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bd32:	fb02 f303 	mul.w	r3, r2, r3
 800bd36:	617b      	str	r3, [r7, #20]
    break;
 800bd38:	e00c      	b.n	800bd54 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bd3a:	4a12      	ldr	r2, [pc, #72]	; (800bd84 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd42:	4a0e      	ldr	r2, [pc, #56]	; (800bd7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bd44:	68d2      	ldr	r2, [r2, #12]
 800bd46:	0a12      	lsrs	r2, r2, #8
 800bd48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bd4c:	fb02 f303 	mul.w	r3, r2, r3
 800bd50:	617b      	str	r3, [r7, #20]
    break;
 800bd52:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bd54:	4b09      	ldr	r3, [pc, #36]	; (800bd7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bd56:	68db      	ldr	r3, [r3, #12]
 800bd58:	0e5b      	lsrs	r3, r3, #25
 800bd5a:	f003 0303 	and.w	r3, r3, #3
 800bd5e:	3301      	adds	r3, #1
 800bd60:	005b      	lsls	r3, r3, #1
 800bd62:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800bd64:	697a      	ldr	r2, [r7, #20]
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd6c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800bd6e:	687b      	ldr	r3, [r7, #4]
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	371c      	adds	r7, #28
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr
 800bd7c:	40021000 	.word	0x40021000
 800bd80:	007a1200 	.word	0x007a1200
 800bd84:	00f42400 	.word	0x00f42400

0800bd88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b086      	sub	sp, #24
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bd90:	2300      	movs	r3, #0
 800bd92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bd94:	2300      	movs	r3, #0
 800bd96:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f000 8098 	beq.w	800bed6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bda6:	2300      	movs	r3, #0
 800bda8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bdaa:	4b43      	ldr	r3, [pc, #268]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bdac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d10d      	bne.n	800bdd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bdb6:	4b40      	ldr	r3, [pc, #256]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bdb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdba:	4a3f      	ldr	r2, [pc, #252]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bdbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdc0:	6593      	str	r3, [r2, #88]	; 0x58
 800bdc2:	4b3d      	ldr	r3, [pc, #244]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bdc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bdca:	60bb      	str	r3, [r7, #8]
 800bdcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bdd2:	4b3a      	ldr	r3, [pc, #232]	; (800bebc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	4a39      	ldr	r2, [pc, #228]	; (800bebc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bdd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bddc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bdde:	f7fc fd25 	bl	800882c <HAL_GetTick>
 800bde2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bde4:	e009      	b.n	800bdfa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bde6:	f7fc fd21 	bl	800882c <HAL_GetTick>
 800bdea:	4602      	mov	r2, r0
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	1ad3      	subs	r3, r2, r3
 800bdf0:	2b02      	cmp	r3, #2
 800bdf2:	d902      	bls.n	800bdfa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800bdf4:	2303      	movs	r3, #3
 800bdf6:	74fb      	strb	r3, [r7, #19]
        break;
 800bdf8:	e005      	b.n	800be06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bdfa:	4b30      	ldr	r3, [pc, #192]	; (800bebc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be02:	2b00      	cmp	r3, #0
 800be04:	d0ef      	beq.n	800bde6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800be06:	7cfb      	ldrb	r3, [r7, #19]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d159      	bne.n	800bec0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800be0c:	4b2a      	ldr	r3, [pc, #168]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be16:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d01e      	beq.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be22:	697a      	ldr	r2, [r7, #20]
 800be24:	429a      	cmp	r2, r3
 800be26:	d019      	beq.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800be28:	4b23      	ldr	r3, [pc, #140]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800be32:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800be34:	4b20      	ldr	r3, [pc, #128]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be3a:	4a1f      	ldr	r2, [pc, #124]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800be40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800be44:	4b1c      	ldr	r3, [pc, #112]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be4a:	4a1b      	ldr	r2, [pc, #108]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800be50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800be54:	4a18      	ldr	r2, [pc, #96]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	f003 0301 	and.w	r3, r3, #1
 800be62:	2b00      	cmp	r3, #0
 800be64:	d016      	beq.n	800be94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be66:	f7fc fce1 	bl	800882c <HAL_GetTick>
 800be6a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800be6c:	e00b      	b.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be6e:	f7fc fcdd 	bl	800882c <HAL_GetTick>
 800be72:	4602      	mov	r2, r0
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	1ad3      	subs	r3, r2, r3
 800be78:	f241 3288 	movw	r2, #5000	; 0x1388
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d902      	bls.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800be80:	2303      	movs	r3, #3
 800be82:	74fb      	strb	r3, [r7, #19]
            break;
 800be84:	e006      	b.n	800be94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800be86:	4b0c      	ldr	r3, [pc, #48]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be8c:	f003 0302 	and.w	r3, r3, #2
 800be90:	2b00      	cmp	r3, #0
 800be92:	d0ec      	beq.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800be94:	7cfb      	ldrb	r3, [r7, #19]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10b      	bne.n	800beb2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800be9a:	4b07      	ldr	r3, [pc, #28]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bea0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bea8:	4903      	ldr	r1, [pc, #12]	; (800beb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800beaa:	4313      	orrs	r3, r2
 800beac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800beb0:	e008      	b.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800beb2:	7cfb      	ldrb	r3, [r7, #19]
 800beb4:	74bb      	strb	r3, [r7, #18]
 800beb6:	e005      	b.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800beb8:	40021000 	.word	0x40021000
 800bebc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bec0:	7cfb      	ldrb	r3, [r7, #19]
 800bec2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bec4:	7c7b      	ldrb	r3, [r7, #17]
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	d105      	bne.n	800bed6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800beca:	4baf      	ldr	r3, [pc, #700]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800becc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bece:	4aae      	ldr	r2, [pc, #696]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bed4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f003 0301 	and.w	r3, r3, #1
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d00a      	beq.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bee2:	4ba9      	ldr	r3, [pc, #676]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bee8:	f023 0203 	bic.w	r2, r3, #3
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	49a5      	ldr	r1, [pc, #660]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bef2:	4313      	orrs	r3, r2
 800bef4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f003 0302 	and.w	r3, r3, #2
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d00a      	beq.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bf04:	4ba0      	ldr	r3, [pc, #640]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf0a:	f023 020c 	bic.w	r2, r3, #12
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	689b      	ldr	r3, [r3, #8]
 800bf12:	499d      	ldr	r1, [pc, #628]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf14:	4313      	orrs	r3, r2
 800bf16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f003 0304 	and.w	r3, r3, #4
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d00a      	beq.n	800bf3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bf26:	4b98      	ldr	r3, [pc, #608]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf2c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	68db      	ldr	r3, [r3, #12]
 800bf34:	4994      	ldr	r1, [pc, #592]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf36:	4313      	orrs	r3, r2
 800bf38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	f003 0308 	and.w	r3, r3, #8
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d00a      	beq.n	800bf5e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bf48:	4b8f      	ldr	r3, [pc, #572]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf4e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	691b      	ldr	r3, [r3, #16]
 800bf56:	498c      	ldr	r1, [pc, #560]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf58:	4313      	orrs	r3, r2
 800bf5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	f003 0310 	and.w	r3, r3, #16
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d00a      	beq.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bf6a:	4b87      	ldr	r3, [pc, #540]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	695b      	ldr	r3, [r3, #20]
 800bf78:	4983      	ldr	r1, [pc, #524]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f003 0320 	and.w	r3, r3, #32
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d00a      	beq.n	800bfa2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bf8c:	4b7e      	ldr	r3, [pc, #504]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	699b      	ldr	r3, [r3, #24]
 800bf9a:	497b      	ldr	r1, [pc, #492]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d00a      	beq.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bfae:	4b76      	ldr	r3, [pc, #472]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bfb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfb4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	69db      	ldr	r3, [r3, #28]
 800bfbc:	4972      	ldr	r1, [pc, #456]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d00a      	beq.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bfd0:	4b6d      	ldr	r3, [pc, #436]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bfd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfd6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6a1b      	ldr	r3, [r3, #32]
 800bfde:	496a      	ldr	r1, [pc, #424]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d00a      	beq.n	800c008 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bff2:	4b65      	ldr	r3, [pc, #404]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bff8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c000:	4961      	ldr	r1, [pc, #388]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c002:	4313      	orrs	r3, r2
 800c004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c010:	2b00      	cmp	r3, #0
 800c012:	d00a      	beq.n	800c02a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c014:	4b5c      	ldr	r3, [pc, #368]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c016:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c01a:	f023 0203 	bic.w	r2, r3, #3
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c022:	4959      	ldr	r1, [pc, #356]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c024:	4313      	orrs	r3, r2
 800c026:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c032:	2b00      	cmp	r3, #0
 800c034:	d00a      	beq.n	800c04c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c036:	4b54      	ldr	r3, [pc, #336]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c03c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c044:	4950      	ldr	r1, [pc, #320]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c046:	4313      	orrs	r3, r2
 800c048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c054:	2b00      	cmp	r3, #0
 800c056:	d015      	beq.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c058:	4b4b      	ldr	r3, [pc, #300]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c05a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c05e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c066:	4948      	ldr	r1, [pc, #288]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c068:	4313      	orrs	r3, r2
 800c06a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c072:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c076:	d105      	bne.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c078:	4b43      	ldr	r3, [pc, #268]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c07a:	68db      	ldr	r3, [r3, #12]
 800c07c:	4a42      	ldr	r2, [pc, #264]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c07e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c082:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d015      	beq.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c090:	4b3d      	ldr	r3, [pc, #244]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c096:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c09e:	493a      	ldr	r1, [pc, #232]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c0ae:	d105      	bne.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c0b0:	4b35      	ldr	r3, [pc, #212]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	4a34      	ldr	r2, [pc, #208]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c0b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c0ba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d015      	beq.n	800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c0c8:	4b2f      	ldr	r3, [pc, #188]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0d6:	492c      	ldr	r1, [pc, #176]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c0e6:	d105      	bne.n	800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c0e8:	4b27      	ldr	r3, [pc, #156]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	4a26      	ldr	r2, [pc, #152]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c0ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c0f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d015      	beq.n	800c12c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c100:	4b21      	ldr	r3, [pc, #132]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c106:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c10e:	491e      	ldr	r1, [pc, #120]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c110:	4313      	orrs	r3, r2
 800c112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c11a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c11e:	d105      	bne.n	800c12c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c120:	4b19      	ldr	r3, [pc, #100]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c122:	68db      	ldr	r3, [r3, #12]
 800c124:	4a18      	ldr	r2, [pc, #96]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c12a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c134:	2b00      	cmp	r3, #0
 800c136:	d015      	beq.n	800c164 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c138:	4b13      	ldr	r3, [pc, #76]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c13a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c13e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c146:	4910      	ldr	r1, [pc, #64]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c148:	4313      	orrs	r3, r2
 800c14a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c152:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c156:	d105      	bne.n	800c164 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c158:	4b0b      	ldr	r3, [pc, #44]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c15a:	68db      	ldr	r3, [r3, #12]
 800c15c:	4a0a      	ldr	r2, [pc, #40]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c15e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c162:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d018      	beq.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c170:	4b05      	ldr	r3, [pc, #20]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c176:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c17e:	4902      	ldr	r1, [pc, #8]	; (800c188 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c180:	4313      	orrs	r3, r2
 800c182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800c186:	e001      	b.n	800c18c <HAL_RCCEx_PeriphCLKConfig+0x404>
 800c188:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c190:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c194:	d105      	bne.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c196:	4b21      	ldr	r3, [pc, #132]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c198:	68db      	ldr	r3, [r3, #12]
 800c19a:	4a20      	ldr	r2, [pc, #128]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c19c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c1a0:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d015      	beq.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800c1ae:	4b1b      	ldr	r3, [pc, #108]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c1b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1b4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c1bc:	4917      	ldr	r1, [pc, #92]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c1c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c1cc:	d105      	bne.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c1ce:	4b13      	ldr	r3, [pc, #76]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c1d0:	68db      	ldr	r3, [r3, #12]
 800c1d2:	4a12      	ldr	r2, [pc, #72]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c1d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c1d8:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d015      	beq.n	800c212 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c1e6:	4b0d      	ldr	r3, [pc, #52]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c1e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c1ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1f4:	4909      	ldr	r1, [pc, #36]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c200:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c204:	d105      	bne.n	800c212 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c206:	4b05      	ldr	r3, [pc, #20]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c208:	68db      	ldr	r3, [r3, #12]
 800c20a:	4a04      	ldr	r2, [pc, #16]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c20c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c210:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c212:	7cbb      	ldrb	r3, [r7, #18]
}
 800c214:	4618      	mov	r0, r3
 800c216:	3718      	adds	r7, #24
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}
 800c21c:	40021000 	.word	0x40021000

0800c220 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b084      	sub	sp, #16
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d101      	bne.n	800c232 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c22e:	2301      	movs	r3, #1
 800c230:	e084      	b.n	800c33c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2200      	movs	r2, #0
 800c236:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c23e:	b2db      	uxtb	r3, r3
 800c240:	2b00      	cmp	r3, #0
 800c242:	d106      	bne.n	800c252 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2200      	movs	r2, #0
 800c248:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c24c:	6878      	ldr	r0, [r7, #4]
 800c24e:	f7fb fd2b 	bl	8007ca8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2202      	movs	r2, #2
 800c256:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	681a      	ldr	r2, [r3, #0]
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c268:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	68db      	ldr	r3, [r3, #12]
 800c26e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c272:	d902      	bls.n	800c27a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c274:	2300      	movs	r3, #0
 800c276:	60fb      	str	r3, [r7, #12]
 800c278:	e002      	b.n	800c280 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c27a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c27e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	68db      	ldr	r3, [r3, #12]
 800c284:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c288:	d007      	beq.n	800c29a <HAL_SPI_Init+0x7a>
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	68db      	ldr	r3, [r3, #12]
 800c28e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c292:	d002      	beq.n	800c29a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2200      	movs	r2, #0
 800c298:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d10b      	bne.n	800c2ba <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c2aa:	d903      	bls.n	800c2b4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2202      	movs	r2, #2
 800c2b0:	631a      	str	r2, [r3, #48]	; 0x30
 800c2b2:	e002      	b.n	800c2ba <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2201      	movs	r2, #1
 800c2b8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	685a      	ldr	r2, [r3, #4]
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	689b      	ldr	r3, [r3, #8]
 800c2c2:	431a      	orrs	r2, r3
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	691b      	ldr	r3, [r3, #16]
 800c2c8:	431a      	orrs	r2, r3
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	695b      	ldr	r3, [r3, #20]
 800c2ce:	431a      	orrs	r2, r3
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	699b      	ldr	r3, [r3, #24]
 800c2d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c2d8:	431a      	orrs	r2, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	69db      	ldr	r3, [r3, #28]
 800c2de:	431a      	orrs	r2, r3
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6a1b      	ldr	r3, [r3, #32]
 800c2e4:	ea42 0103 	orr.w	r1, r2, r3
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	430a      	orrs	r2, r1
 800c2f2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	699b      	ldr	r3, [r3, #24]
 800c2f8:	0c1b      	lsrs	r3, r3, #16
 800c2fa:	f003 0204 	and.w	r2, r3, #4
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c302:	431a      	orrs	r2, r3
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c308:	431a      	orrs	r2, r3
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	68db      	ldr	r3, [r3, #12]
 800c30e:	ea42 0103 	orr.w	r1, r2, r3
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	68fa      	ldr	r2, [r7, #12]
 800c318:	430a      	orrs	r2, r1
 800c31a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	69da      	ldr	r2, [r3, #28]
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c32a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2200      	movs	r2, #0
 800c330:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	2201      	movs	r2, #1
 800c336:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c33a:	2300      	movs	r3, #0
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3710      	adds	r7, #16
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}

0800c344 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b082      	sub	sp, #8
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d101      	bne.n	800c356 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c352:	2301      	movs	r3, #1
 800c354:	e049      	b.n	800c3ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c35c:	b2db      	uxtb	r3, r3
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d106      	bne.n	800c370 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	2200      	movs	r2, #0
 800c366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f7fc f914 	bl	8008598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2202      	movs	r2, #2
 800c374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681a      	ldr	r2, [r3, #0]
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	3304      	adds	r3, #4
 800c380:	4619      	mov	r1, r3
 800c382:	4610      	mov	r0, r2
 800c384:	f000 fc38 	bl	800cbf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2201      	movs	r2, #1
 800c38c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2201      	movs	r2, #1
 800c394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2201      	movs	r2, #1
 800c39c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2201      	movs	r2, #1
 800c3ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2201      	movs	r2, #1
 800c3bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2201      	movs	r2, #1
 800c3c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2201      	movs	r2, #1
 800c3dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2201      	movs	r2, #1
 800c3e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c3e8:	2300      	movs	r3, #0
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3708      	adds	r7, #8
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}
	...

0800c3f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b085      	sub	sp, #20
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c402:	b2db      	uxtb	r3, r3
 800c404:	2b01      	cmp	r3, #1
 800c406:	d001      	beq.n	800c40c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c408:	2301      	movs	r3, #1
 800c40a:	e019      	b.n	800c440 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2202      	movs	r2, #2
 800c410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	689a      	ldr	r2, [r3, #8]
 800c41a:	4b0c      	ldr	r3, [pc, #48]	; (800c44c <HAL_TIM_Base_Start+0x58>)
 800c41c:	4013      	ands	r3, r2
 800c41e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	2b06      	cmp	r3, #6
 800c424:	d00b      	beq.n	800c43e <HAL_TIM_Base_Start+0x4a>
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c42c:	d007      	beq.n	800c43e <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f042 0201 	orr.w	r2, r2, #1
 800c43c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c43e:	2300      	movs	r3, #0
}
 800c440:	4618      	mov	r0, r3
 800c442:	3714      	adds	r7, #20
 800c444:	46bd      	mov	sp, r7
 800c446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44a:	4770      	bx	lr
 800c44c:	00010007 	.word	0x00010007

0800c450 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800c450:	b480      	push	{r7}
 800c452:	b083      	sub	sp, #12
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	6a1a      	ldr	r2, [r3, #32]
 800c45e:	f241 1311 	movw	r3, #4369	; 0x1111
 800c462:	4013      	ands	r3, r2
 800c464:	2b00      	cmp	r3, #0
 800c466:	d10f      	bne.n	800c488 <HAL_TIM_Base_Stop+0x38>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	6a1a      	ldr	r2, [r3, #32]
 800c46e:	f244 4344 	movw	r3, #17476	; 0x4444
 800c472:	4013      	ands	r3, r2
 800c474:	2b00      	cmp	r3, #0
 800c476:	d107      	bne.n	800c488 <HAL_TIM_Base_Stop+0x38>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f022 0201 	bic.w	r2, r2, #1
 800c486:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2201      	movs	r2, #1
 800c48c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c490:	2300      	movs	r3, #0
}
 800c492:	4618      	mov	r0, r3
 800c494:	370c      	adds	r7, #12
 800c496:	46bd      	mov	sp, r7
 800c498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49c:	4770      	bx	lr
	...

0800c4a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b085      	sub	sp, #20
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4ae:	b2db      	uxtb	r3, r3
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	d001      	beq.n	800c4b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e021      	b.n	800c4fc <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2202      	movs	r2, #2
 800c4bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	68da      	ldr	r2, [r3, #12]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f042 0201 	orr.w	r2, r2, #1
 800c4ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	689a      	ldr	r2, [r3, #8]
 800c4d6:	4b0c      	ldr	r3, [pc, #48]	; (800c508 <HAL_TIM_Base_Start_IT+0x68>)
 800c4d8:	4013      	ands	r3, r2
 800c4da:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2b06      	cmp	r3, #6
 800c4e0:	d00b      	beq.n	800c4fa <HAL_TIM_Base_Start_IT+0x5a>
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4e8:	d007      	beq.n	800c4fa <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	681a      	ldr	r2, [r3, #0]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f042 0201 	orr.w	r2, r2, #1
 800c4f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c4fa:	2300      	movs	r3, #0
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3714      	adds	r7, #20
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr
 800c508:	00010007 	.word	0x00010007

0800c50c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c50c:	b480      	push	{r7}
 800c50e:	b083      	sub	sp, #12
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	68da      	ldr	r2, [r3, #12]
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f022 0201 	bic.w	r2, r2, #1
 800c522:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	6a1a      	ldr	r2, [r3, #32]
 800c52a:	f241 1311 	movw	r3, #4369	; 0x1111
 800c52e:	4013      	ands	r3, r2
 800c530:	2b00      	cmp	r3, #0
 800c532:	d10f      	bne.n	800c554 <HAL_TIM_Base_Stop_IT+0x48>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	6a1a      	ldr	r2, [r3, #32]
 800c53a:	f244 4344 	movw	r3, #17476	; 0x4444
 800c53e:	4013      	ands	r3, r2
 800c540:	2b00      	cmp	r3, #0
 800c542:	d107      	bne.n	800c554 <HAL_TIM_Base_Stop_IT+0x48>
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	681a      	ldr	r2, [r3, #0]
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	f022 0201 	bic.w	r2, r2, #1
 800c552:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2201      	movs	r2, #1
 800c558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c55c:	2300      	movs	r3, #0
}
 800c55e:	4618      	mov	r0, r3
 800c560:	370c      	adds	r7, #12
 800c562:	46bd      	mov	sp, r7
 800c564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c568:	4770      	bx	lr

0800c56a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c56a:	b580      	push	{r7, lr}
 800c56c:	b086      	sub	sp, #24
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
 800c572:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d101      	bne.n	800c57e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c57a:	2301      	movs	r3, #1
 800c57c:	e097      	b.n	800c6ae <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c584:	b2db      	uxtb	r3, r3
 800c586:	2b00      	cmp	r3, #0
 800c588:	d106      	bne.n	800c598 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2200      	movs	r2, #0
 800c58e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7fb ffb4 	bl	8008500 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2202      	movs	r2, #2
 800c59c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	6812      	ldr	r2, [r2, #0]
 800c5aa:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800c5ae:	f023 0307 	bic.w	r3, r3, #7
 800c5b2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681a      	ldr	r2, [r3, #0]
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	3304      	adds	r3, #4
 800c5bc:	4619      	mov	r1, r3
 800c5be:	4610      	mov	r0, r2
 800c5c0:	f000 fb1a 	bl	800cbf8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	689b      	ldr	r3, [r3, #8]
 800c5ca:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	699b      	ldr	r3, [r3, #24]
 800c5d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	6a1b      	ldr	r3, [r3, #32]
 800c5da:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	697a      	ldr	r2, [r7, #20]
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c5ec:	f023 0303 	bic.w	r3, r3, #3
 800c5f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	689a      	ldr	r2, [r3, #8]
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	699b      	ldr	r3, [r3, #24]
 800c5fa:	021b      	lsls	r3, r3, #8
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	693a      	ldr	r2, [r7, #16]
 800c600:	4313      	orrs	r3, r2
 800c602:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c60a:	f023 030c 	bic.w	r3, r3, #12
 800c60e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c610:	693b      	ldr	r3, [r7, #16]
 800c612:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c61a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	68da      	ldr	r2, [r3, #12]
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	69db      	ldr	r3, [r3, #28]
 800c624:	021b      	lsls	r3, r3, #8
 800c626:	4313      	orrs	r3, r2
 800c628:	693a      	ldr	r2, [r7, #16]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	691b      	ldr	r3, [r3, #16]
 800c632:	011a      	lsls	r2, r3, #4
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	6a1b      	ldr	r3, [r3, #32]
 800c638:	031b      	lsls	r3, r3, #12
 800c63a:	4313      	orrs	r3, r2
 800c63c:	693a      	ldr	r2, [r7, #16]
 800c63e:	4313      	orrs	r3, r2
 800c640:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c648:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c650:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	685a      	ldr	r2, [r3, #4]
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	695b      	ldr	r3, [r3, #20]
 800c65a:	011b      	lsls	r3, r3, #4
 800c65c:	4313      	orrs	r3, r2
 800c65e:	68fa      	ldr	r2, [r7, #12]
 800c660:	4313      	orrs	r3, r2
 800c662:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	697a      	ldr	r2, [r7, #20]
 800c66a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	693a      	ldr	r2, [r7, #16]
 800c672:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	68fa      	ldr	r2, [r7, #12]
 800c67a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2201      	movs	r2, #1
 800c688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2201      	movs	r2, #1
 800c690:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2201      	movs	r2, #1
 800c698:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2201      	movs	r2, #1
 800c6a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c6ac:	2300      	movs	r3, #0
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3718      	adds	r7, #24
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}

0800c6b6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c6b6:	b580      	push	{r7, lr}
 800c6b8:	b082      	sub	sp, #8
 800c6ba:	af00      	add	r7, sp, #0
 800c6bc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	691b      	ldr	r3, [r3, #16]
 800c6c4:	f003 0302 	and.w	r3, r3, #2
 800c6c8:	2b02      	cmp	r3, #2
 800c6ca:	d122      	bne.n	800c712 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	68db      	ldr	r3, [r3, #12]
 800c6d2:	f003 0302 	and.w	r3, r3, #2
 800c6d6:	2b02      	cmp	r3, #2
 800c6d8:	d11b      	bne.n	800c712 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f06f 0202 	mvn.w	r2, #2
 800c6e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2201      	movs	r2, #1
 800c6e8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	699b      	ldr	r3, [r3, #24]
 800c6f0:	f003 0303 	and.w	r3, r3, #3
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d003      	beq.n	800c700 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	f000 fa5f 	bl	800cbbc <HAL_TIM_IC_CaptureCallback>
 800c6fe:	e005      	b.n	800c70c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 fa51 	bl	800cba8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 fa62 	bl	800cbd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2200      	movs	r2, #0
 800c710:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	691b      	ldr	r3, [r3, #16]
 800c718:	f003 0304 	and.w	r3, r3, #4
 800c71c:	2b04      	cmp	r3, #4
 800c71e:	d122      	bne.n	800c766 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	68db      	ldr	r3, [r3, #12]
 800c726:	f003 0304 	and.w	r3, r3, #4
 800c72a:	2b04      	cmp	r3, #4
 800c72c:	d11b      	bne.n	800c766 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	f06f 0204 	mvn.w	r2, #4
 800c736:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2202      	movs	r2, #2
 800c73c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	699b      	ldr	r3, [r3, #24]
 800c744:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d003      	beq.n	800c754 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f000 fa35 	bl	800cbbc <HAL_TIM_IC_CaptureCallback>
 800c752:	e005      	b.n	800c760 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f000 fa27 	bl	800cba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c75a:	6878      	ldr	r0, [r7, #4]
 800c75c:	f000 fa38 	bl	800cbd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2200      	movs	r2, #0
 800c764:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	691b      	ldr	r3, [r3, #16]
 800c76c:	f003 0308 	and.w	r3, r3, #8
 800c770:	2b08      	cmp	r3, #8
 800c772:	d122      	bne.n	800c7ba <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	68db      	ldr	r3, [r3, #12]
 800c77a:	f003 0308 	and.w	r3, r3, #8
 800c77e:	2b08      	cmp	r3, #8
 800c780:	d11b      	bne.n	800c7ba <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	f06f 0208 	mvn.w	r2, #8
 800c78a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2204      	movs	r2, #4
 800c790:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	69db      	ldr	r3, [r3, #28]
 800c798:	f003 0303 	and.w	r3, r3, #3
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d003      	beq.n	800c7a8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 fa0b 	bl	800cbbc <HAL_TIM_IC_CaptureCallback>
 800c7a6:	e005      	b.n	800c7b4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f000 f9fd 	bl	800cba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	f000 fa0e 	bl	800cbd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	691b      	ldr	r3, [r3, #16]
 800c7c0:	f003 0310 	and.w	r3, r3, #16
 800c7c4:	2b10      	cmp	r3, #16
 800c7c6:	d122      	bne.n	800c80e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	f003 0310 	and.w	r3, r3, #16
 800c7d2:	2b10      	cmp	r3, #16
 800c7d4:	d11b      	bne.n	800c80e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f06f 0210 	mvn.w	r2, #16
 800c7de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2208      	movs	r2, #8
 800c7e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	69db      	ldr	r3, [r3, #28]
 800c7ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d003      	beq.n	800c7fc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c7f4:	6878      	ldr	r0, [r7, #4]
 800c7f6:	f000 f9e1 	bl	800cbbc <HAL_TIM_IC_CaptureCallback>
 800c7fa:	e005      	b.n	800c808 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f000 f9d3 	bl	800cba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f000 f9e4 	bl	800cbd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2200      	movs	r2, #0
 800c80c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	691b      	ldr	r3, [r3, #16]
 800c814:	f003 0301 	and.w	r3, r3, #1
 800c818:	2b01      	cmp	r3, #1
 800c81a:	d10e      	bne.n	800c83a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	68db      	ldr	r3, [r3, #12]
 800c822:	f003 0301 	and.w	r3, r3, #1
 800c826:	2b01      	cmp	r3, #1
 800c828:	d107      	bne.n	800c83a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	f06f 0201 	mvn.w	r2, #1
 800c832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f000 f9ad 	bl	800cb94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	691b      	ldr	r3, [r3, #16]
 800c840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c844:	2b80      	cmp	r3, #128	; 0x80
 800c846:	d10e      	bne.n	800c866 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	68db      	ldr	r3, [r3, #12]
 800c84e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c852:	2b80      	cmp	r3, #128	; 0x80
 800c854:	d107      	bne.n	800c866 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c85e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 fc5f 	bl	800d124 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	691b      	ldr	r3, [r3, #16]
 800c86c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c874:	d10e      	bne.n	800c894 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	68db      	ldr	r3, [r3, #12]
 800c87c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c880:	2b80      	cmp	r3, #128	; 0x80
 800c882:	d107      	bne.n	800c894 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c88c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f000 fc52 	bl	800d138 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	691b      	ldr	r3, [r3, #16]
 800c89a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c89e:	2b40      	cmp	r3, #64	; 0x40
 800c8a0:	d10e      	bne.n	800c8c0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	68db      	ldr	r3, [r3, #12]
 800c8a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8ac:	2b40      	cmp	r3, #64	; 0x40
 800c8ae:	d107      	bne.n	800c8c0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c8b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f000 f992 	bl	800cbe4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	691b      	ldr	r3, [r3, #16]
 800c8c6:	f003 0320 	and.w	r3, r3, #32
 800c8ca:	2b20      	cmp	r3, #32
 800c8cc:	d10e      	bne.n	800c8ec <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	68db      	ldr	r3, [r3, #12]
 800c8d4:	f003 0320 	and.w	r3, r3, #32
 800c8d8:	2b20      	cmp	r3, #32
 800c8da:	d107      	bne.n	800c8ec <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f06f 0220 	mvn.w	r2, #32
 800c8e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f000 fc12 	bl	800d110 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	691b      	ldr	r3, [r3, #16]
 800c8f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c8f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c8fa:	d10f      	bne.n	800c91c <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	68db      	ldr	r3, [r3, #12]
 800c902:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c90a:	d107      	bne.n	800c91c <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f000 fc18 	bl	800d14c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	691b      	ldr	r3, [r3, #16]
 800c922:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c926:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c92a:	d10f      	bne.n	800c94c <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	68db      	ldr	r3, [r3, #12]
 800c932:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c936:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c93a:	d107      	bne.n	800c94c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f000 fc0a 	bl	800d160 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	691b      	ldr	r3, [r3, #16]
 800c952:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c956:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c95a:	d10f      	bne.n	800c97c <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	68db      	ldr	r3, [r3, #12]
 800c962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c966:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c96a:	d107      	bne.n	800c97c <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c976:	6878      	ldr	r0, [r7, #4]
 800c978:	f000 fbfc 	bl	800d174 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	691b      	ldr	r3, [r3, #16]
 800c982:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c986:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c98a:	d10f      	bne.n	800c9ac <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	68db      	ldr	r3, [r3, #12]
 800c992:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c996:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c99a:	d107      	bne.n	800c9ac <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c9a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f000 fbee 	bl	800d188 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c9ac:	bf00      	nop
 800c9ae:	3708      	adds	r7, #8
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b084      	sub	sp, #16
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
 800c9bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	d101      	bne.n	800c9cc <HAL_TIM_ConfigClockSource+0x18>
 800c9c8:	2302      	movs	r3, #2
 800c9ca:	e0d2      	b.n	800cb72 <HAL_TIM_ConfigClockSource+0x1be>
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2202      	movs	r2, #2
 800c9d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	689b      	ldr	r3, [r3, #8]
 800c9e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800c9ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c9ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c9f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	68fa      	ldr	r2, [r7, #12]
 800c9fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca08:	f000 80a9 	beq.w	800cb5e <HAL_TIM_ConfigClockSource+0x1aa>
 800ca0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca10:	d81a      	bhi.n	800ca48 <HAL_TIM_ConfigClockSource+0x94>
 800ca12:	2b30      	cmp	r3, #48	; 0x30
 800ca14:	f000 809a 	beq.w	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca18:	2b30      	cmp	r3, #48	; 0x30
 800ca1a:	d809      	bhi.n	800ca30 <HAL_TIM_ConfigClockSource+0x7c>
 800ca1c:	2b10      	cmp	r3, #16
 800ca1e:	f000 8095 	beq.w	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca22:	2b20      	cmp	r3, #32
 800ca24:	f000 8092 	beq.w	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	f000 808f 	beq.w	800cb4c <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800ca2e:	e097      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ca30:	2b50      	cmp	r3, #80	; 0x50
 800ca32:	d05b      	beq.n	800caec <HAL_TIM_ConfigClockSource+0x138>
 800ca34:	2b50      	cmp	r3, #80	; 0x50
 800ca36:	d802      	bhi.n	800ca3e <HAL_TIM_ConfigClockSource+0x8a>
 800ca38:	2b40      	cmp	r3, #64	; 0x40
 800ca3a:	d077      	beq.n	800cb2c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800ca3c:	e090      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ca3e:	2b60      	cmp	r3, #96	; 0x60
 800ca40:	d064      	beq.n	800cb0c <HAL_TIM_ConfigClockSource+0x158>
 800ca42:	2b70      	cmp	r3, #112	; 0x70
 800ca44:	d028      	beq.n	800ca98 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800ca46:	e08b      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ca48:	4a4c      	ldr	r2, [pc, #304]	; (800cb7c <HAL_TIM_ConfigClockSource+0x1c8>)
 800ca4a:	4293      	cmp	r3, r2
 800ca4c:	d07e      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca4e:	4a4b      	ldr	r2, [pc, #300]	; (800cb7c <HAL_TIM_ConfigClockSource+0x1c8>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d810      	bhi.n	800ca76 <HAL_TIM_ConfigClockSource+0xc2>
 800ca54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca58:	d078      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca5e:	d803      	bhi.n	800ca68 <HAL_TIM_ConfigClockSource+0xb4>
 800ca60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca64:	d02f      	beq.n	800cac6 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800ca66:	e07b      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ca68:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ca6c:	d06e      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca6e:	4a44      	ldr	r2, [pc, #272]	; (800cb80 <HAL_TIM_ConfigClockSource+0x1cc>)
 800ca70:	4293      	cmp	r3, r2
 800ca72:	d06b      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800ca74:	e074      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ca76:	4a43      	ldr	r2, [pc, #268]	; (800cb84 <HAL_TIM_ConfigClockSource+0x1d0>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d067      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca7c:	4a41      	ldr	r2, [pc, #260]	; (800cb84 <HAL_TIM_ConfigClockSource+0x1d0>)
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d803      	bhi.n	800ca8a <HAL_TIM_ConfigClockSource+0xd6>
 800ca82:	4a41      	ldr	r2, [pc, #260]	; (800cb88 <HAL_TIM_ConfigClockSource+0x1d4>)
 800ca84:	4293      	cmp	r3, r2
 800ca86:	d061      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800ca88:	e06a      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ca8a:	4a40      	ldr	r2, [pc, #256]	; (800cb8c <HAL_TIM_ConfigClockSource+0x1d8>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d05d      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
 800ca90:	4a3f      	ldr	r2, [pc, #252]	; (800cb90 <HAL_TIM_ConfigClockSource+0x1dc>)
 800ca92:	4293      	cmp	r3, r2
 800ca94:	d05a      	beq.n	800cb4c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800ca96:	e063      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	6818      	ldr	r0, [r3, #0]
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	6899      	ldr	r1, [r3, #8]
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	685a      	ldr	r2, [r3, #4]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	68db      	ldr	r3, [r3, #12]
 800caa8:	f000 f9ca 	bl	800ce40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	689b      	ldr	r3, [r3, #8]
 800cab2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800caba:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	609a      	str	r2, [r3, #8]
      break;
 800cac4:	e04c      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	6818      	ldr	r0, [r3, #0]
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	6899      	ldr	r1, [r3, #8]
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	685a      	ldr	r2, [r3, #4]
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	68db      	ldr	r3, [r3, #12]
 800cad6:	f000 f9b3 	bl	800ce40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	689a      	ldr	r2, [r3, #8]
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cae8:	609a      	str	r2, [r3, #8]
      break;
 800caea:	e039      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6818      	ldr	r0, [r3, #0]
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	6859      	ldr	r1, [r3, #4]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	68db      	ldr	r3, [r3, #12]
 800caf8:	461a      	mov	r2, r3
 800cafa:	f000 f925 	bl	800cd48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	2150      	movs	r1, #80	; 0x50
 800cb04:	4618      	mov	r0, r3
 800cb06:	f000 f97e 	bl	800ce06 <TIM_ITRx_SetConfig>
      break;
 800cb0a:	e029      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6818      	ldr	r0, [r3, #0]
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	6859      	ldr	r1, [r3, #4]
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	68db      	ldr	r3, [r3, #12]
 800cb18:	461a      	mov	r2, r3
 800cb1a:	f000 f944 	bl	800cda6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	2160      	movs	r1, #96	; 0x60
 800cb24:	4618      	mov	r0, r3
 800cb26:	f000 f96e 	bl	800ce06 <TIM_ITRx_SetConfig>
      break;
 800cb2a:	e019      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6818      	ldr	r0, [r3, #0]
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	6859      	ldr	r1, [r3, #4]
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	68db      	ldr	r3, [r3, #12]
 800cb38:	461a      	mov	r2, r3
 800cb3a:	f000 f905 	bl	800cd48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	2140      	movs	r1, #64	; 0x40
 800cb44:	4618      	mov	r0, r3
 800cb46:	f000 f95e 	bl	800ce06 <TIM_ITRx_SetConfig>
      break;
 800cb4a:	e009      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681a      	ldr	r2, [r3, #0]
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	4619      	mov	r1, r3
 800cb56:	4610      	mov	r0, r2
 800cb58:	f000 f955 	bl	800ce06 <TIM_ITRx_SetConfig>
      break;
 800cb5c:	e000      	b.n	800cb60 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800cb5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2201      	movs	r2, #1
 800cb64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cb70:	2300      	movs	r3, #0
}
 800cb72:	4618      	mov	r0, r3
 800cb74:	3710      	adds	r7, #16
 800cb76:	46bd      	mov	sp, r7
 800cb78:	bd80      	pop	{r7, pc}
 800cb7a:	bf00      	nop
 800cb7c:	00100030 	.word	0x00100030
 800cb80:	00100020 	.word	0x00100020
 800cb84:	00100050 	.word	0x00100050
 800cb88:	00100040 	.word	0x00100040
 800cb8c:	00100060 	.word	0x00100060
 800cb90:	00100070 	.word	0x00100070

0800cb94 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b083      	sub	sp, #12
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cb9c:	bf00      	nop
 800cb9e:	370c      	adds	r7, #12
 800cba0:	46bd      	mov	sp, r7
 800cba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba6:	4770      	bx	lr

0800cba8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cba8:	b480      	push	{r7}
 800cbaa:	b083      	sub	sp, #12
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cbb0:	bf00      	nop
 800cbb2:	370c      	adds	r7, #12
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbba:	4770      	bx	lr

0800cbbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b083      	sub	sp, #12
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cbc4:	bf00      	nop
 800cbc6:	370c      	adds	r7, #12
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbce:	4770      	bx	lr

0800cbd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cbd0:	b480      	push	{r7}
 800cbd2:	b083      	sub	sp, #12
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cbd8:	bf00      	nop
 800cbda:	370c      	adds	r7, #12
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe2:	4770      	bx	lr

0800cbe4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cbe4:	b480      	push	{r7}
 800cbe6:	b083      	sub	sp, #12
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cbec:	bf00      	nop
 800cbee:	370c      	adds	r7, #12
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf6:	4770      	bx	lr

0800cbf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b085      	sub	sp, #20
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
 800cc00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	4a46      	ldr	r2, [pc, #280]	; (800cd24 <TIM_Base_SetConfig+0x12c>)
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d017      	beq.n	800cc40 <TIM_Base_SetConfig+0x48>
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc16:	d013      	beq.n	800cc40 <TIM_Base_SetConfig+0x48>
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	4a43      	ldr	r2, [pc, #268]	; (800cd28 <TIM_Base_SetConfig+0x130>)
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	d00f      	beq.n	800cc40 <TIM_Base_SetConfig+0x48>
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	4a42      	ldr	r2, [pc, #264]	; (800cd2c <TIM_Base_SetConfig+0x134>)
 800cc24:	4293      	cmp	r3, r2
 800cc26:	d00b      	beq.n	800cc40 <TIM_Base_SetConfig+0x48>
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	4a41      	ldr	r2, [pc, #260]	; (800cd30 <TIM_Base_SetConfig+0x138>)
 800cc2c:	4293      	cmp	r3, r2
 800cc2e:	d007      	beq.n	800cc40 <TIM_Base_SetConfig+0x48>
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	4a40      	ldr	r2, [pc, #256]	; (800cd34 <TIM_Base_SetConfig+0x13c>)
 800cc34:	4293      	cmp	r3, r2
 800cc36:	d003      	beq.n	800cc40 <TIM_Base_SetConfig+0x48>
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	4a3f      	ldr	r2, [pc, #252]	; (800cd38 <TIM_Base_SetConfig+0x140>)
 800cc3c:	4293      	cmp	r3, r2
 800cc3e:	d108      	bne.n	800cc52 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	68fa      	ldr	r2, [r7, #12]
 800cc4e:	4313      	orrs	r3, r2
 800cc50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	4a33      	ldr	r2, [pc, #204]	; (800cd24 <TIM_Base_SetConfig+0x12c>)
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d023      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc60:	d01f      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	4a30      	ldr	r2, [pc, #192]	; (800cd28 <TIM_Base_SetConfig+0x130>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d01b      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	4a2f      	ldr	r2, [pc, #188]	; (800cd2c <TIM_Base_SetConfig+0x134>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d017      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	4a2e      	ldr	r2, [pc, #184]	; (800cd30 <TIM_Base_SetConfig+0x138>)
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d013      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	4a2d      	ldr	r2, [pc, #180]	; (800cd34 <TIM_Base_SetConfig+0x13c>)
 800cc7e:	4293      	cmp	r3, r2
 800cc80:	d00f      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	4a2d      	ldr	r2, [pc, #180]	; (800cd3c <TIM_Base_SetConfig+0x144>)
 800cc86:	4293      	cmp	r3, r2
 800cc88:	d00b      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	4a2c      	ldr	r2, [pc, #176]	; (800cd40 <TIM_Base_SetConfig+0x148>)
 800cc8e:	4293      	cmp	r3, r2
 800cc90:	d007      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	4a2b      	ldr	r2, [pc, #172]	; (800cd44 <TIM_Base_SetConfig+0x14c>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d003      	beq.n	800cca2 <TIM_Base_SetConfig+0xaa>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	4a26      	ldr	r2, [pc, #152]	; (800cd38 <TIM_Base_SetConfig+0x140>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d108      	bne.n	800ccb4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	68db      	ldr	r3, [r3, #12]
 800ccae:	68fa      	ldr	r2, [r7, #12]
 800ccb0:	4313      	orrs	r3, r2
 800ccb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	695b      	ldr	r3, [r3, #20]
 800ccbe:	4313      	orrs	r3, r2
 800ccc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	68fa      	ldr	r2, [r7, #12]
 800ccc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ccc8:	683b      	ldr	r3, [r7, #0]
 800ccca:	689a      	ldr	r2, [r3, #8]
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	681a      	ldr	r2, [r3, #0]
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	4a12      	ldr	r2, [pc, #72]	; (800cd24 <TIM_Base_SetConfig+0x12c>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d013      	beq.n	800cd08 <TIM_Base_SetConfig+0x110>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	4a14      	ldr	r2, [pc, #80]	; (800cd34 <TIM_Base_SetConfig+0x13c>)
 800cce4:	4293      	cmp	r3, r2
 800cce6:	d00f      	beq.n	800cd08 <TIM_Base_SetConfig+0x110>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	4a14      	ldr	r2, [pc, #80]	; (800cd3c <TIM_Base_SetConfig+0x144>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d00b      	beq.n	800cd08 <TIM_Base_SetConfig+0x110>
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	4a13      	ldr	r2, [pc, #76]	; (800cd40 <TIM_Base_SetConfig+0x148>)
 800ccf4:	4293      	cmp	r3, r2
 800ccf6:	d007      	beq.n	800cd08 <TIM_Base_SetConfig+0x110>
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	4a12      	ldr	r2, [pc, #72]	; (800cd44 <TIM_Base_SetConfig+0x14c>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d003      	beq.n	800cd08 <TIM_Base_SetConfig+0x110>
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	4a0d      	ldr	r2, [pc, #52]	; (800cd38 <TIM_Base_SetConfig+0x140>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d103      	bne.n	800cd10 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	691a      	ldr	r2, [r3, #16]
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2201      	movs	r2, #1
 800cd14:	615a      	str	r2, [r3, #20]
}
 800cd16:	bf00      	nop
 800cd18:	3714      	adds	r7, #20
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd20:	4770      	bx	lr
 800cd22:	bf00      	nop
 800cd24:	40012c00 	.word	0x40012c00
 800cd28:	40000400 	.word	0x40000400
 800cd2c:	40000800 	.word	0x40000800
 800cd30:	40000c00 	.word	0x40000c00
 800cd34:	40013400 	.word	0x40013400
 800cd38:	40015000 	.word	0x40015000
 800cd3c:	40014000 	.word	0x40014000
 800cd40:	40014400 	.word	0x40014400
 800cd44:	40014800 	.word	0x40014800

0800cd48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd48:	b480      	push	{r7}
 800cd4a:	b087      	sub	sp, #28
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	60f8      	str	r0, [r7, #12]
 800cd50:	60b9      	str	r1, [r7, #8]
 800cd52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	6a1b      	ldr	r3, [r3, #32]
 800cd58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	6a1b      	ldr	r3, [r3, #32]
 800cd5e:	f023 0201 	bic.w	r2, r3, #1
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	699b      	ldr	r3, [r3, #24]
 800cd6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cd6c:	693b      	ldr	r3, [r7, #16]
 800cd6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cd72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	011b      	lsls	r3, r3, #4
 800cd78:	693a      	ldr	r2, [r7, #16]
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f023 030a 	bic.w	r3, r3, #10
 800cd84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cd86:	697a      	ldr	r2, [r7, #20]
 800cd88:	68bb      	ldr	r3, [r7, #8]
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	693a      	ldr	r2, [r7, #16]
 800cd92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	697a      	ldr	r2, [r7, #20]
 800cd98:	621a      	str	r2, [r3, #32]
}
 800cd9a:	bf00      	nop
 800cd9c:	371c      	adds	r7, #28
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr

0800cda6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cda6:	b480      	push	{r7}
 800cda8:	b087      	sub	sp, #28
 800cdaa:	af00      	add	r7, sp, #0
 800cdac:	60f8      	str	r0, [r7, #12]
 800cdae:	60b9      	str	r1, [r7, #8]
 800cdb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	6a1b      	ldr	r3, [r3, #32]
 800cdb6:	f023 0210 	bic.w	r2, r3, #16
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	699b      	ldr	r3, [r3, #24]
 800cdc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	6a1b      	ldr	r3, [r3, #32]
 800cdc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cdca:	697b      	ldr	r3, [r7, #20]
 800cdcc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cdd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	031b      	lsls	r3, r3, #12
 800cdd6:	697a      	ldr	r2, [r7, #20]
 800cdd8:	4313      	orrs	r3, r2
 800cdda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cddc:	693b      	ldr	r3, [r7, #16]
 800cdde:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cde2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	011b      	lsls	r3, r3, #4
 800cde8:	693a      	ldr	r2, [r7, #16]
 800cdea:	4313      	orrs	r3, r2
 800cdec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	697a      	ldr	r2, [r7, #20]
 800cdf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	693a      	ldr	r2, [r7, #16]
 800cdf8:	621a      	str	r2, [r3, #32]
}
 800cdfa:	bf00      	nop
 800cdfc:	371c      	adds	r7, #28
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr

0800ce06 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ce06:	b480      	push	{r7}
 800ce08:	b085      	sub	sp, #20
 800ce0a:	af00      	add	r7, sp, #0
 800ce0c:	6078      	str	r0, [r7, #4]
 800ce0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	689b      	ldr	r3, [r3, #8]
 800ce14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800ce1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ce22:	683a      	ldr	r2, [r7, #0]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	4313      	orrs	r3, r2
 800ce28:	f043 0307 	orr.w	r3, r3, #7
 800ce2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	68fa      	ldr	r2, [r7, #12]
 800ce32:	609a      	str	r2, [r3, #8]
}
 800ce34:	bf00      	nop
 800ce36:	3714      	adds	r7, #20
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3e:	4770      	bx	lr

0800ce40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ce40:	b480      	push	{r7}
 800ce42:	b087      	sub	sp, #28
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	60f8      	str	r0, [r7, #12]
 800ce48:	60b9      	str	r1, [r7, #8]
 800ce4a:	607a      	str	r2, [r7, #4]
 800ce4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	689b      	ldr	r3, [r3, #8]
 800ce52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	021a      	lsls	r2, r3, #8
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	431a      	orrs	r2, r3
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	4313      	orrs	r3, r2
 800ce68:	697a      	ldr	r2, [r7, #20]
 800ce6a:	4313      	orrs	r3, r2
 800ce6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	697a      	ldr	r2, [r7, #20]
 800ce72:	609a      	str	r2, [r3, #8]
}
 800ce74:	bf00      	nop
 800ce76:	371c      	adds	r7, #28
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7e:	4770      	bx	lr

0800ce80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ce80:	b480      	push	{r7}
 800ce82:	b085      	sub	sp, #20
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
 800ce88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce90:	2b01      	cmp	r3, #1
 800ce92:	d101      	bne.n	800ce98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ce94:	2302      	movs	r3, #2
 800ce96:	e074      	b.n	800cf82 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2201      	movs	r2, #1
 800ce9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2202      	movs	r2, #2
 800cea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	685b      	ldr	r3, [r3, #4]
 800ceae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	689b      	ldr	r3, [r3, #8]
 800ceb6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	4a34      	ldr	r2, [pc, #208]	; (800cf90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cebe:	4293      	cmp	r3, r2
 800cec0:	d009      	beq.n	800ced6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	4a33      	ldr	r2, [pc, #204]	; (800cf94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cec8:	4293      	cmp	r3, r2
 800ceca:	d004      	beq.n	800ced6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	4a31      	ldr	r2, [pc, #196]	; (800cf98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d108      	bne.n	800cee8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cedc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	68fa      	ldr	r2, [r7, #12]
 800cee4:	4313      	orrs	r3, r2
 800cee6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800ceee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cef2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	68fa      	ldr	r2, [r7, #12]
 800cefa:	4313      	orrs	r3, r2
 800cefc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	68fa      	ldr	r2, [r7, #12]
 800cf04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4a21      	ldr	r2, [pc, #132]	; (800cf90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cf0c:	4293      	cmp	r3, r2
 800cf0e:	d022      	beq.n	800cf56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cf18:	d01d      	beq.n	800cf56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	4a1f      	ldr	r2, [pc, #124]	; (800cf9c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d018      	beq.n	800cf56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	4a1d      	ldr	r2, [pc, #116]	; (800cfa0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d013      	beq.n	800cf56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	4a1c      	ldr	r2, [pc, #112]	; (800cfa4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800cf34:	4293      	cmp	r3, r2
 800cf36:	d00e      	beq.n	800cf56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a15      	ldr	r2, [pc, #84]	; (800cf94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d009      	beq.n	800cf56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	4a18      	ldr	r2, [pc, #96]	; (800cfa8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d004      	beq.n	800cf56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	4a11      	ldr	r2, [pc, #68]	; (800cf98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d10c      	bne.n	800cf70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cf56:	68bb      	ldr	r3, [r7, #8]
 800cf58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cf5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	689b      	ldr	r3, [r3, #8]
 800cf62:	68ba      	ldr	r2, [r7, #8]
 800cf64:	4313      	orrs	r3, r2
 800cf66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	68ba      	ldr	r2, [r7, #8]
 800cf6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2201      	movs	r2, #1
 800cf74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cf80:	2300      	movs	r3, #0
}
 800cf82:	4618      	mov	r0, r3
 800cf84:	3714      	adds	r7, #20
 800cf86:	46bd      	mov	sp, r7
 800cf88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8c:	4770      	bx	lr
 800cf8e:	bf00      	nop
 800cf90:	40012c00 	.word	0x40012c00
 800cf94:	40013400 	.word	0x40013400
 800cf98:	40015000 	.word	0x40015000
 800cf9c:	40000400 	.word	0x40000400
 800cfa0:	40000800 	.word	0x40000800
 800cfa4:	40000c00 	.word	0x40000c00
 800cfa8:	40014000 	.word	0x40014000

0800cfac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cfac:	b480      	push	{r7}
 800cfae:	b085      	sub	sp, #20
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
 800cfb4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cfc0:	2b01      	cmp	r3, #1
 800cfc2:	d101      	bne.n	800cfc8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cfc4:	2302      	movs	r3, #2
 800cfc6:	e096      	b.n	800d0f6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	68db      	ldr	r3, [r3, #12]
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	689b      	ldr	r3, [r3, #8]
 800cfe8:	4313      	orrs	r3, r2
 800cfea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	685b      	ldr	r3, [r3, #4]
 800cff6:	4313      	orrs	r3, r2
 800cff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4313      	orrs	r3, r2
 800d006:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	691b      	ldr	r3, [r3, #16]
 800d012:	4313      	orrs	r3, r2
 800d014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	695b      	ldr	r3, [r3, #20]
 800d020:	4313      	orrs	r3, r2
 800d022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d02e:	4313      	orrs	r3, r2
 800d030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	699b      	ldr	r3, [r3, #24]
 800d03c:	041b      	lsls	r3, r3, #16
 800d03e:	4313      	orrs	r3, r2
 800d040:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	4a2f      	ldr	r2, [pc, #188]	; (800d104 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d009      	beq.n	800d060 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	4a2d      	ldr	r2, [pc, #180]	; (800d108 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d052:	4293      	cmp	r3, r2
 800d054:	d004      	beq.n	800d060 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	4a2c      	ldr	r2, [pc, #176]	; (800d10c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	d106      	bne.n	800d06e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	69db      	ldr	r3, [r3, #28]
 800d06a:	4313      	orrs	r3, r2
 800d06c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	4a24      	ldr	r2, [pc, #144]	; (800d104 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d074:	4293      	cmp	r3, r2
 800d076:	d009      	beq.n	800d08c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	4a22      	ldr	r2, [pc, #136]	; (800d108 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d07e:	4293      	cmp	r3, r2
 800d080:	d004      	beq.n	800d08c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	4a21      	ldr	r2, [pc, #132]	; (800d10c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d12b      	bne.n	800d0e4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d096:	051b      	lsls	r3, r3, #20
 800d098:	4313      	orrs	r3, r2
 800d09a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	6a1b      	ldr	r3, [r3, #32]
 800d0a6:	4313      	orrs	r3, r2
 800d0a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0b4:	4313      	orrs	r3, r2
 800d0b6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	4a11      	ldr	r2, [pc, #68]	; (800d104 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d0be:	4293      	cmp	r3, r2
 800d0c0:	d009      	beq.n	800d0d6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	4a10      	ldr	r2, [pc, #64]	; (800d108 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d0c8:	4293      	cmp	r3, r2
 800d0ca:	d004      	beq.n	800d0d6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4a0e      	ldr	r2, [pc, #56]	; (800d10c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d106      	bne.n	800d0e4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e0:	4313      	orrs	r3, r2
 800d0e2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	68fa      	ldr	r2, [r7, #12]
 800d0ea:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d0f4:	2300      	movs	r3, #0
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3714      	adds	r7, #20
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d100:	4770      	bx	lr
 800d102:	bf00      	nop
 800d104:	40012c00 	.word	0x40012c00
 800d108:	40013400 	.word	0x40013400
 800d10c:	40015000 	.word	0x40015000

0800d110 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d110:	b480      	push	{r7}
 800d112:	b083      	sub	sp, #12
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d118:	bf00      	nop
 800d11a:	370c      	adds	r7, #12
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr

0800d124 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d12c:	bf00      	nop
 800d12e:	370c      	adds	r7, #12
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr

0800d138 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d138:	b480      	push	{r7}
 800d13a:	b083      	sub	sp, #12
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d140:	bf00      	nop
 800d142:	370c      	adds	r7, #12
 800d144:	46bd      	mov	sp, r7
 800d146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14a:	4770      	bx	lr

0800d14c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d14c:	b480      	push	{r7}
 800d14e:	b083      	sub	sp, #12
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d154:	bf00      	nop
 800d156:	370c      	adds	r7, #12
 800d158:	46bd      	mov	sp, r7
 800d15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d160:	b480      	push	{r7}
 800d162:	b083      	sub	sp, #12
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d168:	bf00      	nop
 800d16a:	370c      	adds	r7, #12
 800d16c:	46bd      	mov	sp, r7
 800d16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d172:	4770      	bx	lr

0800d174 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d174:	b480      	push	{r7}
 800d176:	b083      	sub	sp, #12
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d17c:	bf00      	nop
 800d17e:	370c      	adds	r7, #12
 800d180:	46bd      	mov	sp, r7
 800d182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d186:	4770      	bx	lr

0800d188 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d188:	b480      	push	{r7}
 800d18a:	b083      	sub	sp, #12
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d190:	bf00      	nop
 800d192:	370c      	adds	r7, #12
 800d194:	46bd      	mov	sp, r7
 800d196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19a:	4770      	bx	lr

0800d19c <LL_EXTI_EnableIT_0_31>:
{
 800d19c:	b480      	push	{r7}
 800d19e:	b083      	sub	sp, #12
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800d1a4:	4b05      	ldr	r3, [pc, #20]	; (800d1bc <LL_EXTI_EnableIT_0_31+0x20>)
 800d1a6:	681a      	ldr	r2, [r3, #0]
 800d1a8:	4904      	ldr	r1, [pc, #16]	; (800d1bc <LL_EXTI_EnableIT_0_31+0x20>)
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	4313      	orrs	r3, r2
 800d1ae:	600b      	str	r3, [r1, #0]
}
 800d1b0:	bf00      	nop
 800d1b2:	370c      	adds	r7, #12
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ba:	4770      	bx	lr
 800d1bc:	40010400 	.word	0x40010400

0800d1c0 <LL_EXTI_EnableIT_32_63>:
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800d1c8:	4b05      	ldr	r3, [pc, #20]	; (800d1e0 <LL_EXTI_EnableIT_32_63+0x20>)
 800d1ca:	6a1a      	ldr	r2, [r3, #32]
 800d1cc:	4904      	ldr	r1, [pc, #16]	; (800d1e0 <LL_EXTI_EnableIT_32_63+0x20>)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	620b      	str	r3, [r1, #32]
}
 800d1d4:	bf00      	nop
 800d1d6:	370c      	adds	r7, #12
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr
 800d1e0:	40010400 	.word	0x40010400

0800d1e4 <LL_EXTI_DisableIT_0_31>:
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b083      	sub	sp, #12
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800d1ec:	4b06      	ldr	r3, [pc, #24]	; (800d208 <LL_EXTI_DisableIT_0_31+0x24>)
 800d1ee:	681a      	ldr	r2, [r3, #0]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	43db      	mvns	r3, r3
 800d1f4:	4904      	ldr	r1, [pc, #16]	; (800d208 <LL_EXTI_DisableIT_0_31+0x24>)
 800d1f6:	4013      	ands	r3, r2
 800d1f8:	600b      	str	r3, [r1, #0]
}
 800d1fa:	bf00      	nop
 800d1fc:	370c      	adds	r7, #12
 800d1fe:	46bd      	mov	sp, r7
 800d200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d204:	4770      	bx	lr
 800d206:	bf00      	nop
 800d208:	40010400 	.word	0x40010400

0800d20c <LL_EXTI_DisableIT_32_63>:
{
 800d20c:	b480      	push	{r7}
 800d20e:	b083      	sub	sp, #12
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800d214:	4b06      	ldr	r3, [pc, #24]	; (800d230 <LL_EXTI_DisableIT_32_63+0x24>)
 800d216:	6a1a      	ldr	r2, [r3, #32]
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	43db      	mvns	r3, r3
 800d21c:	4904      	ldr	r1, [pc, #16]	; (800d230 <LL_EXTI_DisableIT_32_63+0x24>)
 800d21e:	4013      	ands	r3, r2
 800d220:	620b      	str	r3, [r1, #32]
}
 800d222:	bf00      	nop
 800d224:	370c      	adds	r7, #12
 800d226:	46bd      	mov	sp, r7
 800d228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22c:	4770      	bx	lr
 800d22e:	bf00      	nop
 800d230:	40010400 	.word	0x40010400

0800d234 <LL_EXTI_EnableEvent_0_31>:
{
 800d234:	b480      	push	{r7}
 800d236:	b083      	sub	sp, #12
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800d23c:	4b05      	ldr	r3, [pc, #20]	; (800d254 <LL_EXTI_EnableEvent_0_31+0x20>)
 800d23e:	685a      	ldr	r2, [r3, #4]
 800d240:	4904      	ldr	r1, [pc, #16]	; (800d254 <LL_EXTI_EnableEvent_0_31+0x20>)
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	4313      	orrs	r3, r2
 800d246:	604b      	str	r3, [r1, #4]
}
 800d248:	bf00      	nop
 800d24a:	370c      	adds	r7, #12
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr
 800d254:	40010400 	.word	0x40010400

0800d258 <LL_EXTI_EnableEvent_32_63>:
{
 800d258:	b480      	push	{r7}
 800d25a:	b083      	sub	sp, #12
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800d260:	4b05      	ldr	r3, [pc, #20]	; (800d278 <LL_EXTI_EnableEvent_32_63+0x20>)
 800d262:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d264:	4904      	ldr	r1, [pc, #16]	; (800d278 <LL_EXTI_EnableEvent_32_63+0x20>)
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	4313      	orrs	r3, r2
 800d26a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800d26c:	bf00      	nop
 800d26e:	370c      	adds	r7, #12
 800d270:	46bd      	mov	sp, r7
 800d272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d276:	4770      	bx	lr
 800d278:	40010400 	.word	0x40010400

0800d27c <LL_EXTI_DisableEvent_0_31>:
{
 800d27c:	b480      	push	{r7}
 800d27e:	b083      	sub	sp, #12
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800d284:	4b06      	ldr	r3, [pc, #24]	; (800d2a0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800d286:	685a      	ldr	r2, [r3, #4]
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	43db      	mvns	r3, r3
 800d28c:	4904      	ldr	r1, [pc, #16]	; (800d2a0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800d28e:	4013      	ands	r3, r2
 800d290:	604b      	str	r3, [r1, #4]
}
 800d292:	bf00      	nop
 800d294:	370c      	adds	r7, #12
 800d296:	46bd      	mov	sp, r7
 800d298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29c:	4770      	bx	lr
 800d29e:	bf00      	nop
 800d2a0:	40010400 	.word	0x40010400

0800d2a4 <LL_EXTI_DisableEvent_32_63>:
{
 800d2a4:	b480      	push	{r7}
 800d2a6:	b083      	sub	sp, #12
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800d2ac:	4b06      	ldr	r3, [pc, #24]	; (800d2c8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800d2ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	43db      	mvns	r3, r3
 800d2b4:	4904      	ldr	r1, [pc, #16]	; (800d2c8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800d2b6:	4013      	ands	r3, r2
 800d2b8:	624b      	str	r3, [r1, #36]	; 0x24
}
 800d2ba:	bf00      	nop
 800d2bc:	370c      	adds	r7, #12
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c4:	4770      	bx	lr
 800d2c6:	bf00      	nop
 800d2c8:	40010400 	.word	0x40010400

0800d2cc <LL_EXTI_EnableRisingTrig_0_31>:
{
 800d2cc:	b480      	push	{r7}
 800d2ce:	b083      	sub	sp, #12
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800d2d4:	4b05      	ldr	r3, [pc, #20]	; (800d2ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800d2d6:	689a      	ldr	r2, [r3, #8]
 800d2d8:	4904      	ldr	r1, [pc, #16]	; (800d2ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	4313      	orrs	r3, r2
 800d2de:	608b      	str	r3, [r1, #8]
}
 800d2e0:	bf00      	nop
 800d2e2:	370c      	adds	r7, #12
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ea:	4770      	bx	lr
 800d2ec:	40010400 	.word	0x40010400

0800d2f0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800d2f0:	b480      	push	{r7}
 800d2f2:	b083      	sub	sp, #12
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800d2f8:	4b05      	ldr	r3, [pc, #20]	; (800d310 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d2fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d2fc:	4904      	ldr	r1, [pc, #16]	; (800d310 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	4313      	orrs	r3, r2
 800d302:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d304:	bf00      	nop
 800d306:	370c      	adds	r7, #12
 800d308:	46bd      	mov	sp, r7
 800d30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30e:	4770      	bx	lr
 800d310:	40010400 	.word	0x40010400

0800d314 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800d314:	b480      	push	{r7}
 800d316:	b083      	sub	sp, #12
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800d31c:	4b06      	ldr	r3, [pc, #24]	; (800d338 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d31e:	689a      	ldr	r2, [r3, #8]
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	43db      	mvns	r3, r3
 800d324:	4904      	ldr	r1, [pc, #16]	; (800d338 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d326:	4013      	ands	r3, r2
 800d328:	608b      	str	r3, [r1, #8]
}
 800d32a:	bf00      	nop
 800d32c:	370c      	adds	r7, #12
 800d32e:	46bd      	mov	sp, r7
 800d330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d334:	4770      	bx	lr
 800d336:	bf00      	nop
 800d338:	40010400 	.word	0x40010400

0800d33c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800d33c:	b480      	push	{r7}
 800d33e:	b083      	sub	sp, #12
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800d344:	4b06      	ldr	r3, [pc, #24]	; (800d360 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d346:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	43db      	mvns	r3, r3
 800d34c:	4904      	ldr	r1, [pc, #16]	; (800d360 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d34e:	4013      	ands	r3, r2
 800d350:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d352:	bf00      	nop
 800d354:	370c      	adds	r7, #12
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	40010400 	.word	0x40010400

0800d364 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800d364:	b480      	push	{r7}
 800d366:	b083      	sub	sp, #12
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800d36c:	4b05      	ldr	r3, [pc, #20]	; (800d384 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d36e:	68da      	ldr	r2, [r3, #12]
 800d370:	4904      	ldr	r1, [pc, #16]	; (800d384 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	4313      	orrs	r3, r2
 800d376:	60cb      	str	r3, [r1, #12]
}
 800d378:	bf00      	nop
 800d37a:	370c      	adds	r7, #12
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr
 800d384:	40010400 	.word	0x40010400

0800d388 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800d388:	b480      	push	{r7}
 800d38a:	b083      	sub	sp, #12
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800d390:	4b05      	ldr	r3, [pc, #20]	; (800d3a8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d394:	4904      	ldr	r1, [pc, #16]	; (800d3a8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	4313      	orrs	r3, r2
 800d39a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d39c:	bf00      	nop
 800d39e:	370c      	adds	r7, #12
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr
 800d3a8:	40010400 	.word	0x40010400

0800d3ac <LL_EXTI_DisableFallingTrig_0_31>:
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b083      	sub	sp, #12
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800d3b4:	4b06      	ldr	r3, [pc, #24]	; (800d3d0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d3b6:	68da      	ldr	r2, [r3, #12]
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	43db      	mvns	r3, r3
 800d3bc:	4904      	ldr	r1, [pc, #16]	; (800d3d0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d3be:	4013      	ands	r3, r2
 800d3c0:	60cb      	str	r3, [r1, #12]
}
 800d3c2:	bf00      	nop
 800d3c4:	370c      	adds	r7, #12
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3cc:	4770      	bx	lr
 800d3ce:	bf00      	nop
 800d3d0:	40010400 	.word	0x40010400

0800d3d4 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	b083      	sub	sp, #12
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800d3dc:	4b06      	ldr	r3, [pc, #24]	; (800d3f8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d3de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	43db      	mvns	r3, r3
 800d3e4:	4904      	ldr	r1, [pc, #16]	; (800d3f8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d3e6:	4013      	ands	r3, r2
 800d3e8:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d3ea:	bf00      	nop
 800d3ec:	370c      	adds	r7, #12
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f4:	4770      	bx	lr
 800d3f6:	bf00      	nop
 800d3f8:	40010400 	.word	0x40010400

0800d3fc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b084      	sub	sp, #16
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800d404:	2300      	movs	r3, #0
 800d406:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	7a1b      	ldrb	r3, [r3, #8]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	f000 80c8 	beq.w	800d5a2 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d05d      	beq.n	800d4d6 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	7a5b      	ldrb	r3, [r3, #9]
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d00e      	beq.n	800d440 <LL_EXTI_Init+0x44>
 800d422:	2b02      	cmp	r3, #2
 800d424:	d017      	beq.n	800d456 <LL_EXTI_Init+0x5a>
 800d426:	2b00      	cmp	r3, #0
 800d428:	d120      	bne.n	800d46c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	4618      	mov	r0, r3
 800d430:	f7ff ff24 	bl	800d27c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4618      	mov	r0, r3
 800d43a:	f7ff feaf 	bl	800d19c <LL_EXTI_EnableIT_0_31>
          break;
 800d43e:	e018      	b.n	800d472 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	4618      	mov	r0, r3
 800d446:	f7ff fecd 	bl	800d1e4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	4618      	mov	r0, r3
 800d450:	f7ff fef0 	bl	800d234 <LL_EXTI_EnableEvent_0_31>
          break;
 800d454:	e00d      	b.n	800d472 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	4618      	mov	r0, r3
 800d45c:	f7ff fe9e 	bl	800d19c <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	4618      	mov	r0, r3
 800d466:	f7ff fee5 	bl	800d234 <LL_EXTI_EnableEvent_0_31>
          break;
 800d46a:	e002      	b.n	800d472 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800d46c:	2301      	movs	r3, #1
 800d46e:	60fb      	str	r3, [r7, #12]
          break;
 800d470:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	7a9b      	ldrb	r3, [r3, #10]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d02d      	beq.n	800d4d6 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	7a9b      	ldrb	r3, [r3, #10]
 800d47e:	2b02      	cmp	r3, #2
 800d480:	d00e      	beq.n	800d4a0 <LL_EXTI_Init+0xa4>
 800d482:	2b03      	cmp	r3, #3
 800d484:	d017      	beq.n	800d4b6 <LL_EXTI_Init+0xba>
 800d486:	2b01      	cmp	r3, #1
 800d488:	d120      	bne.n	800d4cc <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	4618      	mov	r0, r3
 800d490:	f7ff ff8c 	bl	800d3ac <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	4618      	mov	r0, r3
 800d49a:	f7ff ff17 	bl	800d2cc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800d49e:	e01b      	b.n	800d4d8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	f7ff ff35 	bl	800d314 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	f7ff ff58 	bl	800d364 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d4b4:	e010      	b.n	800d4d8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f7ff ff06 	bl	800d2cc <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	f7ff ff4d 	bl	800d364 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d4ca:	e005      	b.n	800d4d8 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f043 0302 	orr.w	r3, r3, #2
 800d4d2:	60fb      	str	r3, [r7, #12]
            break;
 800d4d4:	e000      	b.n	800d4d8 <LL_EXTI_Init+0xdc>
        }
      }
 800d4d6:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	685b      	ldr	r3, [r3, #4]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d075      	beq.n	800d5cc <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	7a5b      	ldrb	r3, [r3, #9]
 800d4e4:	2b01      	cmp	r3, #1
 800d4e6:	d00e      	beq.n	800d506 <LL_EXTI_Init+0x10a>
 800d4e8:	2b02      	cmp	r3, #2
 800d4ea:	d017      	beq.n	800d51c <LL_EXTI_Init+0x120>
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d120      	bne.n	800d532 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	685b      	ldr	r3, [r3, #4]
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	f7ff fed5 	bl	800d2a4 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	685b      	ldr	r3, [r3, #4]
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7ff fe5e 	bl	800d1c0 <LL_EXTI_EnableIT_32_63>
          break;
 800d504:	e01a      	b.n	800d53c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	685b      	ldr	r3, [r3, #4]
 800d50a:	4618      	mov	r0, r3
 800d50c:	f7ff fe7e 	bl	800d20c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	685b      	ldr	r3, [r3, #4]
 800d514:	4618      	mov	r0, r3
 800d516:	f7ff fe9f 	bl	800d258 <LL_EXTI_EnableEvent_32_63>
          break;
 800d51a:	e00f      	b.n	800d53c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	685b      	ldr	r3, [r3, #4]
 800d520:	4618      	mov	r0, r3
 800d522:	f7ff fe4d 	bl	800d1c0 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	685b      	ldr	r3, [r3, #4]
 800d52a:	4618      	mov	r0, r3
 800d52c:	f7ff fe94 	bl	800d258 <LL_EXTI_EnableEvent_32_63>
          break;
 800d530:	e004      	b.n	800d53c <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	f043 0304 	orr.w	r3, r3, #4
 800d538:	60fb      	str	r3, [r7, #12]
          break;
 800d53a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	7a9b      	ldrb	r3, [r3, #10]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d043      	beq.n	800d5cc <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	7a9b      	ldrb	r3, [r3, #10]
 800d548:	2b02      	cmp	r3, #2
 800d54a:	d00e      	beq.n	800d56a <LL_EXTI_Init+0x16e>
 800d54c:	2b03      	cmp	r3, #3
 800d54e:	d017      	beq.n	800d580 <LL_EXTI_Init+0x184>
 800d550:	2b01      	cmp	r3, #1
 800d552:	d120      	bne.n	800d596 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	685b      	ldr	r3, [r3, #4]
 800d558:	4618      	mov	r0, r3
 800d55a:	f7ff ff3b 	bl	800d3d4 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	685b      	ldr	r3, [r3, #4]
 800d562:	4618      	mov	r0, r3
 800d564:	f7ff fec4 	bl	800d2f0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800d568:	e031      	b.n	800d5ce <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	685b      	ldr	r3, [r3, #4]
 800d56e:	4618      	mov	r0, r3
 800d570:	f7ff fee4 	bl	800d33c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	685b      	ldr	r3, [r3, #4]
 800d578:	4618      	mov	r0, r3
 800d57a:	f7ff ff05 	bl	800d388 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800d57e:	e026      	b.n	800d5ce <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	685b      	ldr	r3, [r3, #4]
 800d584:	4618      	mov	r0, r3
 800d586:	f7ff feb3 	bl	800d2f0 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	685b      	ldr	r3, [r3, #4]
 800d58e:	4618      	mov	r0, r3
 800d590:	f7ff fefa 	bl	800d388 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800d594:	e01b      	b.n	800d5ce <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	f043 0305 	orr.w	r3, r3, #5
 800d59c:	60fb      	str	r3, [r7, #12]
            break;
 800d59e:	bf00      	nop
 800d5a0:	e015      	b.n	800d5ce <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f7ff fe1c 	bl	800d1e4 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7ff fe63 	bl	800d27c <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	685b      	ldr	r3, [r3, #4]
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	f7ff fe26 	bl	800d20c <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	685b      	ldr	r3, [r3, #4]
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f7ff fe6d 	bl	800d2a4 <LL_EXTI_DisableEvent_32_63>
 800d5ca:	e000      	b.n	800d5ce <LL_EXTI_Init+0x1d2>
      }
 800d5cc:	bf00      	nop
  }

  return status;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3710      	adds	r7, #16
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}

0800d5d8 <LL_GPIO_SetPinMode>:
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b089      	sub	sp, #36	; 0x24
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	60f8      	str	r0, [r7, #12]
 800d5e0:	60b9      	str	r1, [r7, #8]
 800d5e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	681a      	ldr	r2, [r3, #0]
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	fa93 f3a3 	rbit	r3, r3
 800d5f2:	613b      	str	r3, [r7, #16]
  return result;
 800d5f4:	693b      	ldr	r3, [r7, #16]
 800d5f6:	fab3 f383 	clz	r3, r3
 800d5fa:	b2db      	uxtb	r3, r3
 800d5fc:	005b      	lsls	r3, r3, #1
 800d5fe:	2103      	movs	r1, #3
 800d600:	fa01 f303 	lsl.w	r3, r1, r3
 800d604:	43db      	mvns	r3, r3
 800d606:	401a      	ands	r2, r3
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d60c:	69fb      	ldr	r3, [r7, #28]
 800d60e:	fa93 f3a3 	rbit	r3, r3
 800d612:	61bb      	str	r3, [r7, #24]
  return result;
 800d614:	69bb      	ldr	r3, [r7, #24]
 800d616:	fab3 f383 	clz	r3, r3
 800d61a:	b2db      	uxtb	r3, r3
 800d61c:	005b      	lsls	r3, r3, #1
 800d61e:	6879      	ldr	r1, [r7, #4]
 800d620:	fa01 f303 	lsl.w	r3, r1, r3
 800d624:	431a      	orrs	r2, r3
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	601a      	str	r2, [r3, #0]
}
 800d62a:	bf00      	nop
 800d62c:	3724      	adds	r7, #36	; 0x24
 800d62e:	46bd      	mov	sp, r7
 800d630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d634:	4770      	bx	lr

0800d636 <LL_GPIO_SetPinOutputType>:
{
 800d636:	b480      	push	{r7}
 800d638:	b085      	sub	sp, #20
 800d63a:	af00      	add	r7, sp, #0
 800d63c:	60f8      	str	r0, [r7, #12]
 800d63e:	60b9      	str	r1, [r7, #8]
 800d640:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	685a      	ldr	r2, [r3, #4]
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	43db      	mvns	r3, r3
 800d64a:	401a      	ands	r2, r3
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	6879      	ldr	r1, [r7, #4]
 800d650:	fb01 f303 	mul.w	r3, r1, r3
 800d654:	431a      	orrs	r2, r3
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	605a      	str	r2, [r3, #4]
}
 800d65a:	bf00      	nop
 800d65c:	3714      	adds	r7, #20
 800d65e:	46bd      	mov	sp, r7
 800d660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d664:	4770      	bx	lr

0800d666 <LL_GPIO_SetPinSpeed>:
{
 800d666:	b480      	push	{r7}
 800d668:	b089      	sub	sp, #36	; 0x24
 800d66a:	af00      	add	r7, sp, #0
 800d66c:	60f8      	str	r0, [r7, #12]
 800d66e:	60b9      	str	r1, [r7, #8]
 800d670:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	689a      	ldr	r2, [r3, #8]
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	fa93 f3a3 	rbit	r3, r3
 800d680:	613b      	str	r3, [r7, #16]
  return result;
 800d682:	693b      	ldr	r3, [r7, #16]
 800d684:	fab3 f383 	clz	r3, r3
 800d688:	b2db      	uxtb	r3, r3
 800d68a:	005b      	lsls	r3, r3, #1
 800d68c:	2103      	movs	r1, #3
 800d68e:	fa01 f303 	lsl.w	r3, r1, r3
 800d692:	43db      	mvns	r3, r3
 800d694:	401a      	ands	r2, r3
 800d696:	68bb      	ldr	r3, [r7, #8]
 800d698:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d69a:	69fb      	ldr	r3, [r7, #28]
 800d69c:	fa93 f3a3 	rbit	r3, r3
 800d6a0:	61bb      	str	r3, [r7, #24]
  return result;
 800d6a2:	69bb      	ldr	r3, [r7, #24]
 800d6a4:	fab3 f383 	clz	r3, r3
 800d6a8:	b2db      	uxtb	r3, r3
 800d6aa:	005b      	lsls	r3, r3, #1
 800d6ac:	6879      	ldr	r1, [r7, #4]
 800d6ae:	fa01 f303 	lsl.w	r3, r1, r3
 800d6b2:	431a      	orrs	r2, r3
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	609a      	str	r2, [r3, #8]
}
 800d6b8:	bf00      	nop
 800d6ba:	3724      	adds	r7, #36	; 0x24
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr

0800d6c4 <LL_GPIO_SetPinPull>:
{
 800d6c4:	b480      	push	{r7}
 800d6c6:	b089      	sub	sp, #36	; 0x24
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	60f8      	str	r0, [r7, #12]
 800d6cc:	60b9      	str	r1, [r7, #8]
 800d6ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	68da      	ldr	r2, [r3, #12]
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	fa93 f3a3 	rbit	r3, r3
 800d6de:	613b      	str	r3, [r7, #16]
  return result;
 800d6e0:	693b      	ldr	r3, [r7, #16]
 800d6e2:	fab3 f383 	clz	r3, r3
 800d6e6:	b2db      	uxtb	r3, r3
 800d6e8:	005b      	lsls	r3, r3, #1
 800d6ea:	2103      	movs	r1, #3
 800d6ec:	fa01 f303 	lsl.w	r3, r1, r3
 800d6f0:	43db      	mvns	r3, r3
 800d6f2:	401a      	ands	r2, r3
 800d6f4:	68bb      	ldr	r3, [r7, #8]
 800d6f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d6f8:	69fb      	ldr	r3, [r7, #28]
 800d6fa:	fa93 f3a3 	rbit	r3, r3
 800d6fe:	61bb      	str	r3, [r7, #24]
  return result;
 800d700:	69bb      	ldr	r3, [r7, #24]
 800d702:	fab3 f383 	clz	r3, r3
 800d706:	b2db      	uxtb	r3, r3
 800d708:	005b      	lsls	r3, r3, #1
 800d70a:	6879      	ldr	r1, [r7, #4]
 800d70c:	fa01 f303 	lsl.w	r3, r1, r3
 800d710:	431a      	orrs	r2, r3
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	60da      	str	r2, [r3, #12]
}
 800d716:	bf00      	nop
 800d718:	3724      	adds	r7, #36	; 0x24
 800d71a:	46bd      	mov	sp, r7
 800d71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d720:	4770      	bx	lr

0800d722 <LL_GPIO_SetAFPin_0_7>:
{
 800d722:	b480      	push	{r7}
 800d724:	b089      	sub	sp, #36	; 0x24
 800d726:	af00      	add	r7, sp, #0
 800d728:	60f8      	str	r0, [r7, #12]
 800d72a:	60b9      	str	r1, [r7, #8]
 800d72c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	6a1a      	ldr	r2, [r3, #32]
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	fa93 f3a3 	rbit	r3, r3
 800d73c:	613b      	str	r3, [r7, #16]
  return result;
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	fab3 f383 	clz	r3, r3
 800d744:	b2db      	uxtb	r3, r3
 800d746:	009b      	lsls	r3, r3, #2
 800d748:	210f      	movs	r1, #15
 800d74a:	fa01 f303 	lsl.w	r3, r1, r3
 800d74e:	43db      	mvns	r3, r3
 800d750:	401a      	ands	r2, r3
 800d752:	68bb      	ldr	r3, [r7, #8]
 800d754:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d756:	69fb      	ldr	r3, [r7, #28]
 800d758:	fa93 f3a3 	rbit	r3, r3
 800d75c:	61bb      	str	r3, [r7, #24]
  return result;
 800d75e:	69bb      	ldr	r3, [r7, #24]
 800d760:	fab3 f383 	clz	r3, r3
 800d764:	b2db      	uxtb	r3, r3
 800d766:	009b      	lsls	r3, r3, #2
 800d768:	6879      	ldr	r1, [r7, #4]
 800d76a:	fa01 f303 	lsl.w	r3, r1, r3
 800d76e:	431a      	orrs	r2, r3
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	621a      	str	r2, [r3, #32]
}
 800d774:	bf00      	nop
 800d776:	3724      	adds	r7, #36	; 0x24
 800d778:	46bd      	mov	sp, r7
 800d77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77e:	4770      	bx	lr

0800d780 <LL_GPIO_SetAFPin_8_15>:
{
 800d780:	b480      	push	{r7}
 800d782:	b089      	sub	sp, #36	; 0x24
 800d784:	af00      	add	r7, sp, #0
 800d786:	60f8      	str	r0, [r7, #12]
 800d788:	60b9      	str	r1, [r7, #8]
 800d78a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	0a1b      	lsrs	r3, r3, #8
 800d794:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	fa93 f3a3 	rbit	r3, r3
 800d79c:	613b      	str	r3, [r7, #16]
  return result;
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	fab3 f383 	clz	r3, r3
 800d7a4:	b2db      	uxtb	r3, r3
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	210f      	movs	r1, #15
 800d7aa:	fa01 f303 	lsl.w	r3, r1, r3
 800d7ae:	43db      	mvns	r3, r3
 800d7b0:	401a      	ands	r2, r3
 800d7b2:	68bb      	ldr	r3, [r7, #8]
 800d7b4:	0a1b      	lsrs	r3, r3, #8
 800d7b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d7b8:	69fb      	ldr	r3, [r7, #28]
 800d7ba:	fa93 f3a3 	rbit	r3, r3
 800d7be:	61bb      	str	r3, [r7, #24]
  return result;
 800d7c0:	69bb      	ldr	r3, [r7, #24]
 800d7c2:	fab3 f383 	clz	r3, r3
 800d7c6:	b2db      	uxtb	r3, r3
 800d7c8:	009b      	lsls	r3, r3, #2
 800d7ca:	6879      	ldr	r1, [r7, #4]
 800d7cc:	fa01 f303 	lsl.w	r3, r1, r3
 800d7d0:	431a      	orrs	r2, r3
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	625a      	str	r2, [r3, #36]	; 0x24
}
 800d7d6:	bf00      	nop
 800d7d8:	3724      	adds	r7, #36	; 0x24
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e0:	4770      	bx	lr

0800d7e2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d7e2:	b580      	push	{r7, lr}
 800d7e4:	b086      	sub	sp, #24
 800d7e6:	af00      	add	r7, sp, #0
 800d7e8:	6078      	str	r0, [r7, #4]
 800d7ea:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	fa93 f3a3 	rbit	r3, r3
 800d7f8:	60bb      	str	r3, [r7, #8]
  return result;
 800d7fa:	68bb      	ldr	r3, [r7, #8]
 800d7fc:	fab3 f383 	clz	r3, r3
 800d800:	b2db      	uxtb	r3, r3
 800d802:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d804:	e040      	b.n	800d888 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	681a      	ldr	r2, [r3, #0]
 800d80a:	2101      	movs	r1, #1
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	fa01 f303 	lsl.w	r3, r1, r3
 800d812:	4013      	ands	r3, r2
 800d814:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800d816:	693b      	ldr	r3, [r7, #16]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d032      	beq.n	800d882 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	685b      	ldr	r3, [r3, #4]
 800d820:	461a      	mov	r2, r3
 800d822:	6939      	ldr	r1, [r7, #16]
 800d824:	6878      	ldr	r0, [r7, #4]
 800d826:	f7ff fed7 	bl	800d5d8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	685b      	ldr	r3, [r3, #4]
 800d82e:	2b01      	cmp	r3, #1
 800d830:	d003      	beq.n	800d83a <LL_GPIO_Init+0x58>
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	685b      	ldr	r3, [r3, #4]
 800d836:	2b02      	cmp	r3, #2
 800d838:	d106      	bne.n	800d848 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	689b      	ldr	r3, [r3, #8]
 800d83e:	461a      	mov	r2, r3
 800d840:	6939      	ldr	r1, [r7, #16]
 800d842:	6878      	ldr	r0, [r7, #4]
 800d844:	f7ff ff0f 	bl	800d666 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	691b      	ldr	r3, [r3, #16]
 800d84c:	461a      	mov	r2, r3
 800d84e:	6939      	ldr	r1, [r7, #16]
 800d850:	6878      	ldr	r0, [r7, #4]
 800d852:	f7ff ff37 	bl	800d6c4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	685b      	ldr	r3, [r3, #4]
 800d85a:	2b02      	cmp	r3, #2
 800d85c:	d111      	bne.n	800d882 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800d85e:	693b      	ldr	r3, [r7, #16]
 800d860:	2bff      	cmp	r3, #255	; 0xff
 800d862:	d807      	bhi.n	800d874 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	695b      	ldr	r3, [r3, #20]
 800d868:	461a      	mov	r2, r3
 800d86a:	6939      	ldr	r1, [r7, #16]
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f7ff ff58 	bl	800d722 <LL_GPIO_SetAFPin_0_7>
 800d872:	e006      	b.n	800d882 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	695b      	ldr	r3, [r3, #20]
 800d878:	461a      	mov	r2, r3
 800d87a:	6939      	ldr	r1, [r7, #16]
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f7ff ff7f 	bl	800d780 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800d882:	697b      	ldr	r3, [r7, #20]
 800d884:	3301      	adds	r3, #1
 800d886:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	681a      	ldr	r2, [r3, #0]
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	fa22 f303 	lsr.w	r3, r2, r3
 800d892:	2b00      	cmp	r3, #0
 800d894:	d1b7      	bne.n	800d806 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	685b      	ldr	r3, [r3, #4]
 800d89a:	2b01      	cmp	r3, #1
 800d89c:	d003      	beq.n	800d8a6 <LL_GPIO_Init+0xc4>
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	685b      	ldr	r3, [r3, #4]
 800d8a2:	2b02      	cmp	r3, #2
 800d8a4:	d107      	bne.n	800d8b6 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800d8a6:	683b      	ldr	r3, [r7, #0]
 800d8a8:	6819      	ldr	r1, [r3, #0]
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	68db      	ldr	r3, [r3, #12]
 800d8ae:	461a      	mov	r2, r3
 800d8b0:	6878      	ldr	r0, [r7, #4]
 800d8b2:	f7ff fec0 	bl	800d636 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800d8b6:	2300      	movs	r3, #0
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3718      	adds	r7, #24
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	bd80      	pop	{r7, pc}

0800d8c0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800d8c0:	b590      	push	{r4, r7, lr}
 800d8c2:	b087      	sub	sp, #28
 800d8c4:	af02      	add	r7, sp, #8
 800d8c6:	4604      	mov	r4, r0
 800d8c8:	4608      	mov	r0, r1
 800d8ca:	4611      	mov	r1, r2
 800d8cc:	461a      	mov	r2, r3
 800d8ce:	4623      	mov	r3, r4
 800d8d0:	80fb      	strh	r3, [r7, #6]
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	80bb      	strh	r3, [r7, #4]
 800d8d6:	460b      	mov	r3, r1
 800d8d8:	807b      	strh	r3, [r7, #2]
 800d8da:	4613      	mov	r3, r2
 800d8dc:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800d8de:	2300      	movs	r3, #0
 800d8e0:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800d8e2:	7bfa      	ldrb	r2, [r7, #15]
 800d8e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d8e8:	429a      	cmp	r2, r3
 800d8ea:	d93a      	bls.n	800d962 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800d8ec:	88ba      	ldrh	r2, [r7, #4]
 800d8ee:	7bfb      	ldrb	r3, [r7, #15]
 800d8f0:	441a      	add	r2, r3
 800d8f2:	88b9      	ldrh	r1, [r7, #4]
 800d8f4:	883b      	ldrh	r3, [r7, #0]
 800d8f6:	4419      	add	r1, r3
 800d8f8:	7bfb      	ldrb	r3, [r7, #15]
 800d8fa:	1acb      	subs	r3, r1, r3
 800d8fc:	429a      	cmp	r2, r3
 800d8fe:	f000 8090 	beq.w	800da22 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800d902:	88fa      	ldrh	r2, [r7, #6]
 800d904:	7bfb      	ldrb	r3, [r7, #15]
 800d906:	441a      	add	r2, r3
 800d908:	88f9      	ldrh	r1, [r7, #6]
 800d90a:	887b      	ldrh	r3, [r7, #2]
 800d90c:	4419      	add	r1, r3
 800d90e:	7bfb      	ldrb	r3, [r7, #15]
 800d910:	1acb      	subs	r3, r1, r3
 800d912:	429a      	cmp	r2, r3
 800d914:	f000 8085 	beq.w	800da22 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800d918:	7bfb      	ldrb	r3, [r7, #15]
 800d91a:	b29a      	uxth	r2, r3
 800d91c:	88fb      	ldrh	r3, [r7, #6]
 800d91e:	4413      	add	r3, r2
 800d920:	b298      	uxth	r0, r3
 800d922:	7bfb      	ldrb	r3, [r7, #15]
 800d924:	b29a      	uxth	r2, r3
 800d926:	88bb      	ldrh	r3, [r7, #4]
 800d928:	4413      	add	r3, r2
 800d92a:	b299      	uxth	r1, r3
 800d92c:	7bfb      	ldrb	r3, [r7, #15]
 800d92e:	b29b      	uxth	r3, r3
 800d930:	005b      	lsls	r3, r3, #1
 800d932:	b29b      	uxth	r3, r3
 800d934:	887a      	ldrh	r2, [r7, #2]
 800d936:	1ad3      	subs	r3, r2, r3
 800d938:	b29b      	uxth	r3, r3
 800d93a:	3301      	adds	r3, #1
 800d93c:	b29c      	uxth	r4, r3
 800d93e:	7bfb      	ldrb	r3, [r7, #15]
 800d940:	b29b      	uxth	r3, r3
 800d942:	005b      	lsls	r3, r3, #1
 800d944:	b29b      	uxth	r3, r3
 800d946:	883a      	ldrh	r2, [r7, #0]
 800d948:	1ad3      	subs	r3, r2, r3
 800d94a:	b29b      	uxth	r3, r3
 800d94c:	3301      	adds	r3, #1
 800d94e:	b29a      	uxth	r2, r3
 800d950:	2304      	movs	r3, #4
 800d952:	9301      	str	r3, [sp, #4]
 800d954:	8c3b      	ldrh	r3, [r7, #32]
 800d956:	9300      	str	r3, [sp, #0]
 800d958:	4613      	mov	r3, r2
 800d95a:	4622      	mov	r2, r4
 800d95c:	f000 fcd6 	bl	800e30c <ILI9341_Draw_Rectangle>
				goto finish;
 800d960:	e060      	b.n	800da24 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800d962:	7bfb      	ldrb	r3, [r7, #15]
 800d964:	b29a      	uxth	r2, r3
 800d966:	88fb      	ldrh	r3, [r7, #6]
 800d968:	4413      	add	r3, r2
 800d96a:	b298      	uxth	r0, r3
 800d96c:	7bfb      	ldrb	r3, [r7, #15]
 800d96e:	b29a      	uxth	r2, r3
 800d970:	88bb      	ldrh	r3, [r7, #4]
 800d972:	4413      	add	r3, r2
 800d974:	b299      	uxth	r1, r3
 800d976:	7bfb      	ldrb	r3, [r7, #15]
 800d978:	b29b      	uxth	r3, r3
 800d97a:	005b      	lsls	r3, r3, #1
 800d97c:	b29b      	uxth	r3, r3
 800d97e:	887a      	ldrh	r2, [r7, #2]
 800d980:	1ad3      	subs	r3, r2, r3
 800d982:	b29a      	uxth	r2, r3
 800d984:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d988:	b29b      	uxth	r3, r3
 800d98a:	f000 fa81 	bl	800de90 <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800d98e:	7bfb      	ldrb	r3, [r7, #15]
 800d990:	b29a      	uxth	r2, r3
 800d992:	88fb      	ldrh	r3, [r7, #6]
 800d994:	4413      	add	r3, r2
 800d996:	b298      	uxth	r0, r3
										(y + h) - b,
 800d998:	88ba      	ldrh	r2, [r7, #4]
 800d99a:	883b      	ldrh	r3, [r7, #0]
 800d99c:	4413      	add	r3, r2
 800d99e:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800d9a0:	7bfb      	ldrb	r3, [r7, #15]
 800d9a2:	b29b      	uxth	r3, r3
 800d9a4:	1ad3      	subs	r3, r2, r3
 800d9a6:	b299      	uxth	r1, r3
 800d9a8:	7bfb      	ldrb	r3, [r7, #15]
 800d9aa:	b29b      	uxth	r3, r3
 800d9ac:	887a      	ldrh	r2, [r7, #2]
 800d9ae:	1ad3      	subs	r3, r2, r3
 800d9b0:	b29a      	uxth	r2, r3
 800d9b2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	f000 fa6a 	bl	800de90 <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800d9bc:	7bfb      	ldrb	r3, [r7, #15]
 800d9be:	b29a      	uxth	r2, r3
 800d9c0:	88fb      	ldrh	r3, [r7, #6]
 800d9c2:	4413      	add	r3, r2
 800d9c4:	b298      	uxth	r0, r3
 800d9c6:	7bfb      	ldrb	r3, [r7, #15]
 800d9c8:	b29a      	uxth	r2, r3
 800d9ca:	88bb      	ldrh	r3, [r7, #4]
 800d9cc:	4413      	add	r3, r2
 800d9ce:	b299      	uxth	r1, r3
 800d9d0:	7bfb      	ldrb	r3, [r7, #15]
 800d9d2:	b29b      	uxth	r3, r3
 800d9d4:	005b      	lsls	r3, r3, #1
 800d9d6:	b29b      	uxth	r3, r3
 800d9d8:	883a      	ldrh	r2, [r7, #0]
 800d9da:	1ad3      	subs	r3, r2, r3
 800d9dc:	b29a      	uxth	r2, r3
 800d9de:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	f000 fa9c 	bl	800df20 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800d9e8:	88fa      	ldrh	r2, [r7, #6]
 800d9ea:	887b      	ldrh	r3, [r7, #2]
 800d9ec:	4413      	add	r3, r2
 800d9ee:	b29a      	uxth	r2, r3
 800d9f0:	7bfb      	ldrb	r3, [r7, #15]
 800d9f2:	b29b      	uxth	r3, r3
 800d9f4:	1ad3      	subs	r3, r2, r3
 800d9f6:	b298      	uxth	r0, r3
 800d9f8:	7bfb      	ldrb	r3, [r7, #15]
 800d9fa:	b29a      	uxth	r2, r3
 800d9fc:	88bb      	ldrh	r3, [r7, #4]
 800d9fe:	4413      	add	r3, r2
 800da00:	b299      	uxth	r1, r3
 800da02:	7bfb      	ldrb	r3, [r7, #15]
 800da04:	b29b      	uxth	r3, r3
 800da06:	005b      	lsls	r3, r3, #1
 800da08:	b29b      	uxth	r3, r3
 800da0a:	883a      	ldrh	r2, [r7, #0]
 800da0c:	1ad3      	subs	r3, r2, r3
 800da0e:	b29a      	uxth	r2, r3
 800da10:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800da14:	b29b      	uxth	r3, r3
 800da16:	f000 fa83 	bl	800df20 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800da1a:	7bfb      	ldrb	r3, [r7, #15]
 800da1c:	3301      	adds	r3, #1
 800da1e:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800da20:	e75f      	b.n	800d8e2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800da22:	bf00      	nop
	// done
	return;
 800da24:	bf00      	nop
}
 800da26:	3714      	adds	r7, #20
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd90      	pop	{r4, r7, pc}

0800da2c <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800da2c:	b590      	push	{r4, r7, lr}
 800da2e:	b089      	sub	sp, #36	; 0x24
 800da30:	af02      	add	r7, sp, #8
 800da32:	4604      	mov	r4, r0
 800da34:	4608      	mov	r0, r1
 800da36:	4611      	mov	r1, r2
 800da38:	461a      	mov	r2, r3
 800da3a:	4623      	mov	r3, r4
 800da3c:	71fb      	strb	r3, [r7, #7]
 800da3e:	4603      	mov	r3, r0
 800da40:	80bb      	strh	r3, [r7, #4]
 800da42:	460b      	mov	r3, r1
 800da44:	807b      	strh	r3, [r7, #2]
 800da46:	4613      	mov	r3, r2
 800da48:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800da4a:	79fb      	ldrb	r3, [r7, #7]
 800da4c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800da4e:	7dfb      	ldrb	r3, [r7, #23]
 800da50:	2b1f      	cmp	r3, #31
 800da52:	d802      	bhi.n	800da5a <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800da54:	2300      	movs	r3, #0
 800da56:	71fb      	strb	r3, [r7, #7]
 800da58:	e002      	b.n	800da60 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800da5a:	7dfb      	ldrb	r3, [r7, #23]
 800da5c:	3b20      	subs	r3, #32
 800da5e:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800da60:	2300      	movs	r3, #0
 800da62:	753b      	strb	r3, [r7, #20]
 800da64:	e012      	b.n	800da8c <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800da66:	7dfa      	ldrb	r2, [r7, #23]
 800da68:	7d38      	ldrb	r0, [r7, #20]
 800da6a:	7d39      	ldrb	r1, [r7, #20]
 800da6c:	4c48      	ldr	r4, [pc, #288]	; (800db90 <ILI9341_Draw_Char+0x164>)
 800da6e:	4613      	mov	r3, r2
 800da70:	005b      	lsls	r3, r3, #1
 800da72:	4413      	add	r3, r2
 800da74:	005b      	lsls	r3, r3, #1
 800da76:	4423      	add	r3, r4
 800da78:	4403      	add	r3, r0
 800da7a:	781a      	ldrb	r2, [r3, #0]
 800da7c:	f107 0318 	add.w	r3, r7, #24
 800da80:	440b      	add	r3, r1
 800da82:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800da86:	7d3b      	ldrb	r3, [r7, #20]
 800da88:	3301      	adds	r3, #1
 800da8a:	753b      	strb	r3, [r7, #20]
 800da8c:	7d3b      	ldrb	r3, [r7, #20]
 800da8e:	2b05      	cmp	r3, #5
 800da90:	d9e9      	bls.n	800da66 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800da92:	2300      	movs	r3, #0
 800da94:	757b      	strb	r3, [r7, #21]
 800da96:	e074      	b.n	800db82 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800da98:	2300      	movs	r3, #0
 800da9a:	75bb      	strb	r3, [r7, #22]
 800da9c:	e06b      	b.n	800db76 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800da9e:	7d7b      	ldrb	r3, [r7, #21]
 800daa0:	f107 0218 	add.w	r2, r7, #24
 800daa4:	4413      	add	r3, r2
 800daa6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800daaa:	461a      	mov	r2, r3
 800daac:	7dbb      	ldrb	r3, [r7, #22]
 800daae:	fa42 f303 	asr.w	r3, r2, r3
 800dab2:	f003 0301 	and.w	r3, r3, #1
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d02d      	beq.n	800db16 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800daba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	d10e      	bne.n	800dade <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800dac0:	7d7b      	ldrb	r3, [r7, #21]
 800dac2:	b29a      	uxth	r2, r3
 800dac4:	88bb      	ldrh	r3, [r7, #4]
 800dac6:	4413      	add	r3, r2
 800dac8:	b298      	uxth	r0, r3
 800daca:	7dbb      	ldrb	r3, [r7, #22]
 800dacc:	b29a      	uxth	r2, r3
 800dace:	887b      	ldrh	r3, [r7, #2]
 800dad0:	4413      	add	r3, r2
 800dad2:	b29b      	uxth	r3, r3
 800dad4:	883a      	ldrh	r2, [r7, #0]
 800dad6:	4619      	mov	r1, r3
 800dad8:	f000 fae0 	bl	800e09c <ILI9341_Draw_Pixel>
 800dadc:	e048      	b.n	800db70 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800dade:	7d7b      	ldrb	r3, [r7, #21]
 800dae0:	b29b      	uxth	r3, r3
 800dae2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800dae4:	fb12 f303 	smulbb	r3, r2, r3
 800dae8:	b29a      	uxth	r2, r3
 800daea:	88bb      	ldrh	r3, [r7, #4]
 800daec:	4413      	add	r3, r2
 800daee:	b298      	uxth	r0, r3
 800daf0:	7dbb      	ldrb	r3, [r7, #22]
 800daf2:	b29b      	uxth	r3, r3
 800daf4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800daf6:	fb12 f303 	smulbb	r3, r2, r3
 800dafa:	b29a      	uxth	r2, r3
 800dafc:	887b      	ldrh	r3, [r7, #2]
 800dafe:	4413      	add	r3, r2
 800db00:	b299      	uxth	r1, r3
 800db02:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800db04:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800db06:	2301      	movs	r3, #1
 800db08:	9301      	str	r3, [sp, #4]
 800db0a:	883b      	ldrh	r3, [r7, #0]
 800db0c:	9300      	str	r3, [sp, #0]
 800db0e:	4623      	mov	r3, r4
 800db10:	f000 fbfc 	bl	800e30c <ILI9341_Draw_Rectangle>
 800db14:	e02c      	b.n	800db70 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800db16:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800db18:	2b01      	cmp	r3, #1
 800db1a:	d10e      	bne.n	800db3a <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800db1c:	7d7b      	ldrb	r3, [r7, #21]
 800db1e:	b29a      	uxth	r2, r3
 800db20:	88bb      	ldrh	r3, [r7, #4]
 800db22:	4413      	add	r3, r2
 800db24:	b298      	uxth	r0, r3
 800db26:	7dbb      	ldrb	r3, [r7, #22]
 800db28:	b29a      	uxth	r2, r3
 800db2a:	887b      	ldrh	r3, [r7, #2]
 800db2c:	4413      	add	r3, r2
 800db2e:	b29b      	uxth	r3, r3
 800db30:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800db32:	4619      	mov	r1, r3
 800db34:	f000 fab2 	bl	800e09c <ILI9341_Draw_Pixel>
 800db38:	e01a      	b.n	800db70 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800db3a:	7d7b      	ldrb	r3, [r7, #21]
 800db3c:	b29b      	uxth	r3, r3
 800db3e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800db40:	fb12 f303 	smulbb	r3, r2, r3
 800db44:	b29a      	uxth	r2, r3
 800db46:	88bb      	ldrh	r3, [r7, #4]
 800db48:	4413      	add	r3, r2
 800db4a:	b298      	uxth	r0, r3
 800db4c:	7dbb      	ldrb	r3, [r7, #22]
 800db4e:	b29b      	uxth	r3, r3
 800db50:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800db52:	fb12 f303 	smulbb	r3, r2, r3
 800db56:	b29a      	uxth	r2, r3
 800db58:	887b      	ldrh	r3, [r7, #2]
 800db5a:	4413      	add	r3, r2
 800db5c:	b299      	uxth	r1, r3
 800db5e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800db60:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800db62:	2301      	movs	r3, #1
 800db64:	9301      	str	r3, [sp, #4]
 800db66:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800db68:	9300      	str	r3, [sp, #0]
 800db6a:	4623      	mov	r3, r4
 800db6c:	f000 fbce 	bl	800e30c <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800db70:	7dbb      	ldrb	r3, [r7, #22]
 800db72:	3301      	adds	r3, #1
 800db74:	75bb      	strb	r3, [r7, #22]
 800db76:	7dbb      	ldrb	r3, [r7, #22]
 800db78:	2b07      	cmp	r3, #7
 800db7a:	d990      	bls.n	800da9e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800db7c:	7d7b      	ldrb	r3, [r7, #21]
 800db7e:	3301      	adds	r3, #1
 800db80:	757b      	strb	r3, [r7, #21]
 800db82:	7d7b      	ldrb	r3, [r7, #21]
 800db84:	2b05      	cmp	r3, #5
 800db86:	d987      	bls.n	800da98 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800db88:	bf00      	nop
 800db8a:	371c      	adds	r7, #28
 800db8c:	46bd      	mov	sp, r7
 800db8e:	bd90      	pop	{r4, r7, pc}
 800db90:	0801357c 	.word	0x0801357c

0800db94 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800db94:	b590      	push	{r4, r7, lr}
 800db96:	b087      	sub	sp, #28
 800db98:	af02      	add	r7, sp, #8
 800db9a:	60f8      	str	r0, [r7, #12]
 800db9c:	4608      	mov	r0, r1
 800db9e:	4611      	mov	r1, r2
 800dba0:	461a      	mov	r2, r3
 800dba2:	4603      	mov	r3, r0
 800dba4:	817b      	strh	r3, [r7, #10]
 800dba6:	460b      	mov	r3, r1
 800dba8:	813b      	strh	r3, [r7, #8]
 800dbaa:	4613      	mov	r3, r2
 800dbac:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800dbae:	e016      	b.n	800dbde <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	1c5a      	adds	r2, r3, #1
 800dbb4:	60fa      	str	r2, [r7, #12]
 800dbb6:	7818      	ldrb	r0, [r3, #0]
 800dbb8:	88fc      	ldrh	r4, [r7, #6]
 800dbba:	893a      	ldrh	r2, [r7, #8]
 800dbbc:	8979      	ldrh	r1, [r7, #10]
 800dbbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dbc0:	9301      	str	r3, [sp, #4]
 800dbc2:	8c3b      	ldrh	r3, [r7, #32]
 800dbc4:	9300      	str	r3, [sp, #0]
 800dbc6:	4623      	mov	r3, r4
 800dbc8:	f7ff ff30 	bl	800da2c <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800dbcc:	8c3b      	ldrh	r3, [r7, #32]
 800dbce:	461a      	mov	r2, r3
 800dbd0:	0052      	lsls	r2, r2, #1
 800dbd2:	4413      	add	r3, r2
 800dbd4:	005b      	lsls	r3, r3, #1
 800dbd6:	b29a      	uxth	r2, r3
 800dbd8:	897b      	ldrh	r3, [r7, #10]
 800dbda:	4413      	add	r3, r2
 800dbdc:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	781b      	ldrb	r3, [r3, #0]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d1e4      	bne.n	800dbb0 <ILI9341_Draw_Text+0x1c>
    }


}
 800dbe6:	bf00      	nop
 800dbe8:	3714      	adds	r7, #20
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bd90      	pop	{r4, r7, pc}
	...

0800dbf0 <ILI9341_FillScreenGradient>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_FillScreenGradient()
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b084      	sub	sp, #16
 800dbf4:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	80fb      	strh	r3, [r7, #6]
 800dbfe:	e010      	b.n	800dc22 <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800dc00:	88fb      	ldrh	r3, [r7, #6]
 800dc02:	4a0c      	ldr	r2, [pc, #48]	; (800dc34 <ILI9341_FillScreenGradient+0x44>)
 800dc04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc08:	b29b      	uxth	r3, r3
 800dc0a:	88b9      	ldrh	r1, [r7, #4]
 800dc0c:	88f8      	ldrh	r0, [r7, #6]
 800dc0e:	2204      	movs	r2, #4
 800dc10:	9201      	str	r2, [sp, #4]
 800dc12:	9300      	str	r3, [sp, #0]
 800dc14:	23f0      	movs	r3, #240	; 0xf0
 800dc16:	2201      	movs	r2, #1
 800dc18:	f000 fb78 	bl	800e30c <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800dc1c:	88fb      	ldrh	r3, [r7, #6]
 800dc1e:	3301      	adds	r3, #1
 800dc20:	80fb      	strh	r3, [r7, #6]
 800dc22:	88fb      	ldrh	r3, [r7, #6]
 800dc24:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800dc28:	d9ea      	bls.n	800dc00 <ILI9341_FillScreenGradient+0x10>

	}
}
 800dc2a:	bf00      	nop
 800dc2c:	3708      	adds	r7, #8
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}
 800dc32:	bf00      	nop
 800dc34:	20000cbc 	.word	0x20000cbc

0800dc38 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800dc38:	b580      	push	{r7, lr}
 800dc3a:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800dc3c:	f000 fc3a 	bl	800e4b4 <_LCD_Enable>
	ILI9341_SPI_Init();
 800dc40:	f000 f908 	bl	800de54 <ILI9341_SPI_Init>
	_LCD_Reset();
 800dc44:	f000 fc46 	bl	800e4d4 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800dc48:	2001      	movs	r0, #1
 800dc4a:	f000 fd11 	bl	800e670 <_LCD_SendCommand>
	HAL_Delay(2000);
 800dc4e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800dc52:	f7fa fdf7 	bl	8008844 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800dc56:	20cb      	movs	r0, #203	; 0xcb
 800dc58:	f000 fd0a 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800dc5c:	2039      	movs	r0, #57	; 0x39
 800dc5e:	f000 fd39 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800dc62:	202c      	movs	r0, #44	; 0x2c
 800dc64:	f000 fd36 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800dc68:	2000      	movs	r0, #0
 800dc6a:	f000 fd33 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x34);
 800dc6e:	2034      	movs	r0, #52	; 0x34
 800dc70:	f000 fd30 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x02);
 800dc74:	2002      	movs	r0, #2
 800dc76:	f000 fd2d 	bl	800e6d4 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800dc7a:	20cf      	movs	r0, #207	; 0xcf
 800dc7c:	f000 fcf8 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800dc80:	2000      	movs	r0, #0
 800dc82:	f000 fd27 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800dc86:	20c1      	movs	r0, #193	; 0xc1
 800dc88:	f000 fd24 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x30);
 800dc8c:	2030      	movs	r0, #48	; 0x30
 800dc8e:	f000 fd21 	bl	800e6d4 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800dc92:	20e8      	movs	r0, #232	; 0xe8
 800dc94:	f000 fcec 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800dc98:	2085      	movs	r0, #133	; 0x85
 800dc9a:	f000 fd1b 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800dc9e:	2000      	movs	r0, #0
 800dca0:	f000 fd18 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x78);
 800dca4:	2078      	movs	r0, #120	; 0x78
 800dca6:	f000 fd15 	bl	800e6d4 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800dcaa:	20ea      	movs	r0, #234	; 0xea
 800dcac:	f000 fce0 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800dcb0:	2000      	movs	r0, #0
 800dcb2:	f000 fd0f 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800dcb6:	2000      	movs	r0, #0
 800dcb8:	f000 fd0c 	bl	800e6d4 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800dcbc:	20ed      	movs	r0, #237	; 0xed
 800dcbe:	f000 fcd7 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800dcc2:	2064      	movs	r0, #100	; 0x64
 800dcc4:	f000 fd06 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800dcc8:	2003      	movs	r0, #3
 800dcca:	f000 fd03 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x12);
 800dcce:	2012      	movs	r0, #18
 800dcd0:	f000 fd00 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x81);
 800dcd4:	2081      	movs	r0, #129	; 0x81
 800dcd6:	f000 fcfd 	bl	800e6d4 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800dcda:	20f7      	movs	r0, #247	; 0xf7
 800dcdc:	f000 fcc8 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800dce0:	2020      	movs	r0, #32
 800dce2:	f000 fcf7 	bl	800e6d4 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800dce6:	20c0      	movs	r0, #192	; 0xc0
 800dce8:	f000 fcc2 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800dcec:	2023      	movs	r0, #35	; 0x23
 800dcee:	f000 fcf1 	bl	800e6d4 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800dcf2:	20c1      	movs	r0, #193	; 0xc1
 800dcf4:	f000 fcbc 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800dcf8:	2010      	movs	r0, #16
 800dcfa:	f000 fceb 	bl	800e6d4 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800dcfe:	20c5      	movs	r0, #197	; 0xc5
 800dd00:	f000 fcb6 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800dd04:	203e      	movs	r0, #62	; 0x3e
 800dd06:	f000 fce5 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x28);
 800dd0a:	2028      	movs	r0, #40	; 0x28
 800dd0c:	f000 fce2 	bl	800e6d4 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800dd10:	20c7      	movs	r0, #199	; 0xc7
 800dd12:	f000 fcad 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800dd16:	2086      	movs	r0, #134	; 0x86
 800dd18:	f000 fcdc 	bl	800e6d4 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800dd1c:	2036      	movs	r0, #54	; 0x36
 800dd1e:	f000 fca7 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800dd22:	2048      	movs	r0, #72	; 0x48
 800dd24:	f000 fcd6 	bl	800e6d4 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800dd28:	203a      	movs	r0, #58	; 0x3a
 800dd2a:	f000 fca1 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800dd2e:	2055      	movs	r0, #85	; 0x55
 800dd30:	f000 fcd0 	bl	800e6d4 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800dd34:	20b1      	movs	r0, #177	; 0xb1
 800dd36:	f000 fc9b 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800dd3a:	2000      	movs	r0, #0
 800dd3c:	f000 fcca 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x18);
 800dd40:	2018      	movs	r0, #24
 800dd42:	f000 fcc7 	bl	800e6d4 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800dd46:	20b6      	movs	r0, #182	; 0xb6
 800dd48:	f000 fc92 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800dd4c:	2008      	movs	r0, #8
 800dd4e:	f000 fcc1 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x82);
 800dd52:	2082      	movs	r0, #130	; 0x82
 800dd54:	f000 fcbe 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x27);
 800dd58:	2027      	movs	r0, #39	; 0x27
 800dd5a:	f000 fcbb 	bl	800e6d4 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800dd5e:	20f2      	movs	r0, #242	; 0xf2
 800dd60:	f000 fc86 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800dd64:	2000      	movs	r0, #0
 800dd66:	f000 fcb5 	bl	800e6d4 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800dd6a:	2026      	movs	r0, #38	; 0x26
 800dd6c:	f000 fc80 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800dd70:	2001      	movs	r0, #1
 800dd72:	f000 fcaf 	bl	800e6d4 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800dd76:	20e0      	movs	r0, #224	; 0xe0
 800dd78:	f000 fc7a 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800dd7c:	200f      	movs	r0, #15
 800dd7e:	f000 fca9 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800dd82:	2031      	movs	r0, #49	; 0x31
 800dd84:	f000 fca6 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800dd88:	202b      	movs	r0, #43	; 0x2b
 800dd8a:	f000 fca3 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800dd8e:	200c      	movs	r0, #12
 800dd90:	f000 fca0 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800dd94:	200e      	movs	r0, #14
 800dd96:	f000 fc9d 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x08);
 800dd9a:	2008      	movs	r0, #8
 800dd9c:	f000 fc9a 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800dda0:	204e      	movs	r0, #78	; 0x4e
 800dda2:	f000 fc97 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800dda6:	20f1      	movs	r0, #241	; 0xf1
 800dda8:	f000 fc94 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x37);
 800ddac:	2037      	movs	r0, #55	; 0x37
 800ddae:	f000 fc91 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x07);
 800ddb2:	2007      	movs	r0, #7
 800ddb4:	f000 fc8e 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x10);
 800ddb8:	2010      	movs	r0, #16
 800ddba:	f000 fc8b 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800ddbe:	2003      	movs	r0, #3
 800ddc0:	f000 fc88 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800ddc4:	200e      	movs	r0, #14
 800ddc6:	f000 fc85 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x09);
 800ddca:	2009      	movs	r0, #9
 800ddcc:	f000 fc82 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	f000 fc7f 	bl	800e6d4 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800ddd6:	20e1      	movs	r0, #225	; 0xe1
 800ddd8:	f000 fc4a 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800dddc:	2000      	movs	r0, #0
 800ddde:	f000 fc79 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800dde2:	200e      	movs	r0, #14
 800dde4:	f000 fc76 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x14);
 800dde8:	2014      	movs	r0, #20
 800ddea:	f000 fc73 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800ddee:	2003      	movs	r0, #3
 800ddf0:	f000 fc70 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x11);
 800ddf4:	2011      	movs	r0, #17
 800ddf6:	f000 fc6d 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x07);
 800ddfa:	2007      	movs	r0, #7
 800ddfc:	f000 fc6a 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800de00:	2031      	movs	r0, #49	; 0x31
 800de02:	f000 fc67 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800de06:	20c1      	movs	r0, #193	; 0xc1
 800de08:	f000 fc64 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x48);
 800de0c:	2048      	movs	r0, #72	; 0x48
 800de0e:	f000 fc61 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x08);
 800de12:	2008      	movs	r0, #8
 800de14:	f000 fc5e 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800de18:	200f      	movs	r0, #15
 800de1a:	f000 fc5b 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800de1e:	200c      	movs	r0, #12
 800de20:	f000 fc58 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800de24:	2031      	movs	r0, #49	; 0x31
 800de26:	f000 fc55 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x36);
 800de2a:	2036      	movs	r0, #54	; 0x36
 800de2c:	f000 fc52 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800de30:	200f      	movs	r0, #15
 800de32:	f000 fc4f 	bl	800e6d4 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800de36:	2011      	movs	r0, #17
 800de38:	f000 fc1a 	bl	800e670 <_LCD_SendCommand>
	HAL_Delay(240);
 800de3c:	20f0      	movs	r0, #240	; 0xf0
 800de3e:	f7fa fd01 	bl	8008844 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800de42:	2029      	movs	r0, #41	; 0x29
 800de44:	f000 fc14 	bl	800e670 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800de48:	2000      	movs	r0, #0
 800de4a:	f000 fae5 	bl	800e418 <ILI9341_Set_Rotation>
}
 800de4e:	bf00      	nop
 800de50:	bd80      	pop	{r7, pc}
	...

0800de54 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800de54:	b480      	push	{r7}
 800de56:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800de58:	4b0b      	ldr	r3, [pc, #44]	; (800de88 <ILI9341_SPI_Init+0x34>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de60:	2b40      	cmp	r3, #64	; 0x40
 800de62:	d005      	beq.n	800de70 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800de64:	4b08      	ldr	r3, [pc, #32]	; (800de88 <ILI9341_SPI_Init+0x34>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	4a07      	ldr	r2, [pc, #28]	; (800de88 <ILI9341_SPI_Init+0x34>)
 800de6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de6e:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800de70:	4b06      	ldr	r3, [pc, #24]	; (800de8c <ILI9341_SPI_Init+0x38>)
 800de72:	695b      	ldr	r3, [r3, #20]
 800de74:	4a05      	ldr	r2, [pc, #20]	; (800de8c <ILI9341_SPI_Init+0x38>)
 800de76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800de7a:	6153      	str	r3, [r2, #20]
}
 800de7c:	bf00      	nop
 800de7e:	46bd      	mov	sp, r7
 800de80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de84:	4770      	bx	lr
 800de86:	bf00      	nop
 800de88:	40003c00 	.word	0x40003c00
 800de8c:	48000400 	.word	0x48000400

0800de90 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800de90:	b590      	push	{r4, r7, lr}
 800de92:	b085      	sub	sp, #20
 800de94:	af02      	add	r7, sp, #8
 800de96:	4604      	mov	r4, r0
 800de98:	4608      	mov	r0, r1
 800de9a:	4611      	mov	r1, r2
 800de9c:	461a      	mov	r2, r3
 800de9e:	4623      	mov	r3, r4
 800dea0:	80fb      	strh	r3, [r7, #6]
 800dea2:	4603      	mov	r3, r0
 800dea4:	80bb      	strh	r3, [r7, #4]
 800dea6:	460b      	mov	r3, r1
 800dea8:	807b      	strh	r3, [r7, #2]
 800deaa:	4613      	mov	r3, r2
 800deac:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800deae:	4b1a      	ldr	r3, [pc, #104]	; (800df18 <ILI9341_Draw_Horizontal_Line+0x88>)
 800deb0:	881b      	ldrh	r3, [r3, #0]
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	88fa      	ldrh	r2, [r7, #6]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d229      	bcs.n	800df0e <ILI9341_Draw_Horizontal_Line+0x7e>
 800deba:	4b18      	ldr	r3, [pc, #96]	; (800df1c <ILI9341_Draw_Horizontal_Line+0x8c>)
 800debc:	881b      	ldrh	r3, [r3, #0]
 800debe:	b29b      	uxth	r3, r3
 800dec0:	88ba      	ldrh	r2, [r7, #4]
 800dec2:	429a      	cmp	r2, r3
 800dec4:	d223      	bcs.n	800df0e <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800dec6:	88fa      	ldrh	r2, [r7, #6]
 800dec8:	887b      	ldrh	r3, [r7, #2]
 800deca:	4413      	add	r3, r2
 800decc:	3b01      	subs	r3, #1
 800dece:	4a12      	ldr	r2, [pc, #72]	; (800df18 <ILI9341_Draw_Horizontal_Line+0x88>)
 800ded0:	8812      	ldrh	r2, [r2, #0]
 800ded2:	b292      	uxth	r2, r2
 800ded4:	4293      	cmp	r3, r2
 800ded6:	db05      	blt.n	800dee4 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800ded8:	4b0f      	ldr	r3, [pc, #60]	; (800df18 <ILI9341_Draw_Horizontal_Line+0x88>)
 800deda:	881b      	ldrh	r3, [r3, #0]
 800dedc:	b29a      	uxth	r2, r3
 800dede:	88fb      	ldrh	r3, [r7, #6]
 800dee0:	1ad3      	subs	r3, r2, r3
 800dee2:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800dee4:	88fa      	ldrh	r2, [r7, #6]
 800dee6:	887b      	ldrh	r3, [r7, #2]
 800dee8:	4413      	add	r3, r2
 800deea:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800deec:	3b01      	subs	r3, #1
 800deee:	b29a      	uxth	r2, r3
 800def0:	88bb      	ldrh	r3, [r7, #4]
 800def2:	88b9      	ldrh	r1, [r7, #4]
 800def4:	88f8      	ldrh	r0, [r7, #6]
 800def6:	f000 f85b 	bl	800dfb0 <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800defa:	887c      	ldrh	r4, [r7, #2]
 800defc:	883a      	ldrh	r2, [r7, #0]
 800defe:	88b9      	ldrh	r1, [r7, #4]
 800df00:	88f8      	ldrh	r0, [r7, #6]
 800df02:	2303      	movs	r3, #3
 800df04:	9300      	str	r3, [sp, #0]
 800df06:	4623      	mov	r3, r4
 800df08:	f000 fb02 	bl	800e510 <_LCD_Write_Frame>
 800df0c:	e000      	b.n	800df10 <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800df0e:	bf00      	nop
}
 800df10:	370c      	adds	r7, #12
 800df12:	46bd      	mov	sp, r7
 800df14:	bd90      	pop	{r4, r7, pc}
 800df16:	bf00      	nop
 800df18:	20000cb6 	.word	0x20000cb6
 800df1c:	20000cb4 	.word	0x20000cb4

0800df20 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800df20:	b590      	push	{r4, r7, lr}
 800df22:	b085      	sub	sp, #20
 800df24:	af02      	add	r7, sp, #8
 800df26:	4604      	mov	r4, r0
 800df28:	4608      	mov	r0, r1
 800df2a:	4611      	mov	r1, r2
 800df2c:	461a      	mov	r2, r3
 800df2e:	4623      	mov	r3, r4
 800df30:	80fb      	strh	r3, [r7, #6]
 800df32:	4603      	mov	r3, r0
 800df34:	80bb      	strh	r3, [r7, #4]
 800df36:	460b      	mov	r3, r1
 800df38:	807b      	strh	r3, [r7, #2]
 800df3a:	4613      	mov	r3, r2
 800df3c:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800df3e:	4b1a      	ldr	r3, [pc, #104]	; (800dfa8 <ILI9341_Draw_Vertical_Line+0x88>)
 800df40:	881b      	ldrh	r3, [r3, #0]
 800df42:	b29b      	uxth	r3, r3
 800df44:	88fa      	ldrh	r2, [r7, #6]
 800df46:	429a      	cmp	r2, r3
 800df48:	d229      	bcs.n	800df9e <ILI9341_Draw_Vertical_Line+0x7e>
 800df4a:	4b18      	ldr	r3, [pc, #96]	; (800dfac <ILI9341_Draw_Vertical_Line+0x8c>)
 800df4c:	881b      	ldrh	r3, [r3, #0]
 800df4e:	b29b      	uxth	r3, r3
 800df50:	88ba      	ldrh	r2, [r7, #4]
 800df52:	429a      	cmp	r2, r3
 800df54:	d223      	bcs.n	800df9e <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800df56:	88ba      	ldrh	r2, [r7, #4]
 800df58:	887b      	ldrh	r3, [r7, #2]
 800df5a:	4413      	add	r3, r2
 800df5c:	3b01      	subs	r3, #1
 800df5e:	4a13      	ldr	r2, [pc, #76]	; (800dfac <ILI9341_Draw_Vertical_Line+0x8c>)
 800df60:	8812      	ldrh	r2, [r2, #0]
 800df62:	b292      	uxth	r2, r2
 800df64:	4293      	cmp	r3, r2
 800df66:	db05      	blt.n	800df74 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800df68:	4b10      	ldr	r3, [pc, #64]	; (800dfac <ILI9341_Draw_Vertical_Line+0x8c>)
 800df6a:	881b      	ldrh	r3, [r3, #0]
 800df6c:	b29a      	uxth	r2, r3
 800df6e:	88bb      	ldrh	r3, [r7, #4]
 800df70:	1ad3      	subs	r3, r2, r3
 800df72:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800df74:	88ba      	ldrh	r2, [r7, #4]
 800df76:	887b      	ldrh	r3, [r7, #2]
 800df78:	4413      	add	r3, r2
 800df7a:	b29b      	uxth	r3, r3
 800df7c:	3b01      	subs	r3, #1
 800df7e:	b29b      	uxth	r3, r3
 800df80:	88fa      	ldrh	r2, [r7, #6]
 800df82:	88b9      	ldrh	r1, [r7, #4]
 800df84:	88f8      	ldrh	r0, [r7, #6]
 800df86:	f000 f813 	bl	800dfb0 <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800df8a:	887c      	ldrh	r4, [r7, #2]
 800df8c:	883a      	ldrh	r2, [r7, #0]
 800df8e:	88b9      	ldrh	r1, [r7, #4]
 800df90:	88f8      	ldrh	r0, [r7, #6]
 800df92:	2303      	movs	r3, #3
 800df94:	9300      	str	r3, [sp, #0]
 800df96:	4623      	mov	r3, r4
 800df98:	f000 faba 	bl	800e510 <_LCD_Write_Frame>
 800df9c:	e000      	b.n	800dfa0 <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800df9e:	bf00      	nop
}
 800dfa0:	370c      	adds	r7, #12
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd90      	pop	{r4, r7, pc}
 800dfa6:	bf00      	nop
 800dfa8:	20000cb6 	.word	0x20000cb6
 800dfac:	20000cb4 	.word	0x20000cb4

0800dfb0 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800dfb0:	b590      	push	{r4, r7, lr}
 800dfb2:	b083      	sub	sp, #12
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	4604      	mov	r4, r0
 800dfb8:	4608      	mov	r0, r1
 800dfba:	4611      	mov	r1, r2
 800dfbc:	461a      	mov	r2, r3
 800dfbe:	4623      	mov	r3, r4
 800dfc0:	80fb      	strh	r3, [r7, #6]
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	80bb      	strh	r3, [r7, #4]
 800dfc6:	460b      	mov	r3, r1
 800dfc8:	807b      	strh	r3, [r7, #2]
 800dfca:	4613      	mov	r3, r2
 800dfcc:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800dfce:	202a      	movs	r0, #42	; 0x2a
 800dfd0:	f000 fb4e 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800dfd4:	88fb      	ldrh	r3, [r7, #6]
 800dfd6:	0a1b      	lsrs	r3, r3, #8
 800dfd8:	b29b      	uxth	r3, r3
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f000 fb79 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(sc);
 800dfe2:	88fb      	ldrh	r3, [r7, #6]
 800dfe4:	b2db      	uxtb	r3, r3
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f000 fb74 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800dfec:	887b      	ldrh	r3, [r7, #2]
 800dfee:	0a1b      	lsrs	r3, r3, #8
 800dff0:	b29b      	uxth	r3, r3
 800dff2:	b2db      	uxtb	r3, r3
 800dff4:	4618      	mov	r0, r3
 800dff6:	f000 fb6d 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(ec);
 800dffa:	887b      	ldrh	r3, [r7, #2]
 800dffc:	b2db      	uxtb	r3, r3
 800dffe:	4618      	mov	r0, r3
 800e000:	f000 fb68 	bl	800e6d4 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800e004:	202b      	movs	r0, #43	; 0x2b
 800e006:	f000 fb33 	bl	800e670 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800e00a:	88bb      	ldrh	r3, [r7, #4]
 800e00c:	0a1b      	lsrs	r3, r3, #8
 800e00e:	b29b      	uxth	r3, r3
 800e010:	b2db      	uxtb	r3, r3
 800e012:	4618      	mov	r0, r3
 800e014:	f000 fb5e 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(sp);
 800e018:	88bb      	ldrh	r3, [r7, #4]
 800e01a:	b2db      	uxtb	r3, r3
 800e01c:	4618      	mov	r0, r3
 800e01e:	f000 fb59 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800e022:	883b      	ldrh	r3, [r7, #0]
 800e024:	0a1b      	lsrs	r3, r3, #8
 800e026:	b29b      	uxth	r3, r3
 800e028:	b2db      	uxtb	r3, r3
 800e02a:	4618      	mov	r0, r3
 800e02c:	f000 fb52 	bl	800e6d4 <_LCD_SendData>
	_LCD_SendData(ep);
 800e030:	883b      	ldrh	r3, [r7, #0]
 800e032:	b2db      	uxtb	r3, r3
 800e034:	4618      	mov	r0, r3
 800e036:	f000 fb4d 	bl	800e6d4 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800e03a:	202c      	movs	r0, #44	; 0x2c
 800e03c:	f000 fb18 	bl	800e670 <_LCD_SendCommand>
}
 800e040:	bf00      	nop
 800e042:	370c      	adds	r7, #12
 800e044:	46bd      	mov	sp, r7
 800e046:	bd90      	pop	{r4, r7, pc}

0800e048 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800e048:	b580      	push	{r7, lr}
 800e04a:	b084      	sub	sp, #16
 800e04c:	af02      	add	r7, sp, #8
 800e04e:	4603      	mov	r3, r0
 800e050:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800e052:	4b10      	ldr	r3, [pc, #64]	; (800e094 <ILI9341_Fill_Screen+0x4c>)
 800e054:	881b      	ldrh	r3, [r3, #0]
 800e056:	b29a      	uxth	r2, r3
 800e058:	4b0f      	ldr	r3, [pc, #60]	; (800e098 <ILI9341_Fill_Screen+0x50>)
 800e05a:	881b      	ldrh	r3, [r3, #0]
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	2100      	movs	r1, #0
 800e060:	2000      	movs	r0, #0
 800e062:	f7ff ffa5 	bl	800dfb0 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800e066:	4b0b      	ldr	r3, [pc, #44]	; (800e094 <ILI9341_Fill_Screen+0x4c>)
 800e068:	881b      	ldrh	r3, [r3, #0]
 800e06a:	b29b      	uxth	r3, r3
 800e06c:	461a      	mov	r2, r3
 800e06e:	4b0a      	ldr	r3, [pc, #40]	; (800e098 <ILI9341_Fill_Screen+0x50>)
 800e070:	881b      	ldrh	r3, [r3, #0]
 800e072:	b29b      	uxth	r3, r3
 800e074:	fb03 f302 	mul.w	r3, r3, r2
 800e078:	4619      	mov	r1, r3
 800e07a:	88fa      	ldrh	r2, [r7, #6]
 800e07c:	2304      	movs	r3, #4
 800e07e:	9300      	str	r3, [sp, #0]
 800e080:	460b      	mov	r3, r1
 800e082:	2100      	movs	r1, #0
 800e084:	2000      	movs	r0, #0
 800e086:	f000 fa43 	bl	800e510 <_LCD_Write_Frame>
}
 800e08a:	bf00      	nop
 800e08c:	3708      	adds	r7, #8
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}
 800e092:	bf00      	nop
 800e094:	20000cb6 	.word	0x20000cb6
 800e098:	20000cb4 	.word	0x20000cb4

0800e09c <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b08c      	sub	sp, #48	; 0x30
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	80fb      	strh	r3, [r7, #6]
 800e0a6:	460b      	mov	r3, r1
 800e0a8:	80bb      	strh	r3, [r7, #4]
 800e0aa:	4613      	mov	r3, r2
 800e0ac:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800e0ae:	4b94      	ldr	r3, [pc, #592]	; (800e300 <ILI9341_Draw_Pixel+0x264>)
 800e0b0:	881b      	ldrh	r3, [r3, #0]
 800e0b2:	b29b      	uxth	r3, r3
 800e0b4:	88fa      	ldrh	r2, [r7, #6]
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	f080 811e 	bcs.w	800e2f8 <ILI9341_Draw_Pixel+0x25c>
 800e0bc:	4b91      	ldr	r3, [pc, #580]	; (800e304 <ILI9341_Draw_Pixel+0x268>)
 800e0be:	881b      	ldrh	r3, [r3, #0]
 800e0c0:	b29b      	uxth	r3, r3
 800e0c2:	88ba      	ldrh	r2, [r7, #4]
 800e0c4:	429a      	cmp	r2, r3
 800e0c6:	f080 8117 	bcs.w	800e2f8 <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e0ca:	4b8f      	ldr	r3, [pc, #572]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e0cc:	695b      	ldr	r3, [r3, #20]
 800e0ce:	4a8e      	ldr	r2, [pc, #568]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e0d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e0d4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e0d6:	4b8c      	ldr	r3, [pc, #560]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e0d8:	695b      	ldr	r3, [r3, #20]
 800e0da:	4a8b      	ldr	r2, [pc, #556]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e0dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e0e0:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	2100      	movs	r1, #0
 800e0e6:	202a      	movs	r0, #42	; 0x2a
 800e0e8:	f000 fb26 	bl	800e738 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e0f0:	e008      	b.n	800e104 <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e0f2:	4b85      	ldr	r3, [pc, #532]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e0f4:	695b      	ldr	r3, [r3, #20]
 800e0f6:	4a84      	ldr	r2, [pc, #528]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e0f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e0fc:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e0fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e100:	3301      	adds	r3, #1
 800e102:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e106:	2b02      	cmp	r3, #2
 800e108:	ddf3      	ble.n	800e0f2 <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e10a:	4b7f      	ldr	r3, [pc, #508]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e10c:	695b      	ldr	r3, [r3, #20]
 800e10e:	4a7e      	ldr	r2, [pc, #504]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e114:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e116:	4b7c      	ldr	r3, [pc, #496]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e118:	695b      	ldr	r3, [r3, #20]
 800e11a:	4a7b      	ldr	r2, [pc, #492]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e11c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e120:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e122:	4b79      	ldr	r3, [pc, #484]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e124:	695b      	ldr	r3, [r3, #20]
 800e126:	4a78      	ldr	r2, [pc, #480]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e128:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e12c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800e12e:	88fb      	ldrh	r3, [r7, #6]
 800e130:	0a1b      	lsrs	r3, r3, #8
 800e132:	b29b      	uxth	r3, r3
 800e134:	b2db      	uxtb	r3, r3
 800e136:	753b      	strb	r3, [r7, #20]
 800e138:	88fb      	ldrh	r3, [r7, #6]
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800e13e:	88fb      	ldrh	r3, [r7, #6]
 800e140:	3301      	adds	r3, #1
 800e142:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800e144:	b2db      	uxtb	r3, r3
 800e146:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800e148:	88fb      	ldrh	r3, [r7, #6]
 800e14a:	b2db      	uxtb	r3, r3
 800e14c:	3301      	adds	r3, #1
 800e14e:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800e150:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800e152:	f107 0014 	add.w	r0, r7, #20
 800e156:	230a      	movs	r3, #10
 800e158:	2200      	movs	r2, #0
 800e15a:	2104      	movs	r1, #4
 800e15c:	f000 fb1e 	bl	800e79c <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e160:	2300      	movs	r3, #0
 800e162:	62bb      	str	r3, [r7, #40]	; 0x28
 800e164:	e008      	b.n	800e178 <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e166:	4b68      	ldr	r3, [pc, #416]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e168:	695b      	ldr	r3, [r3, #20]
 800e16a:	4a67      	ldr	r2, [pc, #412]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e16c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e170:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e174:	3301      	adds	r3, #1
 800e176:	62bb      	str	r3, [r7, #40]	; 0x28
 800e178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e17a:	2b02      	cmp	r3, #2
 800e17c:	ddf3      	ble.n	800e166 <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e17e:	4b62      	ldr	r3, [pc, #392]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e180:	695b      	ldr	r3, [r3, #20]
 800e182:	4a61      	ldr	r2, [pc, #388]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e188:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e18a:	4b5f      	ldr	r3, [pc, #380]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e18c:	695b      	ldr	r3, [r3, #20]
 800e18e:	4a5e      	ldr	r2, [pc, #376]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e190:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e194:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e196:	4b5c      	ldr	r3, [pc, #368]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e198:	695b      	ldr	r3, [r3, #20]
 800e19a:	4a5b      	ldr	r2, [pc, #364]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e19c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e1a0:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	2100      	movs	r1, #0
 800e1a6:	202b      	movs	r0, #43	; 0x2b
 800e1a8:	f000 fac6 	bl	800e738 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	627b      	str	r3, [r7, #36]	; 0x24
 800e1b0:	e008      	b.n	800e1c4 <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e1b2:	4b55      	ldr	r3, [pc, #340]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1b4:	695b      	ldr	r3, [r3, #20]
 800e1b6:	4a54      	ldr	r2, [pc, #336]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e1bc:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e1be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1c0:	3301      	adds	r3, #1
 800e1c2:	627b      	str	r3, [r7, #36]	; 0x24
 800e1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1c6:	2b02      	cmp	r3, #2
 800e1c8:	ddf3      	ble.n	800e1b2 <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e1ca:	4b4f      	ldr	r3, [pc, #316]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1cc:	695b      	ldr	r3, [r3, #20]
 800e1ce:	4a4e      	ldr	r2, [pc, #312]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1d4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e1d6:	4b4c      	ldr	r3, [pc, #304]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1d8:	695b      	ldr	r3, [r3, #20]
 800e1da:	4a4b      	ldr	r2, [pc, #300]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1e0:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e1e2:	4b49      	ldr	r3, [pc, #292]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1e4:	695b      	ldr	r3, [r3, #20]
 800e1e6:	4a48      	ldr	r2, [pc, #288]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e1e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e1ec:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800e1ee:	88bb      	ldrh	r3, [r7, #4]
 800e1f0:	0a1b      	lsrs	r3, r3, #8
 800e1f2:	b29b      	uxth	r3, r3
 800e1f4:	b2db      	uxtb	r3, r3
 800e1f6:	743b      	strb	r3, [r7, #16]
 800e1f8:	88bb      	ldrh	r3, [r7, #4]
 800e1fa:	b2db      	uxtb	r3, r3
 800e1fc:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800e1fe:	88bb      	ldrh	r3, [r7, #4]
 800e200:	3301      	adds	r3, #1
 800e202:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800e204:	b2db      	uxtb	r3, r3
 800e206:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800e208:	88bb      	ldrh	r3, [r7, #4]
 800e20a:	b2db      	uxtb	r3, r3
 800e20c:	3301      	adds	r3, #1
 800e20e:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800e210:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800e212:	f107 0010 	add.w	r0, r7, #16
 800e216:	230a      	movs	r3, #10
 800e218:	2200      	movs	r2, #0
 800e21a:	2104      	movs	r1, #4
 800e21c:	f000 fabe 	bl	800e79c <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e220:	2300      	movs	r3, #0
 800e222:	623b      	str	r3, [r7, #32]
 800e224:	e008      	b.n	800e238 <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e226:	4b38      	ldr	r3, [pc, #224]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e228:	695b      	ldr	r3, [r3, #20]
 800e22a:	4a37      	ldr	r2, [pc, #220]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e22c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e230:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e232:	6a3b      	ldr	r3, [r7, #32]
 800e234:	3301      	adds	r3, #1
 800e236:	623b      	str	r3, [r7, #32]
 800e238:	6a3b      	ldr	r3, [r7, #32]
 800e23a:	2b02      	cmp	r3, #2
 800e23c:	ddf3      	ble.n	800e226 <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e23e:	4b32      	ldr	r3, [pc, #200]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e240:	695b      	ldr	r3, [r3, #20]
 800e242:	4a31      	ldr	r2, [pc, #196]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e248:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e24a:	4b2f      	ldr	r3, [pc, #188]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e24c:	695b      	ldr	r3, [r3, #20]
 800e24e:	4a2e      	ldr	r2, [pc, #184]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e254:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e256:	4b2c      	ldr	r3, [pc, #176]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e258:	695b      	ldr	r3, [r3, #20]
 800e25a:	4a2b      	ldr	r2, [pc, #172]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e25c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e260:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800e262:	2200      	movs	r2, #0
 800e264:	2100      	movs	r1, #0
 800e266:	202c      	movs	r0, #44	; 0x2c
 800e268:	f000 fa66 	bl	800e738 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e26c:	2300      	movs	r3, #0
 800e26e:	61fb      	str	r3, [r7, #28]
 800e270:	e008      	b.n	800e284 <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e272:	4b25      	ldr	r3, [pc, #148]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e274:	695b      	ldr	r3, [r3, #20]
 800e276:	4a24      	ldr	r2, [pc, #144]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e278:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e27c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e27e:	69fb      	ldr	r3, [r7, #28]
 800e280:	3301      	adds	r3, #1
 800e282:	61fb      	str	r3, [r7, #28]
 800e284:	69fb      	ldr	r3, [r7, #28]
 800e286:	2b02      	cmp	r3, #2
 800e288:	ddf3      	ble.n	800e272 <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e28a:	4b1f      	ldr	r3, [pc, #124]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e28c:	695b      	ldr	r3, [r3, #20]
 800e28e:	4a1e      	ldr	r2, [pc, #120]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e294:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e296:	4b1c      	ldr	r3, [pc, #112]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e298:	695b      	ldr	r3, [r3, #20]
 800e29a:	4a1b      	ldr	r2, [pc, #108]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e29c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2a0:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e2a2:	4b19      	ldr	r3, [pc, #100]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e2a4:	695b      	ldr	r3, [r3, #20]
 800e2a6:	4a18      	ldr	r2, [pc, #96]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e2a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e2ac:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800e2ae:	887b      	ldrh	r3, [r7, #2]
 800e2b0:	0a1b      	lsrs	r3, r3, #8
 800e2b2:	b29b      	uxth	r3, r3
 800e2b4:	b2db      	uxtb	r3, r3
 800e2b6:	733b      	strb	r3, [r7, #12]
 800e2b8:	887b      	ldrh	r3, [r7, #2]
 800e2ba:	b2db      	uxtb	r3, r3
 800e2bc:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 10);
 800e2be:	f107 000c 	add.w	r0, r7, #12
 800e2c2:	230a      	movs	r3, #10
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	2104      	movs	r1, #4
 800e2c8:	f000 fa68 	bl	800e79c <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	61bb      	str	r3, [r7, #24]
 800e2d0:	e008      	b.n	800e2e4 <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e2d2:	4b0d      	ldr	r3, [pc, #52]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e2d4:	695b      	ldr	r3, [r3, #20]
 800e2d6:	4a0c      	ldr	r2, [pc, #48]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e2d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e2dc:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800e2de:	69bb      	ldr	r3, [r7, #24]
 800e2e0:	3301      	adds	r3, #1
 800e2e2:	61bb      	str	r3, [r7, #24]
 800e2e4:	69bb      	ldr	r3, [r7, #24]
 800e2e6:	2b02      	cmp	r3, #2
 800e2e8:	ddf3      	ble.n	800e2d2 <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e2ea:	4b07      	ldr	r3, [pc, #28]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e2ec:	695b      	ldr	r3, [r3, #20]
 800e2ee:	4a06      	ldr	r2, [pc, #24]	; (800e308 <ILI9341_Draw_Pixel+0x26c>)
 800e2f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2f4:	6153      	str	r3, [r2, #20]
 800e2f6:	e000      	b.n	800e2fa <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800e2f8:	bf00      	nop


}
 800e2fa:	3730      	adds	r7, #48	; 0x30
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}
 800e300:	20000cb6 	.word	0x20000cb6
 800e304:	20000cb4 	.word	0x20000cb4
 800e308:	48000400 	.word	0x48000400

0800e30c <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800e30c:	b590      	push	{r4, r7, lr}
 800e30e:	b087      	sub	sp, #28
 800e310:	af02      	add	r7, sp, #8
 800e312:	4604      	mov	r4, r0
 800e314:	4608      	mov	r0, r1
 800e316:	4611      	mov	r1, r2
 800e318:	461a      	mov	r2, r3
 800e31a:	4623      	mov	r3, r4
 800e31c:	80fb      	strh	r3, [r7, #6]
 800e31e:	4603      	mov	r3, r0
 800e320:	80bb      	strh	r3, [r7, #4]
 800e322:	460b      	mov	r3, r1
 800e324:	807b      	strh	r3, [r7, #2]
 800e326:	4613      	mov	r3, r2
 800e328:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e32a:	4b39      	ldr	r3, [pc, #228]	; (800e410 <ILI9341_Draw_Rectangle+0x104>)
 800e32c:	881b      	ldrh	r3, [r3, #0]
 800e32e:	b29b      	uxth	r3, r3
 800e330:	88fa      	ldrh	r2, [r7, #6]
 800e332:	429a      	cmp	r2, r3
 800e334:	d268      	bcs.n	800e408 <ILI9341_Draw_Rectangle+0xfc>
 800e336:	4b37      	ldr	r3, [pc, #220]	; (800e414 <ILI9341_Draw_Rectangle+0x108>)
 800e338:	881b      	ldrh	r3, [r3, #0]
 800e33a:	b29b      	uxth	r3, r3
 800e33c:	88ba      	ldrh	r2, [r7, #4]
 800e33e:	429a      	cmp	r2, r3
 800e340:	d262      	bcs.n	800e408 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800e342:	88fa      	ldrh	r2, [r7, #6]
 800e344:	887b      	ldrh	r3, [r7, #2]
 800e346:	4413      	add	r3, r2
 800e348:	3b01      	subs	r3, #1
 800e34a:	4a31      	ldr	r2, [pc, #196]	; (800e410 <ILI9341_Draw_Rectangle+0x104>)
 800e34c:	8812      	ldrh	r2, [r2, #0]
 800e34e:	b292      	uxth	r2, r2
 800e350:	4293      	cmp	r3, r2
 800e352:	db05      	blt.n	800e360 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800e354:	4b2e      	ldr	r3, [pc, #184]	; (800e410 <ILI9341_Draw_Rectangle+0x104>)
 800e356:	881b      	ldrh	r3, [r3, #0]
 800e358:	b29a      	uxth	r2, r3
 800e35a:	88fb      	ldrh	r3, [r7, #6]
 800e35c:	1ad3      	subs	r3, r2, r3
 800e35e:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800e360:	88ba      	ldrh	r2, [r7, #4]
 800e362:	883b      	ldrh	r3, [r7, #0]
 800e364:	4413      	add	r3, r2
 800e366:	3b01      	subs	r3, #1
 800e368:	4a2a      	ldr	r2, [pc, #168]	; (800e414 <ILI9341_Draw_Rectangle+0x108>)
 800e36a:	8812      	ldrh	r2, [r2, #0]
 800e36c:	b292      	uxth	r2, r2
 800e36e:	4293      	cmp	r3, r2
 800e370:	db05      	blt.n	800e37e <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800e372:	4b28      	ldr	r3, [pc, #160]	; (800e414 <ILI9341_Draw_Rectangle+0x108>)
 800e374:	881b      	ldrh	r3, [r3, #0]
 800e376:	b29a      	uxth	r2, r3
 800e378:	88bb      	ldrh	r3, [r7, #4]
 800e37a:	1ad3      	subs	r3, r2, r3
 800e37c:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800e37e:	88fa      	ldrh	r2, [r7, #6]
 800e380:	887b      	ldrh	r3, [r7, #2]
 800e382:	4413      	add	r3, r2
 800e384:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e386:	3b01      	subs	r3, #1
 800e388:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800e38a:	88ba      	ldrh	r2, [r7, #4]
 800e38c:	883b      	ldrh	r3, [r7, #0]
 800e38e:	4413      	add	r3, r2
 800e390:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e392:	3b01      	subs	r3, #1
 800e394:	b29b      	uxth	r3, r3
 800e396:	88b9      	ldrh	r1, [r7, #4]
 800e398:	88f8      	ldrh	r0, [r7, #6]
 800e39a:	4622      	mov	r2, r4
 800e39c:	f7ff fe08 	bl	800dfb0 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800e3a0:	883a      	ldrh	r2, [r7, #0]
 800e3a2:	887b      	ldrh	r3, [r7, #2]
 800e3a4:	fb12 f303 	smulbb	r3, r2, r3
 800e3a8:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800e3ae:	89fb      	ldrh	r3, [r7, #14]
 800e3b0:	f003 0301 	and.w	r3, r3, #1
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d009      	beq.n	800e3cc <ILI9341_Draw_Rectangle+0xc0>
 800e3b8:	89fb      	ldrh	r3, [r7, #14]
 800e3ba:	2b01      	cmp	r3, #1
 800e3bc:	d906      	bls.n	800e3cc <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800e3be:	2301      	movs	r3, #1
 800e3c0:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800e3c2:	89fb      	ldrh	r3, [r7, #14]
 800e3c4:	085b      	lsrs	r3, r3, #1
 800e3c6:	b29b      	uxth	r3, r3
 800e3c8:	005b      	lsls	r3, r3, #1
 800e3ca:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800e3cc:	89fc      	ldrh	r4, [r7, #14]
 800e3ce:	8c3a      	ldrh	r2, [r7, #32]
 800e3d0:	88b9      	ldrh	r1, [r7, #4]
 800e3d2:	88f8      	ldrh	r0, [r7, #6]
 800e3d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e3d8:	9300      	str	r3, [sp, #0]
 800e3da:	4623      	mov	r3, r4
 800e3dc:	f000 f898 	bl	800e510 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800e3e0:	7b7b      	ldrb	r3, [r7, #13]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d011      	beq.n	800e40a <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800e3e6:	88fa      	ldrh	r2, [r7, #6]
 800e3e8:	887b      	ldrh	r3, [r7, #2]
 800e3ea:	4413      	add	r3, r2
 800e3ec:	b29b      	uxth	r3, r3
 800e3ee:	3b01      	subs	r3, #1
 800e3f0:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800e3f2:	88ba      	ldrh	r2, [r7, #4]
 800e3f4:	883b      	ldrh	r3, [r7, #0]
 800e3f6:	4413      	add	r3, r2
 800e3f8:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800e3fa:	3b01      	subs	r3, #1
 800e3fc:	b29b      	uxth	r3, r3
 800e3fe:	8c3a      	ldrh	r2, [r7, #32]
 800e400:	4619      	mov	r1, r3
 800e402:	f7ff fe4b 	bl	800e09c <ILI9341_Draw_Pixel>
 800e406:	e000      	b.n	800e40a <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e408:	bf00      	nop
							colour);
	}
}
 800e40a:	3714      	adds	r7, #20
 800e40c:	46bd      	mov	sp, r7
 800e40e:	bd90      	pop	{r4, r7, pc}
 800e410:	20000cb6 	.word	0x20000cb6
 800e414:	20000cb4 	.word	0x20000cb4

0800e418 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b084      	sub	sp, #16
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	4603      	mov	r3, r0
 800e420:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800e422:	79fb      	ldrb	r3, [r7, #7]
 800e424:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800e426:	2036      	movs	r0, #54	; 0x36
 800e428:	f000 f922 	bl	800e670 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800e42c:	7bfb      	ldrb	r3, [r7, #15]
 800e42e:	2b03      	cmp	r3, #3
 800e430:	d836      	bhi.n	800e4a0 <ILI9341_Set_Rotation+0x88>
 800e432:	a201      	add	r2, pc, #4	; (adr r2, 800e438 <ILI9341_Set_Rotation+0x20>)
 800e434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e438:	0800e449 	.word	0x0800e449
 800e43c:	0800e45f 	.word	0x0800e45f
 800e440:	0800e475 	.word	0x0800e475
 800e444:	0800e48b 	.word	0x0800e48b
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800e448:	2048      	movs	r0, #72	; 0x48
 800e44a:	f000 f943 	bl	800e6d4 <_LCD_SendData>
			LCD_WIDTH = 240;
 800e44e:	4b17      	ldr	r3, [pc, #92]	; (800e4ac <ILI9341_Set_Rotation+0x94>)
 800e450:	22f0      	movs	r2, #240	; 0xf0
 800e452:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800e454:	4b16      	ldr	r3, [pc, #88]	; (800e4b0 <ILI9341_Set_Rotation+0x98>)
 800e456:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800e45a:	801a      	strh	r2, [r3, #0]
			break;
 800e45c:	e021      	b.n	800e4a2 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800e45e:	2028      	movs	r0, #40	; 0x28
 800e460:	f000 f938 	bl	800e6d4 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800e464:	4b11      	ldr	r3, [pc, #68]	; (800e4ac <ILI9341_Set_Rotation+0x94>)
 800e466:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800e46a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800e46c:	4b10      	ldr	r3, [pc, #64]	; (800e4b0 <ILI9341_Set_Rotation+0x98>)
 800e46e:	22f0      	movs	r2, #240	; 0xf0
 800e470:	801a      	strh	r2, [r3, #0]
			break;
 800e472:	e016      	b.n	800e4a2 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800e474:	2088      	movs	r0, #136	; 0x88
 800e476:	f000 f92d 	bl	800e6d4 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800e47a:	4b0c      	ldr	r3, [pc, #48]	; (800e4ac <ILI9341_Set_Rotation+0x94>)
 800e47c:	22f0      	movs	r2, #240	; 0xf0
 800e47e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800e480:	4b0b      	ldr	r3, [pc, #44]	; (800e4b0 <ILI9341_Set_Rotation+0x98>)
 800e482:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800e486:	801a      	strh	r2, [r3, #0]
			break;
 800e488:	e00b      	b.n	800e4a2 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800e48a:	20e8      	movs	r0, #232	; 0xe8
 800e48c:	f000 f922 	bl	800e6d4 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800e490:	4b06      	ldr	r3, [pc, #24]	; (800e4ac <ILI9341_Set_Rotation+0x94>)
 800e492:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800e496:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800e498:	4b05      	ldr	r3, [pc, #20]	; (800e4b0 <ILI9341_Set_Rotation+0x98>)
 800e49a:	22f0      	movs	r2, #240	; 0xf0
 800e49c:	801a      	strh	r2, [r3, #0]
			break;
 800e49e:	e000      	b.n	800e4a2 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800e4a0:	bf00      	nop
	}
}
 800e4a2:	bf00      	nop
 800e4a4:	3710      	adds	r7, #16
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	20000cb6 	.word	0x20000cb6
 800e4b0:	20000cb4 	.word	0x20000cb4

0800e4b4 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800e4b4:	b480      	push	{r7}
 800e4b6:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800e4b8:	4b05      	ldr	r3, [pc, #20]	; (800e4d0 <_LCD_Enable+0x1c>)
 800e4ba:	695b      	ldr	r3, [r3, #20]
 800e4bc:	4a04      	ldr	r2, [pc, #16]	; (800e4d0 <_LCD_Enable+0x1c>)
 800e4be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e4c2:	6153      	str	r3, [r2, #20]
}
 800e4c4:	bf00      	nop
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4cc:	4770      	bx	lr
 800e4ce:	bf00      	nop
 800e4d0:	48000400 	.word	0x48000400

0800e4d4 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800e4d8:	4b0c      	ldr	r3, [pc, #48]	; (800e50c <_LCD_Reset+0x38>)
 800e4da:	695b      	ldr	r3, [r3, #20]
 800e4dc:	4a0b      	ldr	r2, [pc, #44]	; (800e50c <_LCD_Reset+0x38>)
 800e4de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e4e2:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800e4e4:	20c8      	movs	r0, #200	; 0xc8
 800e4e6:	f7fa f9ad 	bl	8008844 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e4ea:	4b08      	ldr	r3, [pc, #32]	; (800e50c <_LCD_Reset+0x38>)
 800e4ec:	695b      	ldr	r3, [r3, #20]
 800e4ee:	4a07      	ldr	r2, [pc, #28]	; (800e50c <_LCD_Reset+0x38>)
 800e4f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e4f4:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800e4f6:	20c8      	movs	r0, #200	; 0xc8
 800e4f8:	f7fa f9a4 	bl	8008844 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800e4fc:	4b03      	ldr	r3, [pc, #12]	; (800e50c <_LCD_Reset+0x38>)
 800e4fe:	695b      	ldr	r3, [r3, #20]
 800e500:	4a02      	ldr	r2, [pc, #8]	; (800e50c <_LCD_Reset+0x38>)
 800e502:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e506:	6153      	str	r3, [r2, #20]
}
 800e508:	bf00      	nop
 800e50a:	bd80      	pop	{r7, pc}
 800e50c:	48000400 	.word	0x48000400

0800e510 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800e510:	b5b0      	push	{r4, r5, r7, lr}
 800e512:	b08e      	sub	sp, #56	; 0x38
 800e514:	af00      	add	r7, sp, #0
 800e516:	607b      	str	r3, [r7, #4]
 800e518:	4603      	mov	r3, r0
 800e51a:	81fb      	strh	r3, [r7, #14]
 800e51c:	460b      	mov	r3, r1
 800e51e:	81bb      	strh	r3, [r7, #12]
 800e520:	4613      	mov	r3, r2
 800e522:	817b      	strh	r3, [r7, #10]
 800e524:	466b      	mov	r3, sp
 800e526:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800e528:	2300      	movs	r3, #0
 800e52a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	005b      	lsls	r3, r3, #1
 800e530:	4a4d      	ldr	r2, [pc, #308]	; (800e668 <_LCD_Write_Frame+0x158>)
 800e532:	8812      	ldrh	r2, [r2, #0]
 800e534:	4293      	cmp	r3, r2
 800e536:	d202      	bcs.n	800e53e <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e53c:	e002      	b.n	800e544 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800e53e:	4b4a      	ldr	r3, [pc, #296]	; (800e668 <_LCD_Write_Frame+0x158>)
 800e540:	881b      	ldrh	r3, [r3, #0]
 800e542:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800e544:	897b      	ldrh	r3, [r7, #10]
 800e546:	0a1b      	lsrs	r3, r3, #8
 800e548:	b29b      	uxth	r3, r3
 800e54a:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800e54c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e54e:	4603      	mov	r3, r0
 800e550:	3b01      	subs	r3, #1
 800e552:	61bb      	str	r3, [r7, #24]
 800e554:	4601      	mov	r1, r0
 800e556:	f04f 0200 	mov.w	r2, #0
 800e55a:	f04f 0300 	mov.w	r3, #0
 800e55e:	f04f 0400 	mov.w	r4, #0
 800e562:	00d4      	lsls	r4, r2, #3
 800e564:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800e568:	00cb      	lsls	r3, r1, #3
 800e56a:	4601      	mov	r1, r0
 800e56c:	f04f 0200 	mov.w	r2, #0
 800e570:	f04f 0300 	mov.w	r3, #0
 800e574:	f04f 0400 	mov.w	r4, #0
 800e578:	00d4      	lsls	r4, r2, #3
 800e57a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800e57e:	00cb      	lsls	r3, r1, #3
 800e580:	1dc3      	adds	r3, r0, #7
 800e582:	08db      	lsrs	r3, r3, #3
 800e584:	00db      	lsls	r3, r3, #3
 800e586:	ebad 0d03 	sub.w	sp, sp, r3
 800e58a:	466b      	mov	r3, sp
 800e58c:	3300      	adds	r3, #0
 800e58e:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800e590:	2300      	movs	r3, #0
 800e592:	633b      	str	r3, [r7, #48]	; 0x30
 800e594:	e00d      	b.n	800e5b2 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800e596:	697a      	ldr	r2, [r7, #20]
 800e598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e59a:	4413      	add	r3, r2
 800e59c:	7ffa      	ldrb	r2, [r7, #31]
 800e59e:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800e5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5a2:	3301      	adds	r3, #1
 800e5a4:	897a      	ldrh	r2, [r7, #10]
 800e5a6:	b2d1      	uxtb	r1, r2
 800e5a8:	697a      	ldr	r2, [r7, #20]
 800e5aa:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800e5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5ae:	3302      	adds	r3, #2
 800e5b0:	633b      	str	r3, [r7, #48]	; 0x30
 800e5b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5b6:	429a      	cmp	r2, r3
 800e5b8:	d3ed      	bcc.n	800e596 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	005b      	lsls	r3, r3, #1
 800e5be:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800e5c0:	2301      	movs	r3, #1
 800e5c2:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d00d      	beq.n	800e5ea <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800e5ce:	693a      	ldr	r2, [r7, #16]
 800e5d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5d6:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800e5d8:	693b      	ldr	r3, [r7, #16]
 800e5da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e5dc:	fbb3 f2f2 	udiv	r2, r3, r2
 800e5e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e5e2:	fb01 f202 	mul.w	r2, r1, r2
 800e5e6:	1a9b      	subs	r3, r3, r2
 800e5e8:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e5ea:	4b20      	ldr	r3, [pc, #128]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e5ec:	695b      	ldr	r3, [r3, #20]
 800e5ee:	4a1f      	ldr	r2, [pc, #124]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e5f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5f4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e5f6:	4b1d      	ldr	r3, [pc, #116]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e5f8:	695b      	ldr	r3, [r3, #20]
 800e5fa:	4a1c      	ldr	r2, [pc, #112]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e5fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e600:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800e602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e604:	2b00      	cmp	r3, #0
 800e606:	d00f      	beq.n	800e628 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800e608:	2300      	movs	r3, #0
 800e60a:	627b      	str	r3, [r7, #36]	; 0x24
 800e60c:	e008      	b.n	800e620 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800e60e:	6978      	ldr	r0, [r7, #20]
 800e610:	230a      	movs	r3, #10
 800e612:	2200      	movs	r2, #0
 800e614:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e616:	f000 f8c1 	bl	800e79c <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800e61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e61c:	3301      	adds	r3, #1
 800e61e:	627b      	str	r3, [r7, #36]	; 0x24
 800e620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e624:	429a      	cmp	r2, r3
 800e626:	d3f2      	bcc.n	800e60e <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800e628:	6978      	ldr	r0, [r7, #20]
 800e62a:	230a      	movs	r3, #10
 800e62c:	2200      	movs	r2, #0
 800e62e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e630:	f000 f8b4 	bl	800e79c <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800e634:	2300      	movs	r3, #0
 800e636:	623b      	str	r3, [r7, #32]
 800e638:	e008      	b.n	800e64c <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e63a:	4b0c      	ldr	r3, [pc, #48]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e63c:	695b      	ldr	r3, [r3, #20]
 800e63e:	4a0b      	ldr	r2, [pc, #44]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e640:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e644:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800e646:	6a3b      	ldr	r3, [r7, #32]
 800e648:	3301      	adds	r3, #1
 800e64a:	623b      	str	r3, [r7, #32]
 800e64c:	6a3b      	ldr	r3, [r7, #32]
 800e64e:	2b02      	cmp	r3, #2
 800e650:	ddf3      	ble.n	800e63a <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e652:	4b06      	ldr	r3, [pc, #24]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e654:	695b      	ldr	r3, [r3, #20]
 800e656:	4a05      	ldr	r2, [pc, #20]	; (800e66c <_LCD_Write_Frame+0x15c>)
 800e658:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e65c:	6153      	str	r3, [r2, #20]
 800e65e:	46ad      	mov	sp, r5

}
 800e660:	bf00      	nop
 800e662:	3738      	adds	r7, #56	; 0x38
 800e664:	46bd      	mov	sp, r7
 800e666:	bdb0      	pop	{r4, r5, r7, pc}
 800e668:	20000cb8 	.word	0x20000cb8
 800e66c:	48000400 	.word	0x48000400

0800e670 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b084      	sub	sp, #16
 800e674:	af00      	add	r7, sp, #0
 800e676:	4603      	mov	r3, r0
 800e678:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e67a:	4b15      	ldr	r3, [pc, #84]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e67c:	695b      	ldr	r3, [r3, #20]
 800e67e:	4a14      	ldr	r2, [pc, #80]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e680:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e684:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e686:	4b12      	ldr	r3, [pc, #72]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e688:	695b      	ldr	r3, [r3, #20]
 800e68a:	4a11      	ldr	r2, [pc, #68]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e68c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e690:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800e692:	79fb      	ldrb	r3, [r7, #7]
 800e694:	2200      	movs	r2, #0
 800e696:	2100      	movs	r1, #0
 800e698:	4618      	mov	r0, r3
 800e69a:	f000 f84d 	bl	800e738 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800e69e:	2300      	movs	r3, #0
 800e6a0:	60fb      	str	r3, [r7, #12]
 800e6a2:	e008      	b.n	800e6b6 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e6a4:	4b0a      	ldr	r3, [pc, #40]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e6a6:	695b      	ldr	r3, [r3, #20]
 800e6a8:	4a09      	ldr	r2, [pc, #36]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e6aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e6ae:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	60fb      	str	r3, [r7, #12]
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	2b02      	cmp	r3, #2
 800e6ba:	ddf3      	ble.n	800e6a4 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e6bc:	4b04      	ldr	r3, [pc, #16]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e6be:	695b      	ldr	r3, [r3, #20]
 800e6c0:	4a03      	ldr	r2, [pc, #12]	; (800e6d0 <_LCD_SendCommand+0x60>)
 800e6c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6c6:	6153      	str	r3, [r2, #20]
}
 800e6c8:	bf00      	nop
 800e6ca:	3710      	adds	r7, #16
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	bd80      	pop	{r7, pc}
 800e6d0:	48000400 	.word	0x48000400

0800e6d4 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b084      	sub	sp, #16
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	4603      	mov	r3, r0
 800e6dc:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e6de:	4b15      	ldr	r3, [pc, #84]	; (800e734 <_LCD_SendData+0x60>)
 800e6e0:	695b      	ldr	r3, [r3, #20]
 800e6e2:	4a14      	ldr	r2, [pc, #80]	; (800e734 <_LCD_SendData+0x60>)
 800e6e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6e8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e6ea:	4b12      	ldr	r3, [pc, #72]	; (800e734 <_LCD_SendData+0x60>)
 800e6ec:	695b      	ldr	r3, [r3, #20]
 800e6ee:	4a11      	ldr	r2, [pc, #68]	; (800e734 <_LCD_SendData+0x60>)
 800e6f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e6f4:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800e6f6:	79fb      	ldrb	r3, [r7, #7]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	2100      	movs	r1, #0
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	f000 f81b 	bl	800e738 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800e702:	2300      	movs	r3, #0
 800e704:	60fb      	str	r3, [r7, #12]
 800e706:	e008      	b.n	800e71a <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e708:	4b0a      	ldr	r3, [pc, #40]	; (800e734 <_LCD_SendData+0x60>)
 800e70a:	695b      	ldr	r3, [r3, #20]
 800e70c:	4a09      	ldr	r2, [pc, #36]	; (800e734 <_LCD_SendData+0x60>)
 800e70e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e712:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	3301      	adds	r3, #1
 800e718:	60fb      	str	r3, [r7, #12]
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	2b02      	cmp	r3, #2
 800e71e:	ddf3      	ble.n	800e708 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e720:	4b04      	ldr	r3, [pc, #16]	; (800e734 <_LCD_SendData+0x60>)
 800e722:	695b      	ldr	r3, [r3, #20]
 800e724:	4a03      	ldr	r2, [pc, #12]	; (800e734 <_LCD_SendData+0x60>)
 800e726:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e72a:	6153      	str	r3, [r2, #20]
}
 800e72c:	bf00      	nop
 800e72e:	3710      	adds	r7, #16
 800e730:	46bd      	mov	sp, r7
 800e732:	bd80      	pop	{r7, pc}
 800e734:	48000400 	.word	0x48000400

0800e738 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800e738:	b480      	push	{r7}
 800e73a:	b085      	sub	sp, #20
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	4603      	mov	r3, r0
 800e740:	71fb      	strb	r3, [r7, #7]
 800e742:	460b      	mov	r3, r1
 800e744:	71bb      	strb	r3, [r7, #6]
 800e746:	4613      	mov	r3, r2
 800e748:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e74a:	2300      	movs	r3, #0
 800e74c:	60fb      	str	r3, [r7, #12]
 800e74e:	e003      	b.n	800e758 <_SPI_SendByte+0x20>
   		asm("nop");
 800e750:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	3301      	adds	r3, #1
 800e756:	60fb      	str	r3, [r7, #12]
 800e758:	79bb      	ldrb	r3, [r7, #6]
 800e75a:	68fa      	ldr	r2, [r7, #12]
 800e75c:	429a      	cmp	r2, r3
 800e75e:	dbf7      	blt.n	800e750 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800e760:	4b0c      	ldr	r3, [pc, #48]	; (800e794 <_SPI_SendByte+0x5c>)
 800e762:	689b      	ldr	r3, [r3, #8]
 800e764:	f003 0302 	and.w	r3, r3, #2
 800e768:	2b02      	cmp	r3, #2
 800e76a:	d102      	bne.n	800e772 <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800e76c:	4a0a      	ldr	r2, [pc, #40]	; (800e798 <_SPI_SendByte+0x60>)
 800e76e:	79fb      	ldrb	r3, [r7, #7]
 800e770:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800e772:	2300      	movs	r3, #0
 800e774:	60bb      	str	r3, [r7, #8]
 800e776:	e003      	b.n	800e780 <_SPI_SendByte+0x48>
   		asm("nop");
 800e778:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800e77a:	68bb      	ldr	r3, [r7, #8]
 800e77c:	3301      	adds	r3, #1
 800e77e:	60bb      	str	r3, [r7, #8]
 800e780:	797b      	ldrb	r3, [r7, #5]
 800e782:	68ba      	ldr	r2, [r7, #8]
 800e784:	429a      	cmp	r2, r3
 800e786:	dbf7      	blt.n	800e778 <_SPI_SendByte+0x40>

#endif

}
 800e788:	bf00      	nop
 800e78a:	3714      	adds	r7, #20
 800e78c:	46bd      	mov	sp, r7
 800e78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e792:	4770      	bx	lr
 800e794:	40003c00 	.word	0x40003c00
 800e798:	40003c0c 	.word	0x40003c0c

0800e79c <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800e79c:	b480      	push	{r7}
 800e79e:	b089      	sub	sp, #36	; 0x24
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	60f8      	str	r0, [r7, #12]
 800e7a4:	60b9      	str	r1, [r7, #8]
 800e7a6:	4611      	mov	r1, r2
 800e7a8:	461a      	mov	r2, r3
 800e7aa:	460b      	mov	r3, r1
 800e7ac:	71fb      	strb	r3, [r7, #7]
 800e7ae:	4613      	mov	r3, r2
 800e7b0:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	61fb      	str	r3, [r7, #28]
 800e7b6:	e003      	b.n	800e7c0 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800e7b8:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800e7ba:	69fb      	ldr	r3, [r7, #28]
 800e7bc:	3301      	adds	r3, #1
 800e7be:	61fb      	str	r3, [r7, #28]
 800e7c0:	79fb      	ldrb	r3, [r7, #7]
 800e7c2:	69fa      	ldr	r2, [r7, #28]
 800e7c4:	429a      	cmp	r2, r3
 800e7c6:	dbf7      	blt.n	800e7b8 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800e7cc:	e01d      	b.n	800e80a <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800e7ce:	4b1c      	ldr	r3, [pc, #112]	; (800e840 <_SPI_SendByteMultiByte+0xa4>)
 800e7d0:	689b      	ldr	r3, [r3, #8]
 800e7d2:	f003 0302 	and.w	r3, r3, #2
 800e7d6:	2b02      	cmp	r3, #2
 800e7d8:	d117      	bne.n	800e80a <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800e7da:	68bb      	ldr	r3, [r7, #8]
 800e7dc:	2b01      	cmp	r3, #1
 800e7de:	d90a      	bls.n	800e7f6 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800e7e0:	69bb      	ldr	r3, [r7, #24]
 800e7e2:	881a      	ldrh	r2, [r3, #0]
 800e7e4:	4b16      	ldr	r3, [pc, #88]	; (800e840 <_SPI_SendByteMultiByte+0xa4>)
 800e7e6:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800e7e8:	69bb      	ldr	r3, [r7, #24]
 800e7ea:	3302      	adds	r3, #2
 800e7ec:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	3b02      	subs	r3, #2
 800e7f2:	60bb      	str	r3, [r7, #8]
 800e7f4:	e009      	b.n	800e80a <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800e7f6:	4a13      	ldr	r2, [pc, #76]	; (800e844 <_SPI_SendByteMultiByte+0xa8>)
 800e7f8:	69bb      	ldr	r3, [r7, #24]
 800e7fa:	781b      	ldrb	r3, [r3, #0]
 800e7fc:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800e7fe:	69bb      	ldr	r3, [r7, #24]
 800e800:	3301      	adds	r3, #1
 800e802:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	3b01      	subs	r3, #1
 800e808:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800e80a:	68bb      	ldr	r3, [r7, #8]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d1de      	bne.n	800e7ce <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800e810:	4b0b      	ldr	r3, [pc, #44]	; (800e840 <_SPI_SendByteMultiByte+0xa4>)
 800e812:	689b      	ldr	r3, [r3, #8]
 800e814:	4a0a      	ldr	r2, [pc, #40]	; (800e840 <_SPI_SendByteMultiByte+0xa4>)
 800e816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e81a:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800e81c:	2300      	movs	r3, #0
 800e81e:	617b      	str	r3, [r7, #20]
 800e820:	e003      	b.n	800e82a <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800e822:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800e824:	697b      	ldr	r3, [r7, #20]
 800e826:	3301      	adds	r3, #1
 800e828:	617b      	str	r3, [r7, #20]
 800e82a:	79bb      	ldrb	r3, [r7, #6]
 800e82c:	697a      	ldr	r2, [r7, #20]
 800e82e:	429a      	cmp	r2, r3
 800e830:	dbf7      	blt.n	800e822 <_SPI_SendByteMultiByte+0x86>

#endif

}
 800e832:	bf00      	nop
 800e834:	3724      	adds	r7, #36	; 0x24
 800e836:	46bd      	mov	sp, r7
 800e838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83c:	4770      	bx	lr
 800e83e:	bf00      	nop
 800e840:	40003c00 	.word	0x40003c00
 800e844:	40003c0c 	.word	0x40003c0c

0800e848 <__errno>:
 800e848:	4b01      	ldr	r3, [pc, #4]	; (800e850 <__errno+0x8>)
 800e84a:	6818      	ldr	r0, [r3, #0]
 800e84c:	4770      	bx	lr
 800e84e:	bf00      	nop
 800e850:	20001cfc 	.word	0x20001cfc

0800e854 <__libc_init_array>:
 800e854:	b570      	push	{r4, r5, r6, lr}
 800e856:	4e0d      	ldr	r6, [pc, #52]	; (800e88c <__libc_init_array+0x38>)
 800e858:	4c0d      	ldr	r4, [pc, #52]	; (800e890 <__libc_init_array+0x3c>)
 800e85a:	1ba4      	subs	r4, r4, r6
 800e85c:	10a4      	asrs	r4, r4, #2
 800e85e:	2500      	movs	r5, #0
 800e860:	42a5      	cmp	r5, r4
 800e862:	d109      	bne.n	800e878 <__libc_init_array+0x24>
 800e864:	4e0b      	ldr	r6, [pc, #44]	; (800e894 <__libc_init_array+0x40>)
 800e866:	4c0c      	ldr	r4, [pc, #48]	; (800e898 <__libc_init_array+0x44>)
 800e868:	f003 fc88 	bl	801217c <_init>
 800e86c:	1ba4      	subs	r4, r4, r6
 800e86e:	10a4      	asrs	r4, r4, #2
 800e870:	2500      	movs	r5, #0
 800e872:	42a5      	cmp	r5, r4
 800e874:	d105      	bne.n	800e882 <__libc_init_array+0x2e>
 800e876:	bd70      	pop	{r4, r5, r6, pc}
 800e878:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e87c:	4798      	blx	r3
 800e87e:	3501      	adds	r5, #1
 800e880:	e7ee      	b.n	800e860 <__libc_init_array+0xc>
 800e882:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e886:	4798      	blx	r3
 800e888:	3501      	adds	r5, #1
 800e88a:	e7f2      	b.n	800e872 <__libc_init_array+0x1e>
 800e88c:	08013ac8 	.word	0x08013ac8
 800e890:	08013ac8 	.word	0x08013ac8
 800e894:	08013ac8 	.word	0x08013ac8
 800e898:	08013acc 	.word	0x08013acc

0800e89c <memset>:
 800e89c:	4402      	add	r2, r0
 800e89e:	4603      	mov	r3, r0
 800e8a0:	4293      	cmp	r3, r2
 800e8a2:	d100      	bne.n	800e8a6 <memset+0xa>
 800e8a4:	4770      	bx	lr
 800e8a6:	f803 1b01 	strb.w	r1, [r3], #1
 800e8aa:	e7f9      	b.n	800e8a0 <memset+0x4>

0800e8ac <__cvt>:
 800e8ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e8b0:	ec55 4b10 	vmov	r4, r5, d0
 800e8b4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e8b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e8ba:	2d00      	cmp	r5, #0
 800e8bc:	460e      	mov	r6, r1
 800e8be:	4691      	mov	r9, r2
 800e8c0:	4619      	mov	r1, r3
 800e8c2:	bfb8      	it	lt
 800e8c4:	4622      	movlt	r2, r4
 800e8c6:	462b      	mov	r3, r5
 800e8c8:	f027 0720 	bic.w	r7, r7, #32
 800e8cc:	bfbb      	ittet	lt
 800e8ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e8d2:	461d      	movlt	r5, r3
 800e8d4:	2300      	movge	r3, #0
 800e8d6:	232d      	movlt	r3, #45	; 0x2d
 800e8d8:	bfb8      	it	lt
 800e8da:	4614      	movlt	r4, r2
 800e8dc:	2f46      	cmp	r7, #70	; 0x46
 800e8de:	700b      	strb	r3, [r1, #0]
 800e8e0:	d004      	beq.n	800e8ec <__cvt+0x40>
 800e8e2:	2f45      	cmp	r7, #69	; 0x45
 800e8e4:	d100      	bne.n	800e8e8 <__cvt+0x3c>
 800e8e6:	3601      	adds	r6, #1
 800e8e8:	2102      	movs	r1, #2
 800e8ea:	e000      	b.n	800e8ee <__cvt+0x42>
 800e8ec:	2103      	movs	r1, #3
 800e8ee:	ab03      	add	r3, sp, #12
 800e8f0:	9301      	str	r3, [sp, #4]
 800e8f2:	ab02      	add	r3, sp, #8
 800e8f4:	9300      	str	r3, [sp, #0]
 800e8f6:	4632      	mov	r2, r6
 800e8f8:	4653      	mov	r3, sl
 800e8fa:	ec45 4b10 	vmov	d0, r4, r5
 800e8fe:	f000 fe27 	bl	800f550 <_dtoa_r>
 800e902:	2f47      	cmp	r7, #71	; 0x47
 800e904:	4680      	mov	r8, r0
 800e906:	d102      	bne.n	800e90e <__cvt+0x62>
 800e908:	f019 0f01 	tst.w	r9, #1
 800e90c:	d026      	beq.n	800e95c <__cvt+0xb0>
 800e90e:	2f46      	cmp	r7, #70	; 0x46
 800e910:	eb08 0906 	add.w	r9, r8, r6
 800e914:	d111      	bne.n	800e93a <__cvt+0x8e>
 800e916:	f898 3000 	ldrb.w	r3, [r8]
 800e91a:	2b30      	cmp	r3, #48	; 0x30
 800e91c:	d10a      	bne.n	800e934 <__cvt+0x88>
 800e91e:	2200      	movs	r2, #0
 800e920:	2300      	movs	r3, #0
 800e922:	4620      	mov	r0, r4
 800e924:	4629      	mov	r1, r5
 800e926:	f7f2 f8f7 	bl	8000b18 <__aeabi_dcmpeq>
 800e92a:	b918      	cbnz	r0, 800e934 <__cvt+0x88>
 800e92c:	f1c6 0601 	rsb	r6, r6, #1
 800e930:	f8ca 6000 	str.w	r6, [sl]
 800e934:	f8da 3000 	ldr.w	r3, [sl]
 800e938:	4499      	add	r9, r3
 800e93a:	2200      	movs	r2, #0
 800e93c:	2300      	movs	r3, #0
 800e93e:	4620      	mov	r0, r4
 800e940:	4629      	mov	r1, r5
 800e942:	f7f2 f8e9 	bl	8000b18 <__aeabi_dcmpeq>
 800e946:	b938      	cbnz	r0, 800e958 <__cvt+0xac>
 800e948:	2230      	movs	r2, #48	; 0x30
 800e94a:	9b03      	ldr	r3, [sp, #12]
 800e94c:	454b      	cmp	r3, r9
 800e94e:	d205      	bcs.n	800e95c <__cvt+0xb0>
 800e950:	1c59      	adds	r1, r3, #1
 800e952:	9103      	str	r1, [sp, #12]
 800e954:	701a      	strb	r2, [r3, #0]
 800e956:	e7f8      	b.n	800e94a <__cvt+0x9e>
 800e958:	f8cd 900c 	str.w	r9, [sp, #12]
 800e95c:	9b03      	ldr	r3, [sp, #12]
 800e95e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e960:	eba3 0308 	sub.w	r3, r3, r8
 800e964:	4640      	mov	r0, r8
 800e966:	6013      	str	r3, [r2, #0]
 800e968:	b004      	add	sp, #16
 800e96a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e96e <__exponent>:
 800e96e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e970:	2900      	cmp	r1, #0
 800e972:	4604      	mov	r4, r0
 800e974:	bfba      	itte	lt
 800e976:	4249      	neglt	r1, r1
 800e978:	232d      	movlt	r3, #45	; 0x2d
 800e97a:	232b      	movge	r3, #43	; 0x2b
 800e97c:	2909      	cmp	r1, #9
 800e97e:	f804 2b02 	strb.w	r2, [r4], #2
 800e982:	7043      	strb	r3, [r0, #1]
 800e984:	dd20      	ble.n	800e9c8 <__exponent+0x5a>
 800e986:	f10d 0307 	add.w	r3, sp, #7
 800e98a:	461f      	mov	r7, r3
 800e98c:	260a      	movs	r6, #10
 800e98e:	fb91 f5f6 	sdiv	r5, r1, r6
 800e992:	fb06 1115 	mls	r1, r6, r5, r1
 800e996:	3130      	adds	r1, #48	; 0x30
 800e998:	2d09      	cmp	r5, #9
 800e99a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e99e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800e9a2:	4629      	mov	r1, r5
 800e9a4:	dc09      	bgt.n	800e9ba <__exponent+0x4c>
 800e9a6:	3130      	adds	r1, #48	; 0x30
 800e9a8:	3b02      	subs	r3, #2
 800e9aa:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e9ae:	42bb      	cmp	r3, r7
 800e9b0:	4622      	mov	r2, r4
 800e9b2:	d304      	bcc.n	800e9be <__exponent+0x50>
 800e9b4:	1a10      	subs	r0, r2, r0
 800e9b6:	b003      	add	sp, #12
 800e9b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9ba:	4613      	mov	r3, r2
 800e9bc:	e7e7      	b.n	800e98e <__exponent+0x20>
 800e9be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9c2:	f804 2b01 	strb.w	r2, [r4], #1
 800e9c6:	e7f2      	b.n	800e9ae <__exponent+0x40>
 800e9c8:	2330      	movs	r3, #48	; 0x30
 800e9ca:	4419      	add	r1, r3
 800e9cc:	7083      	strb	r3, [r0, #2]
 800e9ce:	1d02      	adds	r2, r0, #4
 800e9d0:	70c1      	strb	r1, [r0, #3]
 800e9d2:	e7ef      	b.n	800e9b4 <__exponent+0x46>

0800e9d4 <_printf_float>:
 800e9d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9d8:	b08d      	sub	sp, #52	; 0x34
 800e9da:	460c      	mov	r4, r1
 800e9dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e9e0:	4616      	mov	r6, r2
 800e9e2:	461f      	mov	r7, r3
 800e9e4:	4605      	mov	r5, r0
 800e9e6:	f001 fce5 	bl	80103b4 <_localeconv_r>
 800e9ea:	6803      	ldr	r3, [r0, #0]
 800e9ec:	9304      	str	r3, [sp, #16]
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	f7f1 fc16 	bl	8000220 <strlen>
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	930a      	str	r3, [sp, #40]	; 0x28
 800e9f8:	f8d8 3000 	ldr.w	r3, [r8]
 800e9fc:	9005      	str	r0, [sp, #20]
 800e9fe:	3307      	adds	r3, #7
 800ea00:	f023 0307 	bic.w	r3, r3, #7
 800ea04:	f103 0208 	add.w	r2, r3, #8
 800ea08:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ea0c:	f8d4 b000 	ldr.w	fp, [r4]
 800ea10:	f8c8 2000 	str.w	r2, [r8]
 800ea14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea18:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ea1c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ea20:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ea24:	9307      	str	r3, [sp, #28]
 800ea26:	f8cd 8018 	str.w	r8, [sp, #24]
 800ea2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ea2e:	4ba7      	ldr	r3, [pc, #668]	; (800eccc <_printf_float+0x2f8>)
 800ea30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea34:	f7f2 f8a2 	bl	8000b7c <__aeabi_dcmpun>
 800ea38:	bb70      	cbnz	r0, 800ea98 <_printf_float+0xc4>
 800ea3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ea3e:	4ba3      	ldr	r3, [pc, #652]	; (800eccc <_printf_float+0x2f8>)
 800ea40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea44:	f7f2 f87c 	bl	8000b40 <__aeabi_dcmple>
 800ea48:	bb30      	cbnz	r0, 800ea98 <_printf_float+0xc4>
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	4640      	mov	r0, r8
 800ea50:	4649      	mov	r1, r9
 800ea52:	f7f2 f86b 	bl	8000b2c <__aeabi_dcmplt>
 800ea56:	b110      	cbz	r0, 800ea5e <_printf_float+0x8a>
 800ea58:	232d      	movs	r3, #45	; 0x2d
 800ea5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea5e:	4a9c      	ldr	r2, [pc, #624]	; (800ecd0 <_printf_float+0x2fc>)
 800ea60:	4b9c      	ldr	r3, [pc, #624]	; (800ecd4 <_printf_float+0x300>)
 800ea62:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ea66:	bf8c      	ite	hi
 800ea68:	4690      	movhi	r8, r2
 800ea6a:	4698      	movls	r8, r3
 800ea6c:	2303      	movs	r3, #3
 800ea6e:	f02b 0204 	bic.w	r2, fp, #4
 800ea72:	6123      	str	r3, [r4, #16]
 800ea74:	6022      	str	r2, [r4, #0]
 800ea76:	f04f 0900 	mov.w	r9, #0
 800ea7a:	9700      	str	r7, [sp, #0]
 800ea7c:	4633      	mov	r3, r6
 800ea7e:	aa0b      	add	r2, sp, #44	; 0x2c
 800ea80:	4621      	mov	r1, r4
 800ea82:	4628      	mov	r0, r5
 800ea84:	f000 f9e6 	bl	800ee54 <_printf_common>
 800ea88:	3001      	adds	r0, #1
 800ea8a:	f040 808d 	bne.w	800eba8 <_printf_float+0x1d4>
 800ea8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ea92:	b00d      	add	sp, #52	; 0x34
 800ea94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea98:	4642      	mov	r2, r8
 800ea9a:	464b      	mov	r3, r9
 800ea9c:	4640      	mov	r0, r8
 800ea9e:	4649      	mov	r1, r9
 800eaa0:	f7f2 f86c 	bl	8000b7c <__aeabi_dcmpun>
 800eaa4:	b110      	cbz	r0, 800eaac <_printf_float+0xd8>
 800eaa6:	4a8c      	ldr	r2, [pc, #560]	; (800ecd8 <_printf_float+0x304>)
 800eaa8:	4b8c      	ldr	r3, [pc, #560]	; (800ecdc <_printf_float+0x308>)
 800eaaa:	e7da      	b.n	800ea62 <_printf_float+0x8e>
 800eaac:	6861      	ldr	r1, [r4, #4]
 800eaae:	1c4b      	adds	r3, r1, #1
 800eab0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800eab4:	a80a      	add	r0, sp, #40	; 0x28
 800eab6:	d13e      	bne.n	800eb36 <_printf_float+0x162>
 800eab8:	2306      	movs	r3, #6
 800eaba:	6063      	str	r3, [r4, #4]
 800eabc:	2300      	movs	r3, #0
 800eabe:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800eac2:	ab09      	add	r3, sp, #36	; 0x24
 800eac4:	9300      	str	r3, [sp, #0]
 800eac6:	ec49 8b10 	vmov	d0, r8, r9
 800eaca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800eace:	6022      	str	r2, [r4, #0]
 800ead0:	f8cd a004 	str.w	sl, [sp, #4]
 800ead4:	6861      	ldr	r1, [r4, #4]
 800ead6:	4628      	mov	r0, r5
 800ead8:	f7ff fee8 	bl	800e8ac <__cvt>
 800eadc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800eae0:	2b47      	cmp	r3, #71	; 0x47
 800eae2:	4680      	mov	r8, r0
 800eae4:	d109      	bne.n	800eafa <_printf_float+0x126>
 800eae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eae8:	1cd8      	adds	r0, r3, #3
 800eaea:	db02      	blt.n	800eaf2 <_printf_float+0x11e>
 800eaec:	6862      	ldr	r2, [r4, #4]
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	dd47      	ble.n	800eb82 <_printf_float+0x1ae>
 800eaf2:	f1aa 0a02 	sub.w	sl, sl, #2
 800eaf6:	fa5f fa8a 	uxtb.w	sl, sl
 800eafa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800eafe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb00:	d824      	bhi.n	800eb4c <_printf_float+0x178>
 800eb02:	3901      	subs	r1, #1
 800eb04:	4652      	mov	r2, sl
 800eb06:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800eb0a:	9109      	str	r1, [sp, #36]	; 0x24
 800eb0c:	f7ff ff2f 	bl	800e96e <__exponent>
 800eb10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb12:	1813      	adds	r3, r2, r0
 800eb14:	2a01      	cmp	r2, #1
 800eb16:	4681      	mov	r9, r0
 800eb18:	6123      	str	r3, [r4, #16]
 800eb1a:	dc02      	bgt.n	800eb22 <_printf_float+0x14e>
 800eb1c:	6822      	ldr	r2, [r4, #0]
 800eb1e:	07d1      	lsls	r1, r2, #31
 800eb20:	d501      	bpl.n	800eb26 <_printf_float+0x152>
 800eb22:	3301      	adds	r3, #1
 800eb24:	6123      	str	r3, [r4, #16]
 800eb26:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d0a5      	beq.n	800ea7a <_printf_float+0xa6>
 800eb2e:	232d      	movs	r3, #45	; 0x2d
 800eb30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eb34:	e7a1      	b.n	800ea7a <_printf_float+0xa6>
 800eb36:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800eb3a:	f000 8177 	beq.w	800ee2c <_printf_float+0x458>
 800eb3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800eb42:	d1bb      	bne.n	800eabc <_printf_float+0xe8>
 800eb44:	2900      	cmp	r1, #0
 800eb46:	d1b9      	bne.n	800eabc <_printf_float+0xe8>
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e7b6      	b.n	800eaba <_printf_float+0xe6>
 800eb4c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800eb50:	d119      	bne.n	800eb86 <_printf_float+0x1b2>
 800eb52:	2900      	cmp	r1, #0
 800eb54:	6863      	ldr	r3, [r4, #4]
 800eb56:	dd0c      	ble.n	800eb72 <_printf_float+0x19e>
 800eb58:	6121      	str	r1, [r4, #16]
 800eb5a:	b913      	cbnz	r3, 800eb62 <_printf_float+0x18e>
 800eb5c:	6822      	ldr	r2, [r4, #0]
 800eb5e:	07d2      	lsls	r2, r2, #31
 800eb60:	d502      	bpl.n	800eb68 <_printf_float+0x194>
 800eb62:	3301      	adds	r3, #1
 800eb64:	440b      	add	r3, r1
 800eb66:	6123      	str	r3, [r4, #16]
 800eb68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb6a:	65a3      	str	r3, [r4, #88]	; 0x58
 800eb6c:	f04f 0900 	mov.w	r9, #0
 800eb70:	e7d9      	b.n	800eb26 <_printf_float+0x152>
 800eb72:	b913      	cbnz	r3, 800eb7a <_printf_float+0x1a6>
 800eb74:	6822      	ldr	r2, [r4, #0]
 800eb76:	07d0      	lsls	r0, r2, #31
 800eb78:	d501      	bpl.n	800eb7e <_printf_float+0x1aa>
 800eb7a:	3302      	adds	r3, #2
 800eb7c:	e7f3      	b.n	800eb66 <_printf_float+0x192>
 800eb7e:	2301      	movs	r3, #1
 800eb80:	e7f1      	b.n	800eb66 <_printf_float+0x192>
 800eb82:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800eb86:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800eb8a:	4293      	cmp	r3, r2
 800eb8c:	db05      	blt.n	800eb9a <_printf_float+0x1c6>
 800eb8e:	6822      	ldr	r2, [r4, #0]
 800eb90:	6123      	str	r3, [r4, #16]
 800eb92:	07d1      	lsls	r1, r2, #31
 800eb94:	d5e8      	bpl.n	800eb68 <_printf_float+0x194>
 800eb96:	3301      	adds	r3, #1
 800eb98:	e7e5      	b.n	800eb66 <_printf_float+0x192>
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	bfd4      	ite	le
 800eb9e:	f1c3 0302 	rsble	r3, r3, #2
 800eba2:	2301      	movgt	r3, #1
 800eba4:	4413      	add	r3, r2
 800eba6:	e7de      	b.n	800eb66 <_printf_float+0x192>
 800eba8:	6823      	ldr	r3, [r4, #0]
 800ebaa:	055a      	lsls	r2, r3, #21
 800ebac:	d407      	bmi.n	800ebbe <_printf_float+0x1ea>
 800ebae:	6923      	ldr	r3, [r4, #16]
 800ebb0:	4642      	mov	r2, r8
 800ebb2:	4631      	mov	r1, r6
 800ebb4:	4628      	mov	r0, r5
 800ebb6:	47b8      	blx	r7
 800ebb8:	3001      	adds	r0, #1
 800ebba:	d12b      	bne.n	800ec14 <_printf_float+0x240>
 800ebbc:	e767      	b.n	800ea8e <_printf_float+0xba>
 800ebbe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ebc2:	f240 80dc 	bls.w	800ed7e <_printf_float+0x3aa>
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	2300      	movs	r3, #0
 800ebca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ebce:	f7f1 ffa3 	bl	8000b18 <__aeabi_dcmpeq>
 800ebd2:	2800      	cmp	r0, #0
 800ebd4:	d033      	beq.n	800ec3e <_printf_float+0x26a>
 800ebd6:	2301      	movs	r3, #1
 800ebd8:	4a41      	ldr	r2, [pc, #260]	; (800ece0 <_printf_float+0x30c>)
 800ebda:	4631      	mov	r1, r6
 800ebdc:	4628      	mov	r0, r5
 800ebde:	47b8      	blx	r7
 800ebe0:	3001      	adds	r0, #1
 800ebe2:	f43f af54 	beq.w	800ea8e <_printf_float+0xba>
 800ebe6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ebea:	429a      	cmp	r2, r3
 800ebec:	db02      	blt.n	800ebf4 <_printf_float+0x220>
 800ebee:	6823      	ldr	r3, [r4, #0]
 800ebf0:	07d8      	lsls	r0, r3, #31
 800ebf2:	d50f      	bpl.n	800ec14 <_printf_float+0x240>
 800ebf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ebf8:	4631      	mov	r1, r6
 800ebfa:	4628      	mov	r0, r5
 800ebfc:	47b8      	blx	r7
 800ebfe:	3001      	adds	r0, #1
 800ec00:	f43f af45 	beq.w	800ea8e <_printf_float+0xba>
 800ec04:	f04f 0800 	mov.w	r8, #0
 800ec08:	f104 091a 	add.w	r9, r4, #26
 800ec0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec0e:	3b01      	subs	r3, #1
 800ec10:	4543      	cmp	r3, r8
 800ec12:	dc09      	bgt.n	800ec28 <_printf_float+0x254>
 800ec14:	6823      	ldr	r3, [r4, #0]
 800ec16:	079b      	lsls	r3, r3, #30
 800ec18:	f100 8103 	bmi.w	800ee22 <_printf_float+0x44e>
 800ec1c:	68e0      	ldr	r0, [r4, #12]
 800ec1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec20:	4298      	cmp	r0, r3
 800ec22:	bfb8      	it	lt
 800ec24:	4618      	movlt	r0, r3
 800ec26:	e734      	b.n	800ea92 <_printf_float+0xbe>
 800ec28:	2301      	movs	r3, #1
 800ec2a:	464a      	mov	r2, r9
 800ec2c:	4631      	mov	r1, r6
 800ec2e:	4628      	mov	r0, r5
 800ec30:	47b8      	blx	r7
 800ec32:	3001      	adds	r0, #1
 800ec34:	f43f af2b 	beq.w	800ea8e <_printf_float+0xba>
 800ec38:	f108 0801 	add.w	r8, r8, #1
 800ec3c:	e7e6      	b.n	800ec0c <_printf_float+0x238>
 800ec3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	dc2b      	bgt.n	800ec9c <_printf_float+0x2c8>
 800ec44:	2301      	movs	r3, #1
 800ec46:	4a26      	ldr	r2, [pc, #152]	; (800ece0 <_printf_float+0x30c>)
 800ec48:	4631      	mov	r1, r6
 800ec4a:	4628      	mov	r0, r5
 800ec4c:	47b8      	blx	r7
 800ec4e:	3001      	adds	r0, #1
 800ec50:	f43f af1d 	beq.w	800ea8e <_printf_float+0xba>
 800ec54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec56:	b923      	cbnz	r3, 800ec62 <_printf_float+0x28e>
 800ec58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec5a:	b913      	cbnz	r3, 800ec62 <_printf_float+0x28e>
 800ec5c:	6823      	ldr	r3, [r4, #0]
 800ec5e:	07d9      	lsls	r1, r3, #31
 800ec60:	d5d8      	bpl.n	800ec14 <_printf_float+0x240>
 800ec62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec66:	4631      	mov	r1, r6
 800ec68:	4628      	mov	r0, r5
 800ec6a:	47b8      	blx	r7
 800ec6c:	3001      	adds	r0, #1
 800ec6e:	f43f af0e 	beq.w	800ea8e <_printf_float+0xba>
 800ec72:	f04f 0900 	mov.w	r9, #0
 800ec76:	f104 0a1a 	add.w	sl, r4, #26
 800ec7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec7c:	425b      	negs	r3, r3
 800ec7e:	454b      	cmp	r3, r9
 800ec80:	dc01      	bgt.n	800ec86 <_printf_float+0x2b2>
 800ec82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec84:	e794      	b.n	800ebb0 <_printf_float+0x1dc>
 800ec86:	2301      	movs	r3, #1
 800ec88:	4652      	mov	r2, sl
 800ec8a:	4631      	mov	r1, r6
 800ec8c:	4628      	mov	r0, r5
 800ec8e:	47b8      	blx	r7
 800ec90:	3001      	adds	r0, #1
 800ec92:	f43f aefc 	beq.w	800ea8e <_printf_float+0xba>
 800ec96:	f109 0901 	add.w	r9, r9, #1
 800ec9a:	e7ee      	b.n	800ec7a <_printf_float+0x2a6>
 800ec9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eca0:	429a      	cmp	r2, r3
 800eca2:	bfa8      	it	ge
 800eca4:	461a      	movge	r2, r3
 800eca6:	2a00      	cmp	r2, #0
 800eca8:	4691      	mov	r9, r2
 800ecaa:	dd07      	ble.n	800ecbc <_printf_float+0x2e8>
 800ecac:	4613      	mov	r3, r2
 800ecae:	4631      	mov	r1, r6
 800ecb0:	4642      	mov	r2, r8
 800ecb2:	4628      	mov	r0, r5
 800ecb4:	47b8      	blx	r7
 800ecb6:	3001      	adds	r0, #1
 800ecb8:	f43f aee9 	beq.w	800ea8e <_printf_float+0xba>
 800ecbc:	f104 031a 	add.w	r3, r4, #26
 800ecc0:	f04f 0b00 	mov.w	fp, #0
 800ecc4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ecc8:	9306      	str	r3, [sp, #24]
 800ecca:	e015      	b.n	800ecf8 <_printf_float+0x324>
 800eccc:	7fefffff 	.word	0x7fefffff
 800ecd0:	080137c4 	.word	0x080137c4
 800ecd4:	080137c0 	.word	0x080137c0
 800ecd8:	080137cc 	.word	0x080137cc
 800ecdc:	080137c8 	.word	0x080137c8
 800ece0:	080137d0 	.word	0x080137d0
 800ece4:	2301      	movs	r3, #1
 800ece6:	9a06      	ldr	r2, [sp, #24]
 800ece8:	4631      	mov	r1, r6
 800ecea:	4628      	mov	r0, r5
 800ecec:	47b8      	blx	r7
 800ecee:	3001      	adds	r0, #1
 800ecf0:	f43f aecd 	beq.w	800ea8e <_printf_float+0xba>
 800ecf4:	f10b 0b01 	add.w	fp, fp, #1
 800ecf8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ecfc:	ebaa 0309 	sub.w	r3, sl, r9
 800ed00:	455b      	cmp	r3, fp
 800ed02:	dcef      	bgt.n	800ece4 <_printf_float+0x310>
 800ed04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed08:	429a      	cmp	r2, r3
 800ed0a:	44d0      	add	r8, sl
 800ed0c:	db15      	blt.n	800ed3a <_printf_float+0x366>
 800ed0e:	6823      	ldr	r3, [r4, #0]
 800ed10:	07da      	lsls	r2, r3, #31
 800ed12:	d412      	bmi.n	800ed3a <_printf_float+0x366>
 800ed14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed16:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed18:	eba3 020a 	sub.w	r2, r3, sl
 800ed1c:	eba3 0a01 	sub.w	sl, r3, r1
 800ed20:	4592      	cmp	sl, r2
 800ed22:	bfa8      	it	ge
 800ed24:	4692      	movge	sl, r2
 800ed26:	f1ba 0f00 	cmp.w	sl, #0
 800ed2a:	dc0e      	bgt.n	800ed4a <_printf_float+0x376>
 800ed2c:	f04f 0800 	mov.w	r8, #0
 800ed30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ed34:	f104 091a 	add.w	r9, r4, #26
 800ed38:	e019      	b.n	800ed6e <_printf_float+0x39a>
 800ed3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed3e:	4631      	mov	r1, r6
 800ed40:	4628      	mov	r0, r5
 800ed42:	47b8      	blx	r7
 800ed44:	3001      	adds	r0, #1
 800ed46:	d1e5      	bne.n	800ed14 <_printf_float+0x340>
 800ed48:	e6a1      	b.n	800ea8e <_printf_float+0xba>
 800ed4a:	4653      	mov	r3, sl
 800ed4c:	4642      	mov	r2, r8
 800ed4e:	4631      	mov	r1, r6
 800ed50:	4628      	mov	r0, r5
 800ed52:	47b8      	blx	r7
 800ed54:	3001      	adds	r0, #1
 800ed56:	d1e9      	bne.n	800ed2c <_printf_float+0x358>
 800ed58:	e699      	b.n	800ea8e <_printf_float+0xba>
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	464a      	mov	r2, r9
 800ed5e:	4631      	mov	r1, r6
 800ed60:	4628      	mov	r0, r5
 800ed62:	47b8      	blx	r7
 800ed64:	3001      	adds	r0, #1
 800ed66:	f43f ae92 	beq.w	800ea8e <_printf_float+0xba>
 800ed6a:	f108 0801 	add.w	r8, r8, #1
 800ed6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed72:	1a9b      	subs	r3, r3, r2
 800ed74:	eba3 030a 	sub.w	r3, r3, sl
 800ed78:	4543      	cmp	r3, r8
 800ed7a:	dcee      	bgt.n	800ed5a <_printf_float+0x386>
 800ed7c:	e74a      	b.n	800ec14 <_printf_float+0x240>
 800ed7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed80:	2a01      	cmp	r2, #1
 800ed82:	dc01      	bgt.n	800ed88 <_printf_float+0x3b4>
 800ed84:	07db      	lsls	r3, r3, #31
 800ed86:	d53a      	bpl.n	800edfe <_printf_float+0x42a>
 800ed88:	2301      	movs	r3, #1
 800ed8a:	4642      	mov	r2, r8
 800ed8c:	4631      	mov	r1, r6
 800ed8e:	4628      	mov	r0, r5
 800ed90:	47b8      	blx	r7
 800ed92:	3001      	adds	r0, #1
 800ed94:	f43f ae7b 	beq.w	800ea8e <_printf_float+0xba>
 800ed98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed9c:	4631      	mov	r1, r6
 800ed9e:	4628      	mov	r0, r5
 800eda0:	47b8      	blx	r7
 800eda2:	3001      	adds	r0, #1
 800eda4:	f108 0801 	add.w	r8, r8, #1
 800eda8:	f43f ae71 	beq.w	800ea8e <_printf_float+0xba>
 800edac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edae:	2200      	movs	r2, #0
 800edb0:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800edb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800edb8:	2300      	movs	r3, #0
 800edba:	f7f1 fead 	bl	8000b18 <__aeabi_dcmpeq>
 800edbe:	b9c8      	cbnz	r0, 800edf4 <_printf_float+0x420>
 800edc0:	4653      	mov	r3, sl
 800edc2:	4642      	mov	r2, r8
 800edc4:	4631      	mov	r1, r6
 800edc6:	4628      	mov	r0, r5
 800edc8:	47b8      	blx	r7
 800edca:	3001      	adds	r0, #1
 800edcc:	d10e      	bne.n	800edec <_printf_float+0x418>
 800edce:	e65e      	b.n	800ea8e <_printf_float+0xba>
 800edd0:	2301      	movs	r3, #1
 800edd2:	4652      	mov	r2, sl
 800edd4:	4631      	mov	r1, r6
 800edd6:	4628      	mov	r0, r5
 800edd8:	47b8      	blx	r7
 800edda:	3001      	adds	r0, #1
 800eddc:	f43f ae57 	beq.w	800ea8e <_printf_float+0xba>
 800ede0:	f108 0801 	add.w	r8, r8, #1
 800ede4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ede6:	3b01      	subs	r3, #1
 800ede8:	4543      	cmp	r3, r8
 800edea:	dcf1      	bgt.n	800edd0 <_printf_float+0x3fc>
 800edec:	464b      	mov	r3, r9
 800edee:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800edf2:	e6de      	b.n	800ebb2 <_printf_float+0x1de>
 800edf4:	f04f 0800 	mov.w	r8, #0
 800edf8:	f104 0a1a 	add.w	sl, r4, #26
 800edfc:	e7f2      	b.n	800ede4 <_printf_float+0x410>
 800edfe:	2301      	movs	r3, #1
 800ee00:	e7df      	b.n	800edc2 <_printf_float+0x3ee>
 800ee02:	2301      	movs	r3, #1
 800ee04:	464a      	mov	r2, r9
 800ee06:	4631      	mov	r1, r6
 800ee08:	4628      	mov	r0, r5
 800ee0a:	47b8      	blx	r7
 800ee0c:	3001      	adds	r0, #1
 800ee0e:	f43f ae3e 	beq.w	800ea8e <_printf_float+0xba>
 800ee12:	f108 0801 	add.w	r8, r8, #1
 800ee16:	68e3      	ldr	r3, [r4, #12]
 800ee18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ee1a:	1a9b      	subs	r3, r3, r2
 800ee1c:	4543      	cmp	r3, r8
 800ee1e:	dcf0      	bgt.n	800ee02 <_printf_float+0x42e>
 800ee20:	e6fc      	b.n	800ec1c <_printf_float+0x248>
 800ee22:	f04f 0800 	mov.w	r8, #0
 800ee26:	f104 0919 	add.w	r9, r4, #25
 800ee2a:	e7f4      	b.n	800ee16 <_printf_float+0x442>
 800ee2c:	2900      	cmp	r1, #0
 800ee2e:	f43f ae8b 	beq.w	800eb48 <_printf_float+0x174>
 800ee32:	2300      	movs	r3, #0
 800ee34:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ee38:	ab09      	add	r3, sp, #36	; 0x24
 800ee3a:	9300      	str	r3, [sp, #0]
 800ee3c:	ec49 8b10 	vmov	d0, r8, r9
 800ee40:	6022      	str	r2, [r4, #0]
 800ee42:	f8cd a004 	str.w	sl, [sp, #4]
 800ee46:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ee4a:	4628      	mov	r0, r5
 800ee4c:	f7ff fd2e 	bl	800e8ac <__cvt>
 800ee50:	4680      	mov	r8, r0
 800ee52:	e648      	b.n	800eae6 <_printf_float+0x112>

0800ee54 <_printf_common>:
 800ee54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee58:	4691      	mov	r9, r2
 800ee5a:	461f      	mov	r7, r3
 800ee5c:	688a      	ldr	r2, [r1, #8]
 800ee5e:	690b      	ldr	r3, [r1, #16]
 800ee60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ee64:	4293      	cmp	r3, r2
 800ee66:	bfb8      	it	lt
 800ee68:	4613      	movlt	r3, r2
 800ee6a:	f8c9 3000 	str.w	r3, [r9]
 800ee6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ee72:	4606      	mov	r6, r0
 800ee74:	460c      	mov	r4, r1
 800ee76:	b112      	cbz	r2, 800ee7e <_printf_common+0x2a>
 800ee78:	3301      	adds	r3, #1
 800ee7a:	f8c9 3000 	str.w	r3, [r9]
 800ee7e:	6823      	ldr	r3, [r4, #0]
 800ee80:	0699      	lsls	r1, r3, #26
 800ee82:	bf42      	ittt	mi
 800ee84:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ee88:	3302      	addmi	r3, #2
 800ee8a:	f8c9 3000 	strmi.w	r3, [r9]
 800ee8e:	6825      	ldr	r5, [r4, #0]
 800ee90:	f015 0506 	ands.w	r5, r5, #6
 800ee94:	d107      	bne.n	800eea6 <_printf_common+0x52>
 800ee96:	f104 0a19 	add.w	sl, r4, #25
 800ee9a:	68e3      	ldr	r3, [r4, #12]
 800ee9c:	f8d9 2000 	ldr.w	r2, [r9]
 800eea0:	1a9b      	subs	r3, r3, r2
 800eea2:	42ab      	cmp	r3, r5
 800eea4:	dc28      	bgt.n	800eef8 <_printf_common+0xa4>
 800eea6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800eeaa:	6822      	ldr	r2, [r4, #0]
 800eeac:	3300      	adds	r3, #0
 800eeae:	bf18      	it	ne
 800eeb0:	2301      	movne	r3, #1
 800eeb2:	0692      	lsls	r2, r2, #26
 800eeb4:	d42d      	bmi.n	800ef12 <_printf_common+0xbe>
 800eeb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eeba:	4639      	mov	r1, r7
 800eebc:	4630      	mov	r0, r6
 800eebe:	47c0      	blx	r8
 800eec0:	3001      	adds	r0, #1
 800eec2:	d020      	beq.n	800ef06 <_printf_common+0xb2>
 800eec4:	6823      	ldr	r3, [r4, #0]
 800eec6:	68e5      	ldr	r5, [r4, #12]
 800eec8:	f8d9 2000 	ldr.w	r2, [r9]
 800eecc:	f003 0306 	and.w	r3, r3, #6
 800eed0:	2b04      	cmp	r3, #4
 800eed2:	bf08      	it	eq
 800eed4:	1aad      	subeq	r5, r5, r2
 800eed6:	68a3      	ldr	r3, [r4, #8]
 800eed8:	6922      	ldr	r2, [r4, #16]
 800eeda:	bf0c      	ite	eq
 800eedc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eee0:	2500      	movne	r5, #0
 800eee2:	4293      	cmp	r3, r2
 800eee4:	bfc4      	itt	gt
 800eee6:	1a9b      	subgt	r3, r3, r2
 800eee8:	18ed      	addgt	r5, r5, r3
 800eeea:	f04f 0900 	mov.w	r9, #0
 800eeee:	341a      	adds	r4, #26
 800eef0:	454d      	cmp	r5, r9
 800eef2:	d11a      	bne.n	800ef2a <_printf_common+0xd6>
 800eef4:	2000      	movs	r0, #0
 800eef6:	e008      	b.n	800ef0a <_printf_common+0xb6>
 800eef8:	2301      	movs	r3, #1
 800eefa:	4652      	mov	r2, sl
 800eefc:	4639      	mov	r1, r7
 800eefe:	4630      	mov	r0, r6
 800ef00:	47c0      	blx	r8
 800ef02:	3001      	adds	r0, #1
 800ef04:	d103      	bne.n	800ef0e <_printf_common+0xba>
 800ef06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ef0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef0e:	3501      	adds	r5, #1
 800ef10:	e7c3      	b.n	800ee9a <_printf_common+0x46>
 800ef12:	18e1      	adds	r1, r4, r3
 800ef14:	1c5a      	adds	r2, r3, #1
 800ef16:	2030      	movs	r0, #48	; 0x30
 800ef18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ef1c:	4422      	add	r2, r4
 800ef1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ef22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ef26:	3302      	adds	r3, #2
 800ef28:	e7c5      	b.n	800eeb6 <_printf_common+0x62>
 800ef2a:	2301      	movs	r3, #1
 800ef2c:	4622      	mov	r2, r4
 800ef2e:	4639      	mov	r1, r7
 800ef30:	4630      	mov	r0, r6
 800ef32:	47c0      	blx	r8
 800ef34:	3001      	adds	r0, #1
 800ef36:	d0e6      	beq.n	800ef06 <_printf_common+0xb2>
 800ef38:	f109 0901 	add.w	r9, r9, #1
 800ef3c:	e7d8      	b.n	800eef0 <_printf_common+0x9c>
	...

0800ef40 <_printf_i>:
 800ef40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef44:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ef48:	460c      	mov	r4, r1
 800ef4a:	7e09      	ldrb	r1, [r1, #24]
 800ef4c:	b085      	sub	sp, #20
 800ef4e:	296e      	cmp	r1, #110	; 0x6e
 800ef50:	4617      	mov	r7, r2
 800ef52:	4606      	mov	r6, r0
 800ef54:	4698      	mov	r8, r3
 800ef56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ef58:	f000 80b3 	beq.w	800f0c2 <_printf_i+0x182>
 800ef5c:	d822      	bhi.n	800efa4 <_printf_i+0x64>
 800ef5e:	2963      	cmp	r1, #99	; 0x63
 800ef60:	d036      	beq.n	800efd0 <_printf_i+0x90>
 800ef62:	d80a      	bhi.n	800ef7a <_printf_i+0x3a>
 800ef64:	2900      	cmp	r1, #0
 800ef66:	f000 80b9 	beq.w	800f0dc <_printf_i+0x19c>
 800ef6a:	2958      	cmp	r1, #88	; 0x58
 800ef6c:	f000 8083 	beq.w	800f076 <_printf_i+0x136>
 800ef70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ef74:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ef78:	e032      	b.n	800efe0 <_printf_i+0xa0>
 800ef7a:	2964      	cmp	r1, #100	; 0x64
 800ef7c:	d001      	beq.n	800ef82 <_printf_i+0x42>
 800ef7e:	2969      	cmp	r1, #105	; 0x69
 800ef80:	d1f6      	bne.n	800ef70 <_printf_i+0x30>
 800ef82:	6820      	ldr	r0, [r4, #0]
 800ef84:	6813      	ldr	r3, [r2, #0]
 800ef86:	0605      	lsls	r5, r0, #24
 800ef88:	f103 0104 	add.w	r1, r3, #4
 800ef8c:	d52a      	bpl.n	800efe4 <_printf_i+0xa4>
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	6011      	str	r1, [r2, #0]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	da03      	bge.n	800ef9e <_printf_i+0x5e>
 800ef96:	222d      	movs	r2, #45	; 0x2d
 800ef98:	425b      	negs	r3, r3
 800ef9a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ef9e:	486f      	ldr	r0, [pc, #444]	; (800f15c <_printf_i+0x21c>)
 800efa0:	220a      	movs	r2, #10
 800efa2:	e039      	b.n	800f018 <_printf_i+0xd8>
 800efa4:	2973      	cmp	r1, #115	; 0x73
 800efa6:	f000 809d 	beq.w	800f0e4 <_printf_i+0x1a4>
 800efaa:	d808      	bhi.n	800efbe <_printf_i+0x7e>
 800efac:	296f      	cmp	r1, #111	; 0x6f
 800efae:	d020      	beq.n	800eff2 <_printf_i+0xb2>
 800efb0:	2970      	cmp	r1, #112	; 0x70
 800efb2:	d1dd      	bne.n	800ef70 <_printf_i+0x30>
 800efb4:	6823      	ldr	r3, [r4, #0]
 800efb6:	f043 0320 	orr.w	r3, r3, #32
 800efba:	6023      	str	r3, [r4, #0]
 800efbc:	e003      	b.n	800efc6 <_printf_i+0x86>
 800efbe:	2975      	cmp	r1, #117	; 0x75
 800efc0:	d017      	beq.n	800eff2 <_printf_i+0xb2>
 800efc2:	2978      	cmp	r1, #120	; 0x78
 800efc4:	d1d4      	bne.n	800ef70 <_printf_i+0x30>
 800efc6:	2378      	movs	r3, #120	; 0x78
 800efc8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800efcc:	4864      	ldr	r0, [pc, #400]	; (800f160 <_printf_i+0x220>)
 800efce:	e055      	b.n	800f07c <_printf_i+0x13c>
 800efd0:	6813      	ldr	r3, [r2, #0]
 800efd2:	1d19      	adds	r1, r3, #4
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	6011      	str	r1, [r2, #0]
 800efd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800efdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800efe0:	2301      	movs	r3, #1
 800efe2:	e08c      	b.n	800f0fe <_printf_i+0x1be>
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	6011      	str	r1, [r2, #0]
 800efe8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800efec:	bf18      	it	ne
 800efee:	b21b      	sxthne	r3, r3
 800eff0:	e7cf      	b.n	800ef92 <_printf_i+0x52>
 800eff2:	6813      	ldr	r3, [r2, #0]
 800eff4:	6825      	ldr	r5, [r4, #0]
 800eff6:	1d18      	adds	r0, r3, #4
 800eff8:	6010      	str	r0, [r2, #0]
 800effa:	0628      	lsls	r0, r5, #24
 800effc:	d501      	bpl.n	800f002 <_printf_i+0xc2>
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	e002      	b.n	800f008 <_printf_i+0xc8>
 800f002:	0668      	lsls	r0, r5, #25
 800f004:	d5fb      	bpl.n	800effe <_printf_i+0xbe>
 800f006:	881b      	ldrh	r3, [r3, #0]
 800f008:	4854      	ldr	r0, [pc, #336]	; (800f15c <_printf_i+0x21c>)
 800f00a:	296f      	cmp	r1, #111	; 0x6f
 800f00c:	bf14      	ite	ne
 800f00e:	220a      	movne	r2, #10
 800f010:	2208      	moveq	r2, #8
 800f012:	2100      	movs	r1, #0
 800f014:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f018:	6865      	ldr	r5, [r4, #4]
 800f01a:	60a5      	str	r5, [r4, #8]
 800f01c:	2d00      	cmp	r5, #0
 800f01e:	f2c0 8095 	blt.w	800f14c <_printf_i+0x20c>
 800f022:	6821      	ldr	r1, [r4, #0]
 800f024:	f021 0104 	bic.w	r1, r1, #4
 800f028:	6021      	str	r1, [r4, #0]
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d13d      	bne.n	800f0aa <_printf_i+0x16a>
 800f02e:	2d00      	cmp	r5, #0
 800f030:	f040 808e 	bne.w	800f150 <_printf_i+0x210>
 800f034:	4665      	mov	r5, ip
 800f036:	2a08      	cmp	r2, #8
 800f038:	d10b      	bne.n	800f052 <_printf_i+0x112>
 800f03a:	6823      	ldr	r3, [r4, #0]
 800f03c:	07db      	lsls	r3, r3, #31
 800f03e:	d508      	bpl.n	800f052 <_printf_i+0x112>
 800f040:	6923      	ldr	r3, [r4, #16]
 800f042:	6862      	ldr	r2, [r4, #4]
 800f044:	429a      	cmp	r2, r3
 800f046:	bfde      	ittt	le
 800f048:	2330      	movle	r3, #48	; 0x30
 800f04a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f04e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f052:	ebac 0305 	sub.w	r3, ip, r5
 800f056:	6123      	str	r3, [r4, #16]
 800f058:	f8cd 8000 	str.w	r8, [sp]
 800f05c:	463b      	mov	r3, r7
 800f05e:	aa03      	add	r2, sp, #12
 800f060:	4621      	mov	r1, r4
 800f062:	4630      	mov	r0, r6
 800f064:	f7ff fef6 	bl	800ee54 <_printf_common>
 800f068:	3001      	adds	r0, #1
 800f06a:	d14d      	bne.n	800f108 <_printf_i+0x1c8>
 800f06c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f070:	b005      	add	sp, #20
 800f072:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f076:	4839      	ldr	r0, [pc, #228]	; (800f15c <_printf_i+0x21c>)
 800f078:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800f07c:	6813      	ldr	r3, [r2, #0]
 800f07e:	6821      	ldr	r1, [r4, #0]
 800f080:	1d1d      	adds	r5, r3, #4
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	6015      	str	r5, [r2, #0]
 800f086:	060a      	lsls	r2, r1, #24
 800f088:	d50b      	bpl.n	800f0a2 <_printf_i+0x162>
 800f08a:	07ca      	lsls	r2, r1, #31
 800f08c:	bf44      	itt	mi
 800f08e:	f041 0120 	orrmi.w	r1, r1, #32
 800f092:	6021      	strmi	r1, [r4, #0]
 800f094:	b91b      	cbnz	r3, 800f09e <_printf_i+0x15e>
 800f096:	6822      	ldr	r2, [r4, #0]
 800f098:	f022 0220 	bic.w	r2, r2, #32
 800f09c:	6022      	str	r2, [r4, #0]
 800f09e:	2210      	movs	r2, #16
 800f0a0:	e7b7      	b.n	800f012 <_printf_i+0xd2>
 800f0a2:	064d      	lsls	r5, r1, #25
 800f0a4:	bf48      	it	mi
 800f0a6:	b29b      	uxthmi	r3, r3
 800f0a8:	e7ef      	b.n	800f08a <_printf_i+0x14a>
 800f0aa:	4665      	mov	r5, ip
 800f0ac:	fbb3 f1f2 	udiv	r1, r3, r2
 800f0b0:	fb02 3311 	mls	r3, r2, r1, r3
 800f0b4:	5cc3      	ldrb	r3, [r0, r3]
 800f0b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f0ba:	460b      	mov	r3, r1
 800f0bc:	2900      	cmp	r1, #0
 800f0be:	d1f5      	bne.n	800f0ac <_printf_i+0x16c>
 800f0c0:	e7b9      	b.n	800f036 <_printf_i+0xf6>
 800f0c2:	6813      	ldr	r3, [r2, #0]
 800f0c4:	6825      	ldr	r5, [r4, #0]
 800f0c6:	6961      	ldr	r1, [r4, #20]
 800f0c8:	1d18      	adds	r0, r3, #4
 800f0ca:	6010      	str	r0, [r2, #0]
 800f0cc:	0628      	lsls	r0, r5, #24
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	d501      	bpl.n	800f0d6 <_printf_i+0x196>
 800f0d2:	6019      	str	r1, [r3, #0]
 800f0d4:	e002      	b.n	800f0dc <_printf_i+0x19c>
 800f0d6:	066a      	lsls	r2, r5, #25
 800f0d8:	d5fb      	bpl.n	800f0d2 <_printf_i+0x192>
 800f0da:	8019      	strh	r1, [r3, #0]
 800f0dc:	2300      	movs	r3, #0
 800f0de:	6123      	str	r3, [r4, #16]
 800f0e0:	4665      	mov	r5, ip
 800f0e2:	e7b9      	b.n	800f058 <_printf_i+0x118>
 800f0e4:	6813      	ldr	r3, [r2, #0]
 800f0e6:	1d19      	adds	r1, r3, #4
 800f0e8:	6011      	str	r1, [r2, #0]
 800f0ea:	681d      	ldr	r5, [r3, #0]
 800f0ec:	6862      	ldr	r2, [r4, #4]
 800f0ee:	2100      	movs	r1, #0
 800f0f0:	4628      	mov	r0, r5
 800f0f2:	f7f1 f89d 	bl	8000230 <memchr>
 800f0f6:	b108      	cbz	r0, 800f0fc <_printf_i+0x1bc>
 800f0f8:	1b40      	subs	r0, r0, r5
 800f0fa:	6060      	str	r0, [r4, #4]
 800f0fc:	6863      	ldr	r3, [r4, #4]
 800f0fe:	6123      	str	r3, [r4, #16]
 800f100:	2300      	movs	r3, #0
 800f102:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f106:	e7a7      	b.n	800f058 <_printf_i+0x118>
 800f108:	6923      	ldr	r3, [r4, #16]
 800f10a:	462a      	mov	r2, r5
 800f10c:	4639      	mov	r1, r7
 800f10e:	4630      	mov	r0, r6
 800f110:	47c0      	blx	r8
 800f112:	3001      	adds	r0, #1
 800f114:	d0aa      	beq.n	800f06c <_printf_i+0x12c>
 800f116:	6823      	ldr	r3, [r4, #0]
 800f118:	079b      	lsls	r3, r3, #30
 800f11a:	d413      	bmi.n	800f144 <_printf_i+0x204>
 800f11c:	68e0      	ldr	r0, [r4, #12]
 800f11e:	9b03      	ldr	r3, [sp, #12]
 800f120:	4298      	cmp	r0, r3
 800f122:	bfb8      	it	lt
 800f124:	4618      	movlt	r0, r3
 800f126:	e7a3      	b.n	800f070 <_printf_i+0x130>
 800f128:	2301      	movs	r3, #1
 800f12a:	464a      	mov	r2, r9
 800f12c:	4639      	mov	r1, r7
 800f12e:	4630      	mov	r0, r6
 800f130:	47c0      	blx	r8
 800f132:	3001      	adds	r0, #1
 800f134:	d09a      	beq.n	800f06c <_printf_i+0x12c>
 800f136:	3501      	adds	r5, #1
 800f138:	68e3      	ldr	r3, [r4, #12]
 800f13a:	9a03      	ldr	r2, [sp, #12]
 800f13c:	1a9b      	subs	r3, r3, r2
 800f13e:	42ab      	cmp	r3, r5
 800f140:	dcf2      	bgt.n	800f128 <_printf_i+0x1e8>
 800f142:	e7eb      	b.n	800f11c <_printf_i+0x1dc>
 800f144:	2500      	movs	r5, #0
 800f146:	f104 0919 	add.w	r9, r4, #25
 800f14a:	e7f5      	b.n	800f138 <_printf_i+0x1f8>
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d1ac      	bne.n	800f0aa <_printf_i+0x16a>
 800f150:	7803      	ldrb	r3, [r0, #0]
 800f152:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f156:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f15a:	e76c      	b.n	800f036 <_printf_i+0xf6>
 800f15c:	080137d2 	.word	0x080137d2
 800f160:	080137e3 	.word	0x080137e3

0800f164 <_puts_r>:
 800f164:	b570      	push	{r4, r5, r6, lr}
 800f166:	460e      	mov	r6, r1
 800f168:	4605      	mov	r5, r0
 800f16a:	b118      	cbz	r0, 800f174 <_puts_r+0x10>
 800f16c:	6983      	ldr	r3, [r0, #24]
 800f16e:	b90b      	cbnz	r3, 800f174 <_puts_r+0x10>
 800f170:	f001 f896 	bl	80102a0 <__sinit>
 800f174:	69ab      	ldr	r3, [r5, #24]
 800f176:	68ac      	ldr	r4, [r5, #8]
 800f178:	b913      	cbnz	r3, 800f180 <_puts_r+0x1c>
 800f17a:	4628      	mov	r0, r5
 800f17c:	f001 f890 	bl	80102a0 <__sinit>
 800f180:	4b23      	ldr	r3, [pc, #140]	; (800f210 <_puts_r+0xac>)
 800f182:	429c      	cmp	r4, r3
 800f184:	d117      	bne.n	800f1b6 <_puts_r+0x52>
 800f186:	686c      	ldr	r4, [r5, #4]
 800f188:	89a3      	ldrh	r3, [r4, #12]
 800f18a:	071b      	lsls	r3, r3, #28
 800f18c:	d51d      	bpl.n	800f1ca <_puts_r+0x66>
 800f18e:	6923      	ldr	r3, [r4, #16]
 800f190:	b1db      	cbz	r3, 800f1ca <_puts_r+0x66>
 800f192:	3e01      	subs	r6, #1
 800f194:	68a3      	ldr	r3, [r4, #8]
 800f196:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f19a:	3b01      	subs	r3, #1
 800f19c:	60a3      	str	r3, [r4, #8]
 800f19e:	b9e9      	cbnz	r1, 800f1dc <_puts_r+0x78>
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	da2e      	bge.n	800f202 <_puts_r+0x9e>
 800f1a4:	4622      	mov	r2, r4
 800f1a6:	210a      	movs	r1, #10
 800f1a8:	4628      	mov	r0, r5
 800f1aa:	f000 f883 	bl	800f2b4 <__swbuf_r>
 800f1ae:	3001      	adds	r0, #1
 800f1b0:	d011      	beq.n	800f1d6 <_puts_r+0x72>
 800f1b2:	200a      	movs	r0, #10
 800f1b4:	e011      	b.n	800f1da <_puts_r+0x76>
 800f1b6:	4b17      	ldr	r3, [pc, #92]	; (800f214 <_puts_r+0xb0>)
 800f1b8:	429c      	cmp	r4, r3
 800f1ba:	d101      	bne.n	800f1c0 <_puts_r+0x5c>
 800f1bc:	68ac      	ldr	r4, [r5, #8]
 800f1be:	e7e3      	b.n	800f188 <_puts_r+0x24>
 800f1c0:	4b15      	ldr	r3, [pc, #84]	; (800f218 <_puts_r+0xb4>)
 800f1c2:	429c      	cmp	r4, r3
 800f1c4:	bf08      	it	eq
 800f1c6:	68ec      	ldreq	r4, [r5, #12]
 800f1c8:	e7de      	b.n	800f188 <_puts_r+0x24>
 800f1ca:	4621      	mov	r1, r4
 800f1cc:	4628      	mov	r0, r5
 800f1ce:	f000 f8c3 	bl	800f358 <__swsetup_r>
 800f1d2:	2800      	cmp	r0, #0
 800f1d4:	d0dd      	beq.n	800f192 <_puts_r+0x2e>
 800f1d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f1da:	bd70      	pop	{r4, r5, r6, pc}
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	da04      	bge.n	800f1ea <_puts_r+0x86>
 800f1e0:	69a2      	ldr	r2, [r4, #24]
 800f1e2:	429a      	cmp	r2, r3
 800f1e4:	dc06      	bgt.n	800f1f4 <_puts_r+0x90>
 800f1e6:	290a      	cmp	r1, #10
 800f1e8:	d004      	beq.n	800f1f4 <_puts_r+0x90>
 800f1ea:	6823      	ldr	r3, [r4, #0]
 800f1ec:	1c5a      	adds	r2, r3, #1
 800f1ee:	6022      	str	r2, [r4, #0]
 800f1f0:	7019      	strb	r1, [r3, #0]
 800f1f2:	e7cf      	b.n	800f194 <_puts_r+0x30>
 800f1f4:	4622      	mov	r2, r4
 800f1f6:	4628      	mov	r0, r5
 800f1f8:	f000 f85c 	bl	800f2b4 <__swbuf_r>
 800f1fc:	3001      	adds	r0, #1
 800f1fe:	d1c9      	bne.n	800f194 <_puts_r+0x30>
 800f200:	e7e9      	b.n	800f1d6 <_puts_r+0x72>
 800f202:	6823      	ldr	r3, [r4, #0]
 800f204:	200a      	movs	r0, #10
 800f206:	1c5a      	adds	r2, r3, #1
 800f208:	6022      	str	r2, [r4, #0]
 800f20a:	7018      	strb	r0, [r3, #0]
 800f20c:	e7e5      	b.n	800f1da <_puts_r+0x76>
 800f20e:	bf00      	nop
 800f210:	08013824 	.word	0x08013824
 800f214:	08013844 	.word	0x08013844
 800f218:	08013804 	.word	0x08013804

0800f21c <puts>:
 800f21c:	4b02      	ldr	r3, [pc, #8]	; (800f228 <puts+0xc>)
 800f21e:	4601      	mov	r1, r0
 800f220:	6818      	ldr	r0, [r3, #0]
 800f222:	f7ff bf9f 	b.w	800f164 <_puts_r>
 800f226:	bf00      	nop
 800f228:	20001cfc 	.word	0x20001cfc

0800f22c <sniprintf>:
 800f22c:	b40c      	push	{r2, r3}
 800f22e:	b530      	push	{r4, r5, lr}
 800f230:	4b17      	ldr	r3, [pc, #92]	; (800f290 <sniprintf+0x64>)
 800f232:	1e0c      	subs	r4, r1, #0
 800f234:	b09d      	sub	sp, #116	; 0x74
 800f236:	681d      	ldr	r5, [r3, #0]
 800f238:	da08      	bge.n	800f24c <sniprintf+0x20>
 800f23a:	238b      	movs	r3, #139	; 0x8b
 800f23c:	602b      	str	r3, [r5, #0]
 800f23e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f242:	b01d      	add	sp, #116	; 0x74
 800f244:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f248:	b002      	add	sp, #8
 800f24a:	4770      	bx	lr
 800f24c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f250:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f254:	bf14      	ite	ne
 800f256:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800f25a:	4623      	moveq	r3, r4
 800f25c:	9304      	str	r3, [sp, #16]
 800f25e:	9307      	str	r3, [sp, #28]
 800f260:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f264:	9002      	str	r0, [sp, #8]
 800f266:	9006      	str	r0, [sp, #24]
 800f268:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f26c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f26e:	ab21      	add	r3, sp, #132	; 0x84
 800f270:	a902      	add	r1, sp, #8
 800f272:	4628      	mov	r0, r5
 800f274:	9301      	str	r3, [sp, #4]
 800f276:	f001 fd0d 	bl	8010c94 <_svfiprintf_r>
 800f27a:	1c43      	adds	r3, r0, #1
 800f27c:	bfbc      	itt	lt
 800f27e:	238b      	movlt	r3, #139	; 0x8b
 800f280:	602b      	strlt	r3, [r5, #0]
 800f282:	2c00      	cmp	r4, #0
 800f284:	d0dd      	beq.n	800f242 <sniprintf+0x16>
 800f286:	9b02      	ldr	r3, [sp, #8]
 800f288:	2200      	movs	r2, #0
 800f28a:	701a      	strb	r2, [r3, #0]
 800f28c:	e7d9      	b.n	800f242 <sniprintf+0x16>
 800f28e:	bf00      	nop
 800f290:	20001cfc 	.word	0x20001cfc

0800f294 <strcat>:
 800f294:	b510      	push	{r4, lr}
 800f296:	4603      	mov	r3, r0
 800f298:	781a      	ldrb	r2, [r3, #0]
 800f29a:	1c5c      	adds	r4, r3, #1
 800f29c:	b93a      	cbnz	r2, 800f2ae <strcat+0x1a>
 800f29e:	3b01      	subs	r3, #1
 800f2a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f2a4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f2a8:	2a00      	cmp	r2, #0
 800f2aa:	d1f9      	bne.n	800f2a0 <strcat+0xc>
 800f2ac:	bd10      	pop	{r4, pc}
 800f2ae:	4623      	mov	r3, r4
 800f2b0:	e7f2      	b.n	800f298 <strcat+0x4>
	...

0800f2b4 <__swbuf_r>:
 800f2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2b6:	460e      	mov	r6, r1
 800f2b8:	4614      	mov	r4, r2
 800f2ba:	4605      	mov	r5, r0
 800f2bc:	b118      	cbz	r0, 800f2c6 <__swbuf_r+0x12>
 800f2be:	6983      	ldr	r3, [r0, #24]
 800f2c0:	b90b      	cbnz	r3, 800f2c6 <__swbuf_r+0x12>
 800f2c2:	f000 ffed 	bl	80102a0 <__sinit>
 800f2c6:	4b21      	ldr	r3, [pc, #132]	; (800f34c <__swbuf_r+0x98>)
 800f2c8:	429c      	cmp	r4, r3
 800f2ca:	d12a      	bne.n	800f322 <__swbuf_r+0x6e>
 800f2cc:	686c      	ldr	r4, [r5, #4]
 800f2ce:	69a3      	ldr	r3, [r4, #24]
 800f2d0:	60a3      	str	r3, [r4, #8]
 800f2d2:	89a3      	ldrh	r3, [r4, #12]
 800f2d4:	071a      	lsls	r2, r3, #28
 800f2d6:	d52e      	bpl.n	800f336 <__swbuf_r+0x82>
 800f2d8:	6923      	ldr	r3, [r4, #16]
 800f2da:	b363      	cbz	r3, 800f336 <__swbuf_r+0x82>
 800f2dc:	6923      	ldr	r3, [r4, #16]
 800f2de:	6820      	ldr	r0, [r4, #0]
 800f2e0:	1ac0      	subs	r0, r0, r3
 800f2e2:	6963      	ldr	r3, [r4, #20]
 800f2e4:	b2f6      	uxtb	r6, r6
 800f2e6:	4283      	cmp	r3, r0
 800f2e8:	4637      	mov	r7, r6
 800f2ea:	dc04      	bgt.n	800f2f6 <__swbuf_r+0x42>
 800f2ec:	4621      	mov	r1, r4
 800f2ee:	4628      	mov	r0, r5
 800f2f0:	f000 ff6c 	bl	80101cc <_fflush_r>
 800f2f4:	bb28      	cbnz	r0, 800f342 <__swbuf_r+0x8e>
 800f2f6:	68a3      	ldr	r3, [r4, #8]
 800f2f8:	3b01      	subs	r3, #1
 800f2fa:	60a3      	str	r3, [r4, #8]
 800f2fc:	6823      	ldr	r3, [r4, #0]
 800f2fe:	1c5a      	adds	r2, r3, #1
 800f300:	6022      	str	r2, [r4, #0]
 800f302:	701e      	strb	r6, [r3, #0]
 800f304:	6963      	ldr	r3, [r4, #20]
 800f306:	3001      	adds	r0, #1
 800f308:	4283      	cmp	r3, r0
 800f30a:	d004      	beq.n	800f316 <__swbuf_r+0x62>
 800f30c:	89a3      	ldrh	r3, [r4, #12]
 800f30e:	07db      	lsls	r3, r3, #31
 800f310:	d519      	bpl.n	800f346 <__swbuf_r+0x92>
 800f312:	2e0a      	cmp	r6, #10
 800f314:	d117      	bne.n	800f346 <__swbuf_r+0x92>
 800f316:	4621      	mov	r1, r4
 800f318:	4628      	mov	r0, r5
 800f31a:	f000 ff57 	bl	80101cc <_fflush_r>
 800f31e:	b190      	cbz	r0, 800f346 <__swbuf_r+0x92>
 800f320:	e00f      	b.n	800f342 <__swbuf_r+0x8e>
 800f322:	4b0b      	ldr	r3, [pc, #44]	; (800f350 <__swbuf_r+0x9c>)
 800f324:	429c      	cmp	r4, r3
 800f326:	d101      	bne.n	800f32c <__swbuf_r+0x78>
 800f328:	68ac      	ldr	r4, [r5, #8]
 800f32a:	e7d0      	b.n	800f2ce <__swbuf_r+0x1a>
 800f32c:	4b09      	ldr	r3, [pc, #36]	; (800f354 <__swbuf_r+0xa0>)
 800f32e:	429c      	cmp	r4, r3
 800f330:	bf08      	it	eq
 800f332:	68ec      	ldreq	r4, [r5, #12]
 800f334:	e7cb      	b.n	800f2ce <__swbuf_r+0x1a>
 800f336:	4621      	mov	r1, r4
 800f338:	4628      	mov	r0, r5
 800f33a:	f000 f80d 	bl	800f358 <__swsetup_r>
 800f33e:	2800      	cmp	r0, #0
 800f340:	d0cc      	beq.n	800f2dc <__swbuf_r+0x28>
 800f342:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f346:	4638      	mov	r0, r7
 800f348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f34a:	bf00      	nop
 800f34c:	08013824 	.word	0x08013824
 800f350:	08013844 	.word	0x08013844
 800f354:	08013804 	.word	0x08013804

0800f358 <__swsetup_r>:
 800f358:	4b32      	ldr	r3, [pc, #200]	; (800f424 <__swsetup_r+0xcc>)
 800f35a:	b570      	push	{r4, r5, r6, lr}
 800f35c:	681d      	ldr	r5, [r3, #0]
 800f35e:	4606      	mov	r6, r0
 800f360:	460c      	mov	r4, r1
 800f362:	b125      	cbz	r5, 800f36e <__swsetup_r+0x16>
 800f364:	69ab      	ldr	r3, [r5, #24]
 800f366:	b913      	cbnz	r3, 800f36e <__swsetup_r+0x16>
 800f368:	4628      	mov	r0, r5
 800f36a:	f000 ff99 	bl	80102a0 <__sinit>
 800f36e:	4b2e      	ldr	r3, [pc, #184]	; (800f428 <__swsetup_r+0xd0>)
 800f370:	429c      	cmp	r4, r3
 800f372:	d10f      	bne.n	800f394 <__swsetup_r+0x3c>
 800f374:	686c      	ldr	r4, [r5, #4]
 800f376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f37a:	b29a      	uxth	r2, r3
 800f37c:	0715      	lsls	r5, r2, #28
 800f37e:	d42c      	bmi.n	800f3da <__swsetup_r+0x82>
 800f380:	06d0      	lsls	r0, r2, #27
 800f382:	d411      	bmi.n	800f3a8 <__swsetup_r+0x50>
 800f384:	2209      	movs	r2, #9
 800f386:	6032      	str	r2, [r6, #0]
 800f388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f38c:	81a3      	strh	r3, [r4, #12]
 800f38e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f392:	e03e      	b.n	800f412 <__swsetup_r+0xba>
 800f394:	4b25      	ldr	r3, [pc, #148]	; (800f42c <__swsetup_r+0xd4>)
 800f396:	429c      	cmp	r4, r3
 800f398:	d101      	bne.n	800f39e <__swsetup_r+0x46>
 800f39a:	68ac      	ldr	r4, [r5, #8]
 800f39c:	e7eb      	b.n	800f376 <__swsetup_r+0x1e>
 800f39e:	4b24      	ldr	r3, [pc, #144]	; (800f430 <__swsetup_r+0xd8>)
 800f3a0:	429c      	cmp	r4, r3
 800f3a2:	bf08      	it	eq
 800f3a4:	68ec      	ldreq	r4, [r5, #12]
 800f3a6:	e7e6      	b.n	800f376 <__swsetup_r+0x1e>
 800f3a8:	0751      	lsls	r1, r2, #29
 800f3aa:	d512      	bpl.n	800f3d2 <__swsetup_r+0x7a>
 800f3ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f3ae:	b141      	cbz	r1, 800f3c2 <__swsetup_r+0x6a>
 800f3b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f3b4:	4299      	cmp	r1, r3
 800f3b6:	d002      	beq.n	800f3be <__swsetup_r+0x66>
 800f3b8:	4630      	mov	r0, r6
 800f3ba:	f001 fb69 	bl	8010a90 <_free_r>
 800f3be:	2300      	movs	r3, #0
 800f3c0:	6363      	str	r3, [r4, #52]	; 0x34
 800f3c2:	89a3      	ldrh	r3, [r4, #12]
 800f3c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f3c8:	81a3      	strh	r3, [r4, #12]
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	6063      	str	r3, [r4, #4]
 800f3ce:	6923      	ldr	r3, [r4, #16]
 800f3d0:	6023      	str	r3, [r4, #0]
 800f3d2:	89a3      	ldrh	r3, [r4, #12]
 800f3d4:	f043 0308 	orr.w	r3, r3, #8
 800f3d8:	81a3      	strh	r3, [r4, #12]
 800f3da:	6923      	ldr	r3, [r4, #16]
 800f3dc:	b94b      	cbnz	r3, 800f3f2 <__swsetup_r+0x9a>
 800f3de:	89a3      	ldrh	r3, [r4, #12]
 800f3e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f3e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3e8:	d003      	beq.n	800f3f2 <__swsetup_r+0x9a>
 800f3ea:	4621      	mov	r1, r4
 800f3ec:	4630      	mov	r0, r6
 800f3ee:	f001 f813 	bl	8010418 <__smakebuf_r>
 800f3f2:	89a2      	ldrh	r2, [r4, #12]
 800f3f4:	f012 0301 	ands.w	r3, r2, #1
 800f3f8:	d00c      	beq.n	800f414 <__swsetup_r+0xbc>
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	60a3      	str	r3, [r4, #8]
 800f3fe:	6963      	ldr	r3, [r4, #20]
 800f400:	425b      	negs	r3, r3
 800f402:	61a3      	str	r3, [r4, #24]
 800f404:	6923      	ldr	r3, [r4, #16]
 800f406:	b953      	cbnz	r3, 800f41e <__swsetup_r+0xc6>
 800f408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f40c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f410:	d1ba      	bne.n	800f388 <__swsetup_r+0x30>
 800f412:	bd70      	pop	{r4, r5, r6, pc}
 800f414:	0792      	lsls	r2, r2, #30
 800f416:	bf58      	it	pl
 800f418:	6963      	ldrpl	r3, [r4, #20]
 800f41a:	60a3      	str	r3, [r4, #8]
 800f41c:	e7f2      	b.n	800f404 <__swsetup_r+0xac>
 800f41e:	2000      	movs	r0, #0
 800f420:	e7f7      	b.n	800f412 <__swsetup_r+0xba>
 800f422:	bf00      	nop
 800f424:	20001cfc 	.word	0x20001cfc
 800f428:	08013824 	.word	0x08013824
 800f42c:	08013844 	.word	0x08013844
 800f430:	08013804 	.word	0x08013804

0800f434 <quorem>:
 800f434:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f438:	6903      	ldr	r3, [r0, #16]
 800f43a:	690c      	ldr	r4, [r1, #16]
 800f43c:	42a3      	cmp	r3, r4
 800f43e:	4680      	mov	r8, r0
 800f440:	f2c0 8082 	blt.w	800f548 <quorem+0x114>
 800f444:	3c01      	subs	r4, #1
 800f446:	f101 0714 	add.w	r7, r1, #20
 800f44a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f44e:	f100 0614 	add.w	r6, r0, #20
 800f452:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f456:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f45a:	eb06 030c 	add.w	r3, r6, ip
 800f45e:	3501      	adds	r5, #1
 800f460:	eb07 090c 	add.w	r9, r7, ip
 800f464:	9301      	str	r3, [sp, #4]
 800f466:	fbb0 f5f5 	udiv	r5, r0, r5
 800f46a:	b395      	cbz	r5, 800f4d2 <quorem+0x9e>
 800f46c:	f04f 0a00 	mov.w	sl, #0
 800f470:	4638      	mov	r0, r7
 800f472:	46b6      	mov	lr, r6
 800f474:	46d3      	mov	fp, sl
 800f476:	f850 2b04 	ldr.w	r2, [r0], #4
 800f47a:	b293      	uxth	r3, r2
 800f47c:	fb05 a303 	mla	r3, r5, r3, sl
 800f480:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f484:	b29b      	uxth	r3, r3
 800f486:	ebab 0303 	sub.w	r3, fp, r3
 800f48a:	0c12      	lsrs	r2, r2, #16
 800f48c:	f8de b000 	ldr.w	fp, [lr]
 800f490:	fb05 a202 	mla	r2, r5, r2, sl
 800f494:	fa13 f38b 	uxtah	r3, r3, fp
 800f498:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f49c:	fa1f fb82 	uxth.w	fp, r2
 800f4a0:	f8de 2000 	ldr.w	r2, [lr]
 800f4a4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f4a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f4ac:	b29b      	uxth	r3, r3
 800f4ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f4b2:	4581      	cmp	r9, r0
 800f4b4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f4b8:	f84e 3b04 	str.w	r3, [lr], #4
 800f4bc:	d2db      	bcs.n	800f476 <quorem+0x42>
 800f4be:	f856 300c 	ldr.w	r3, [r6, ip]
 800f4c2:	b933      	cbnz	r3, 800f4d2 <quorem+0x9e>
 800f4c4:	9b01      	ldr	r3, [sp, #4]
 800f4c6:	3b04      	subs	r3, #4
 800f4c8:	429e      	cmp	r6, r3
 800f4ca:	461a      	mov	r2, r3
 800f4cc:	d330      	bcc.n	800f530 <quorem+0xfc>
 800f4ce:	f8c8 4010 	str.w	r4, [r8, #16]
 800f4d2:	4640      	mov	r0, r8
 800f4d4:	f001 fa08 	bl	80108e8 <__mcmp>
 800f4d8:	2800      	cmp	r0, #0
 800f4da:	db25      	blt.n	800f528 <quorem+0xf4>
 800f4dc:	3501      	adds	r5, #1
 800f4de:	4630      	mov	r0, r6
 800f4e0:	f04f 0c00 	mov.w	ip, #0
 800f4e4:	f857 2b04 	ldr.w	r2, [r7], #4
 800f4e8:	f8d0 e000 	ldr.w	lr, [r0]
 800f4ec:	b293      	uxth	r3, r2
 800f4ee:	ebac 0303 	sub.w	r3, ip, r3
 800f4f2:	0c12      	lsrs	r2, r2, #16
 800f4f4:	fa13 f38e 	uxtah	r3, r3, lr
 800f4f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f4fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f500:	b29b      	uxth	r3, r3
 800f502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f506:	45b9      	cmp	r9, r7
 800f508:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f50c:	f840 3b04 	str.w	r3, [r0], #4
 800f510:	d2e8      	bcs.n	800f4e4 <quorem+0xb0>
 800f512:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f516:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f51a:	b92a      	cbnz	r2, 800f528 <quorem+0xf4>
 800f51c:	3b04      	subs	r3, #4
 800f51e:	429e      	cmp	r6, r3
 800f520:	461a      	mov	r2, r3
 800f522:	d30b      	bcc.n	800f53c <quorem+0x108>
 800f524:	f8c8 4010 	str.w	r4, [r8, #16]
 800f528:	4628      	mov	r0, r5
 800f52a:	b003      	add	sp, #12
 800f52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f530:	6812      	ldr	r2, [r2, #0]
 800f532:	3b04      	subs	r3, #4
 800f534:	2a00      	cmp	r2, #0
 800f536:	d1ca      	bne.n	800f4ce <quorem+0x9a>
 800f538:	3c01      	subs	r4, #1
 800f53a:	e7c5      	b.n	800f4c8 <quorem+0x94>
 800f53c:	6812      	ldr	r2, [r2, #0]
 800f53e:	3b04      	subs	r3, #4
 800f540:	2a00      	cmp	r2, #0
 800f542:	d1ef      	bne.n	800f524 <quorem+0xf0>
 800f544:	3c01      	subs	r4, #1
 800f546:	e7ea      	b.n	800f51e <quorem+0xea>
 800f548:	2000      	movs	r0, #0
 800f54a:	e7ee      	b.n	800f52a <quorem+0xf6>
 800f54c:	0000      	movs	r0, r0
	...

0800f550 <_dtoa_r>:
 800f550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f554:	ec57 6b10 	vmov	r6, r7, d0
 800f558:	b097      	sub	sp, #92	; 0x5c
 800f55a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f55c:	9106      	str	r1, [sp, #24]
 800f55e:	4604      	mov	r4, r0
 800f560:	920b      	str	r2, [sp, #44]	; 0x2c
 800f562:	9312      	str	r3, [sp, #72]	; 0x48
 800f564:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f568:	e9cd 6700 	strd	r6, r7, [sp]
 800f56c:	b93d      	cbnz	r5, 800f57e <_dtoa_r+0x2e>
 800f56e:	2010      	movs	r0, #16
 800f570:	f000 ff92 	bl	8010498 <malloc>
 800f574:	6260      	str	r0, [r4, #36]	; 0x24
 800f576:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f57a:	6005      	str	r5, [r0, #0]
 800f57c:	60c5      	str	r5, [r0, #12]
 800f57e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f580:	6819      	ldr	r1, [r3, #0]
 800f582:	b151      	cbz	r1, 800f59a <_dtoa_r+0x4a>
 800f584:	685a      	ldr	r2, [r3, #4]
 800f586:	604a      	str	r2, [r1, #4]
 800f588:	2301      	movs	r3, #1
 800f58a:	4093      	lsls	r3, r2
 800f58c:	608b      	str	r3, [r1, #8]
 800f58e:	4620      	mov	r0, r4
 800f590:	f000 ffc9 	bl	8010526 <_Bfree>
 800f594:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f596:	2200      	movs	r2, #0
 800f598:	601a      	str	r2, [r3, #0]
 800f59a:	1e3b      	subs	r3, r7, #0
 800f59c:	bfbb      	ittet	lt
 800f59e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f5a2:	9301      	strlt	r3, [sp, #4]
 800f5a4:	2300      	movge	r3, #0
 800f5a6:	2201      	movlt	r2, #1
 800f5a8:	bfac      	ite	ge
 800f5aa:	f8c8 3000 	strge.w	r3, [r8]
 800f5ae:	f8c8 2000 	strlt.w	r2, [r8]
 800f5b2:	4baf      	ldr	r3, [pc, #700]	; (800f870 <_dtoa_r+0x320>)
 800f5b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f5b8:	ea33 0308 	bics.w	r3, r3, r8
 800f5bc:	d114      	bne.n	800f5e8 <_dtoa_r+0x98>
 800f5be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f5c0:	f242 730f 	movw	r3, #9999	; 0x270f
 800f5c4:	6013      	str	r3, [r2, #0]
 800f5c6:	9b00      	ldr	r3, [sp, #0]
 800f5c8:	b923      	cbnz	r3, 800f5d4 <_dtoa_r+0x84>
 800f5ca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f5ce:	2800      	cmp	r0, #0
 800f5d0:	f000 8542 	beq.w	8010058 <_dtoa_r+0xb08>
 800f5d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f5d6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800f884 <_dtoa_r+0x334>
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	f000 8544 	beq.w	8010068 <_dtoa_r+0xb18>
 800f5e0:	f10b 0303 	add.w	r3, fp, #3
 800f5e4:	f000 bd3e 	b.w	8010064 <_dtoa_r+0xb14>
 800f5e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	4630      	mov	r0, r6
 800f5f2:	4639      	mov	r1, r7
 800f5f4:	f7f1 fa90 	bl	8000b18 <__aeabi_dcmpeq>
 800f5f8:	4681      	mov	r9, r0
 800f5fa:	b168      	cbz	r0, 800f618 <_dtoa_r+0xc8>
 800f5fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f5fe:	2301      	movs	r3, #1
 800f600:	6013      	str	r3, [r2, #0]
 800f602:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f604:	2b00      	cmp	r3, #0
 800f606:	f000 8524 	beq.w	8010052 <_dtoa_r+0xb02>
 800f60a:	4b9a      	ldr	r3, [pc, #616]	; (800f874 <_dtoa_r+0x324>)
 800f60c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f60e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800f612:	6013      	str	r3, [r2, #0]
 800f614:	f000 bd28 	b.w	8010068 <_dtoa_r+0xb18>
 800f618:	aa14      	add	r2, sp, #80	; 0x50
 800f61a:	a915      	add	r1, sp, #84	; 0x54
 800f61c:	ec47 6b10 	vmov	d0, r6, r7
 800f620:	4620      	mov	r0, r4
 800f622:	f001 f9d8 	bl	80109d6 <__d2b>
 800f626:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f62a:	9004      	str	r0, [sp, #16]
 800f62c:	2d00      	cmp	r5, #0
 800f62e:	d07c      	beq.n	800f72a <_dtoa_r+0x1da>
 800f630:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f634:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800f638:	46b2      	mov	sl, r6
 800f63a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800f63e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f642:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800f646:	2200      	movs	r2, #0
 800f648:	4b8b      	ldr	r3, [pc, #556]	; (800f878 <_dtoa_r+0x328>)
 800f64a:	4650      	mov	r0, sl
 800f64c:	4659      	mov	r1, fp
 800f64e:	f7f0 fe43 	bl	80002d8 <__aeabi_dsub>
 800f652:	a381      	add	r3, pc, #516	; (adr r3, 800f858 <_dtoa_r+0x308>)
 800f654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f658:	f7f0 fff6 	bl	8000648 <__aeabi_dmul>
 800f65c:	a380      	add	r3, pc, #512	; (adr r3, 800f860 <_dtoa_r+0x310>)
 800f65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f662:	f7f0 fe3b 	bl	80002dc <__adddf3>
 800f666:	4606      	mov	r6, r0
 800f668:	4628      	mov	r0, r5
 800f66a:	460f      	mov	r7, r1
 800f66c:	f7f0 ff82 	bl	8000574 <__aeabi_i2d>
 800f670:	a37d      	add	r3, pc, #500	; (adr r3, 800f868 <_dtoa_r+0x318>)
 800f672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f676:	f7f0 ffe7 	bl	8000648 <__aeabi_dmul>
 800f67a:	4602      	mov	r2, r0
 800f67c:	460b      	mov	r3, r1
 800f67e:	4630      	mov	r0, r6
 800f680:	4639      	mov	r1, r7
 800f682:	f7f0 fe2b 	bl	80002dc <__adddf3>
 800f686:	4606      	mov	r6, r0
 800f688:	460f      	mov	r7, r1
 800f68a:	f7f1 fa8d 	bl	8000ba8 <__aeabi_d2iz>
 800f68e:	2200      	movs	r2, #0
 800f690:	4682      	mov	sl, r0
 800f692:	2300      	movs	r3, #0
 800f694:	4630      	mov	r0, r6
 800f696:	4639      	mov	r1, r7
 800f698:	f7f1 fa48 	bl	8000b2c <__aeabi_dcmplt>
 800f69c:	b148      	cbz	r0, 800f6b2 <_dtoa_r+0x162>
 800f69e:	4650      	mov	r0, sl
 800f6a0:	f7f0 ff68 	bl	8000574 <__aeabi_i2d>
 800f6a4:	4632      	mov	r2, r6
 800f6a6:	463b      	mov	r3, r7
 800f6a8:	f7f1 fa36 	bl	8000b18 <__aeabi_dcmpeq>
 800f6ac:	b908      	cbnz	r0, 800f6b2 <_dtoa_r+0x162>
 800f6ae:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f6b2:	f1ba 0f16 	cmp.w	sl, #22
 800f6b6:	d859      	bhi.n	800f76c <_dtoa_r+0x21c>
 800f6b8:	4970      	ldr	r1, [pc, #448]	; (800f87c <_dtoa_r+0x32c>)
 800f6ba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f6be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6c6:	f7f1 fa4f 	bl	8000b68 <__aeabi_dcmpgt>
 800f6ca:	2800      	cmp	r0, #0
 800f6cc:	d050      	beq.n	800f770 <_dtoa_r+0x220>
 800f6ce:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	930f      	str	r3, [sp, #60]	; 0x3c
 800f6d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f6d8:	1b5d      	subs	r5, r3, r5
 800f6da:	f1b5 0801 	subs.w	r8, r5, #1
 800f6de:	bf49      	itett	mi
 800f6e0:	f1c5 0301 	rsbmi	r3, r5, #1
 800f6e4:	2300      	movpl	r3, #0
 800f6e6:	9305      	strmi	r3, [sp, #20]
 800f6e8:	f04f 0800 	movmi.w	r8, #0
 800f6ec:	bf58      	it	pl
 800f6ee:	9305      	strpl	r3, [sp, #20]
 800f6f0:	f1ba 0f00 	cmp.w	sl, #0
 800f6f4:	db3e      	blt.n	800f774 <_dtoa_r+0x224>
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	44d0      	add	r8, sl
 800f6fa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800f6fe:	9307      	str	r3, [sp, #28]
 800f700:	9b06      	ldr	r3, [sp, #24]
 800f702:	2b09      	cmp	r3, #9
 800f704:	f200 8090 	bhi.w	800f828 <_dtoa_r+0x2d8>
 800f708:	2b05      	cmp	r3, #5
 800f70a:	bfc4      	itt	gt
 800f70c:	3b04      	subgt	r3, #4
 800f70e:	9306      	strgt	r3, [sp, #24]
 800f710:	9b06      	ldr	r3, [sp, #24]
 800f712:	f1a3 0302 	sub.w	r3, r3, #2
 800f716:	bfcc      	ite	gt
 800f718:	2500      	movgt	r5, #0
 800f71a:	2501      	movle	r5, #1
 800f71c:	2b03      	cmp	r3, #3
 800f71e:	f200 808f 	bhi.w	800f840 <_dtoa_r+0x2f0>
 800f722:	e8df f003 	tbb	[pc, r3]
 800f726:	7f7d      	.short	0x7f7d
 800f728:	7131      	.short	0x7131
 800f72a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800f72e:	441d      	add	r5, r3
 800f730:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800f734:	2820      	cmp	r0, #32
 800f736:	dd13      	ble.n	800f760 <_dtoa_r+0x210>
 800f738:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800f73c:	9b00      	ldr	r3, [sp, #0]
 800f73e:	fa08 f800 	lsl.w	r8, r8, r0
 800f742:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800f746:	fa23 f000 	lsr.w	r0, r3, r0
 800f74a:	ea48 0000 	orr.w	r0, r8, r0
 800f74e:	f7f0 ff01 	bl	8000554 <__aeabi_ui2d>
 800f752:	2301      	movs	r3, #1
 800f754:	4682      	mov	sl, r0
 800f756:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800f75a:	3d01      	subs	r5, #1
 800f75c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f75e:	e772      	b.n	800f646 <_dtoa_r+0xf6>
 800f760:	9b00      	ldr	r3, [sp, #0]
 800f762:	f1c0 0020 	rsb	r0, r0, #32
 800f766:	fa03 f000 	lsl.w	r0, r3, r0
 800f76a:	e7f0      	b.n	800f74e <_dtoa_r+0x1fe>
 800f76c:	2301      	movs	r3, #1
 800f76e:	e7b1      	b.n	800f6d4 <_dtoa_r+0x184>
 800f770:	900f      	str	r0, [sp, #60]	; 0x3c
 800f772:	e7b0      	b.n	800f6d6 <_dtoa_r+0x186>
 800f774:	9b05      	ldr	r3, [sp, #20]
 800f776:	eba3 030a 	sub.w	r3, r3, sl
 800f77a:	9305      	str	r3, [sp, #20]
 800f77c:	f1ca 0300 	rsb	r3, sl, #0
 800f780:	9307      	str	r3, [sp, #28]
 800f782:	2300      	movs	r3, #0
 800f784:	930e      	str	r3, [sp, #56]	; 0x38
 800f786:	e7bb      	b.n	800f700 <_dtoa_r+0x1b0>
 800f788:	2301      	movs	r3, #1
 800f78a:	930a      	str	r3, [sp, #40]	; 0x28
 800f78c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f78e:	2b00      	cmp	r3, #0
 800f790:	dd59      	ble.n	800f846 <_dtoa_r+0x2f6>
 800f792:	9302      	str	r3, [sp, #8]
 800f794:	4699      	mov	r9, r3
 800f796:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f798:	2200      	movs	r2, #0
 800f79a:	6072      	str	r2, [r6, #4]
 800f79c:	2204      	movs	r2, #4
 800f79e:	f102 0014 	add.w	r0, r2, #20
 800f7a2:	4298      	cmp	r0, r3
 800f7a4:	6871      	ldr	r1, [r6, #4]
 800f7a6:	d953      	bls.n	800f850 <_dtoa_r+0x300>
 800f7a8:	4620      	mov	r0, r4
 800f7aa:	f000 fe88 	bl	80104be <_Balloc>
 800f7ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7b0:	6030      	str	r0, [r6, #0]
 800f7b2:	f1b9 0f0e 	cmp.w	r9, #14
 800f7b6:	f8d3 b000 	ldr.w	fp, [r3]
 800f7ba:	f200 80e6 	bhi.w	800f98a <_dtoa_r+0x43a>
 800f7be:	2d00      	cmp	r5, #0
 800f7c0:	f000 80e3 	beq.w	800f98a <_dtoa_r+0x43a>
 800f7c4:	ed9d 7b00 	vldr	d7, [sp]
 800f7c8:	f1ba 0f00 	cmp.w	sl, #0
 800f7cc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800f7d0:	dd74      	ble.n	800f8bc <_dtoa_r+0x36c>
 800f7d2:	4a2a      	ldr	r2, [pc, #168]	; (800f87c <_dtoa_r+0x32c>)
 800f7d4:	f00a 030f 	and.w	r3, sl, #15
 800f7d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f7dc:	ed93 7b00 	vldr	d7, [r3]
 800f7e0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800f7e4:	06f0      	lsls	r0, r6, #27
 800f7e6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800f7ea:	d565      	bpl.n	800f8b8 <_dtoa_r+0x368>
 800f7ec:	4b24      	ldr	r3, [pc, #144]	; (800f880 <_dtoa_r+0x330>)
 800f7ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f7f2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f7f6:	f7f1 f851 	bl	800089c <__aeabi_ddiv>
 800f7fa:	e9cd 0100 	strd	r0, r1, [sp]
 800f7fe:	f006 060f 	and.w	r6, r6, #15
 800f802:	2503      	movs	r5, #3
 800f804:	4f1e      	ldr	r7, [pc, #120]	; (800f880 <_dtoa_r+0x330>)
 800f806:	e04c      	b.n	800f8a2 <_dtoa_r+0x352>
 800f808:	2301      	movs	r3, #1
 800f80a:	930a      	str	r3, [sp, #40]	; 0x28
 800f80c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f80e:	4453      	add	r3, sl
 800f810:	f103 0901 	add.w	r9, r3, #1
 800f814:	9302      	str	r3, [sp, #8]
 800f816:	464b      	mov	r3, r9
 800f818:	2b01      	cmp	r3, #1
 800f81a:	bfb8      	it	lt
 800f81c:	2301      	movlt	r3, #1
 800f81e:	e7ba      	b.n	800f796 <_dtoa_r+0x246>
 800f820:	2300      	movs	r3, #0
 800f822:	e7b2      	b.n	800f78a <_dtoa_r+0x23a>
 800f824:	2300      	movs	r3, #0
 800f826:	e7f0      	b.n	800f80a <_dtoa_r+0x2ba>
 800f828:	2501      	movs	r5, #1
 800f82a:	2300      	movs	r3, #0
 800f82c:	9306      	str	r3, [sp, #24]
 800f82e:	950a      	str	r5, [sp, #40]	; 0x28
 800f830:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f834:	9302      	str	r3, [sp, #8]
 800f836:	4699      	mov	r9, r3
 800f838:	2200      	movs	r2, #0
 800f83a:	2312      	movs	r3, #18
 800f83c:	920b      	str	r2, [sp, #44]	; 0x2c
 800f83e:	e7aa      	b.n	800f796 <_dtoa_r+0x246>
 800f840:	2301      	movs	r3, #1
 800f842:	930a      	str	r3, [sp, #40]	; 0x28
 800f844:	e7f4      	b.n	800f830 <_dtoa_r+0x2e0>
 800f846:	2301      	movs	r3, #1
 800f848:	9302      	str	r3, [sp, #8]
 800f84a:	4699      	mov	r9, r3
 800f84c:	461a      	mov	r2, r3
 800f84e:	e7f5      	b.n	800f83c <_dtoa_r+0x2ec>
 800f850:	3101      	adds	r1, #1
 800f852:	6071      	str	r1, [r6, #4]
 800f854:	0052      	lsls	r2, r2, #1
 800f856:	e7a2      	b.n	800f79e <_dtoa_r+0x24e>
 800f858:	636f4361 	.word	0x636f4361
 800f85c:	3fd287a7 	.word	0x3fd287a7
 800f860:	8b60c8b3 	.word	0x8b60c8b3
 800f864:	3fc68a28 	.word	0x3fc68a28
 800f868:	509f79fb 	.word	0x509f79fb
 800f86c:	3fd34413 	.word	0x3fd34413
 800f870:	7ff00000 	.word	0x7ff00000
 800f874:	080137d1 	.word	0x080137d1
 800f878:	3ff80000 	.word	0x3ff80000
 800f87c:	08013890 	.word	0x08013890
 800f880:	08013868 	.word	0x08013868
 800f884:	080137fd 	.word	0x080137fd
 800f888:	07f1      	lsls	r1, r6, #31
 800f88a:	d508      	bpl.n	800f89e <_dtoa_r+0x34e>
 800f88c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f890:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f894:	f7f0 fed8 	bl	8000648 <__aeabi_dmul>
 800f898:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f89c:	3501      	adds	r5, #1
 800f89e:	1076      	asrs	r6, r6, #1
 800f8a0:	3708      	adds	r7, #8
 800f8a2:	2e00      	cmp	r6, #0
 800f8a4:	d1f0      	bne.n	800f888 <_dtoa_r+0x338>
 800f8a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f8aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8ae:	f7f0 fff5 	bl	800089c <__aeabi_ddiv>
 800f8b2:	e9cd 0100 	strd	r0, r1, [sp]
 800f8b6:	e01a      	b.n	800f8ee <_dtoa_r+0x39e>
 800f8b8:	2502      	movs	r5, #2
 800f8ba:	e7a3      	b.n	800f804 <_dtoa_r+0x2b4>
 800f8bc:	f000 80a0 	beq.w	800fa00 <_dtoa_r+0x4b0>
 800f8c0:	f1ca 0600 	rsb	r6, sl, #0
 800f8c4:	4b9f      	ldr	r3, [pc, #636]	; (800fb44 <_dtoa_r+0x5f4>)
 800f8c6:	4fa0      	ldr	r7, [pc, #640]	; (800fb48 <_dtoa_r+0x5f8>)
 800f8c8:	f006 020f 	and.w	r2, r6, #15
 800f8cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f8d8:	f7f0 feb6 	bl	8000648 <__aeabi_dmul>
 800f8dc:	e9cd 0100 	strd	r0, r1, [sp]
 800f8e0:	1136      	asrs	r6, r6, #4
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	2502      	movs	r5, #2
 800f8e6:	2e00      	cmp	r6, #0
 800f8e8:	d17f      	bne.n	800f9ea <_dtoa_r+0x49a>
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d1e1      	bne.n	800f8b2 <_dtoa_r+0x362>
 800f8ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	f000 8087 	beq.w	800fa04 <_dtoa_r+0x4b4>
 800f8f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	4b93      	ldr	r3, [pc, #588]	; (800fb4c <_dtoa_r+0x5fc>)
 800f8fe:	4630      	mov	r0, r6
 800f900:	4639      	mov	r1, r7
 800f902:	f7f1 f913 	bl	8000b2c <__aeabi_dcmplt>
 800f906:	2800      	cmp	r0, #0
 800f908:	d07c      	beq.n	800fa04 <_dtoa_r+0x4b4>
 800f90a:	f1b9 0f00 	cmp.w	r9, #0
 800f90e:	d079      	beq.n	800fa04 <_dtoa_r+0x4b4>
 800f910:	9b02      	ldr	r3, [sp, #8]
 800f912:	2b00      	cmp	r3, #0
 800f914:	dd35      	ble.n	800f982 <_dtoa_r+0x432>
 800f916:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800f91a:	9308      	str	r3, [sp, #32]
 800f91c:	4639      	mov	r1, r7
 800f91e:	2200      	movs	r2, #0
 800f920:	4b8b      	ldr	r3, [pc, #556]	; (800fb50 <_dtoa_r+0x600>)
 800f922:	4630      	mov	r0, r6
 800f924:	f7f0 fe90 	bl	8000648 <__aeabi_dmul>
 800f928:	e9cd 0100 	strd	r0, r1, [sp]
 800f92c:	9f02      	ldr	r7, [sp, #8]
 800f92e:	3501      	adds	r5, #1
 800f930:	4628      	mov	r0, r5
 800f932:	f7f0 fe1f 	bl	8000574 <__aeabi_i2d>
 800f936:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f93a:	f7f0 fe85 	bl	8000648 <__aeabi_dmul>
 800f93e:	2200      	movs	r2, #0
 800f940:	4b84      	ldr	r3, [pc, #528]	; (800fb54 <_dtoa_r+0x604>)
 800f942:	f7f0 fccb 	bl	80002dc <__adddf3>
 800f946:	4605      	mov	r5, r0
 800f948:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800f94c:	2f00      	cmp	r7, #0
 800f94e:	d15d      	bne.n	800fa0c <_dtoa_r+0x4bc>
 800f950:	2200      	movs	r2, #0
 800f952:	4b81      	ldr	r3, [pc, #516]	; (800fb58 <_dtoa_r+0x608>)
 800f954:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f958:	f7f0 fcbe 	bl	80002d8 <__aeabi_dsub>
 800f95c:	462a      	mov	r2, r5
 800f95e:	4633      	mov	r3, r6
 800f960:	e9cd 0100 	strd	r0, r1, [sp]
 800f964:	f7f1 f900 	bl	8000b68 <__aeabi_dcmpgt>
 800f968:	2800      	cmp	r0, #0
 800f96a:	f040 8288 	bne.w	800fe7e <_dtoa_r+0x92e>
 800f96e:	462a      	mov	r2, r5
 800f970:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f974:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f978:	f7f1 f8d8 	bl	8000b2c <__aeabi_dcmplt>
 800f97c:	2800      	cmp	r0, #0
 800f97e:	f040 827c 	bne.w	800fe7a <_dtoa_r+0x92a>
 800f982:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f986:	e9cd 2300 	strd	r2, r3, [sp]
 800f98a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	f2c0 8150 	blt.w	800fc32 <_dtoa_r+0x6e2>
 800f992:	f1ba 0f0e 	cmp.w	sl, #14
 800f996:	f300 814c 	bgt.w	800fc32 <_dtoa_r+0x6e2>
 800f99a:	4b6a      	ldr	r3, [pc, #424]	; (800fb44 <_dtoa_r+0x5f4>)
 800f99c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f9a0:	ed93 7b00 	vldr	d7, [r3]
 800f9a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f9ac:	f280 80d8 	bge.w	800fb60 <_dtoa_r+0x610>
 800f9b0:	f1b9 0f00 	cmp.w	r9, #0
 800f9b4:	f300 80d4 	bgt.w	800fb60 <_dtoa_r+0x610>
 800f9b8:	f040 825e 	bne.w	800fe78 <_dtoa_r+0x928>
 800f9bc:	2200      	movs	r2, #0
 800f9be:	4b66      	ldr	r3, [pc, #408]	; (800fb58 <_dtoa_r+0x608>)
 800f9c0:	ec51 0b17 	vmov	r0, r1, d7
 800f9c4:	f7f0 fe40 	bl	8000648 <__aeabi_dmul>
 800f9c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9cc:	f7f1 f8c2 	bl	8000b54 <__aeabi_dcmpge>
 800f9d0:	464f      	mov	r7, r9
 800f9d2:	464e      	mov	r6, r9
 800f9d4:	2800      	cmp	r0, #0
 800f9d6:	f040 8234 	bne.w	800fe42 <_dtoa_r+0x8f2>
 800f9da:	2331      	movs	r3, #49	; 0x31
 800f9dc:	f10b 0501 	add.w	r5, fp, #1
 800f9e0:	f88b 3000 	strb.w	r3, [fp]
 800f9e4:	f10a 0a01 	add.w	sl, sl, #1
 800f9e8:	e22f      	b.n	800fe4a <_dtoa_r+0x8fa>
 800f9ea:	07f2      	lsls	r2, r6, #31
 800f9ec:	d505      	bpl.n	800f9fa <_dtoa_r+0x4aa>
 800f9ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f9f2:	f7f0 fe29 	bl	8000648 <__aeabi_dmul>
 800f9f6:	3501      	adds	r5, #1
 800f9f8:	2301      	movs	r3, #1
 800f9fa:	1076      	asrs	r6, r6, #1
 800f9fc:	3708      	adds	r7, #8
 800f9fe:	e772      	b.n	800f8e6 <_dtoa_r+0x396>
 800fa00:	2502      	movs	r5, #2
 800fa02:	e774      	b.n	800f8ee <_dtoa_r+0x39e>
 800fa04:	f8cd a020 	str.w	sl, [sp, #32]
 800fa08:	464f      	mov	r7, r9
 800fa0a:	e791      	b.n	800f930 <_dtoa_r+0x3e0>
 800fa0c:	4b4d      	ldr	r3, [pc, #308]	; (800fb44 <_dtoa_r+0x5f4>)
 800fa0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fa12:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800fa16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d047      	beq.n	800faac <_dtoa_r+0x55c>
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	460b      	mov	r3, r1
 800fa20:	2000      	movs	r0, #0
 800fa22:	494e      	ldr	r1, [pc, #312]	; (800fb5c <_dtoa_r+0x60c>)
 800fa24:	f7f0 ff3a 	bl	800089c <__aeabi_ddiv>
 800fa28:	462a      	mov	r2, r5
 800fa2a:	4633      	mov	r3, r6
 800fa2c:	f7f0 fc54 	bl	80002d8 <__aeabi_dsub>
 800fa30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fa34:	465d      	mov	r5, fp
 800fa36:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa3a:	f7f1 f8b5 	bl	8000ba8 <__aeabi_d2iz>
 800fa3e:	4606      	mov	r6, r0
 800fa40:	f7f0 fd98 	bl	8000574 <__aeabi_i2d>
 800fa44:	4602      	mov	r2, r0
 800fa46:	460b      	mov	r3, r1
 800fa48:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa4c:	f7f0 fc44 	bl	80002d8 <__aeabi_dsub>
 800fa50:	3630      	adds	r6, #48	; 0x30
 800fa52:	f805 6b01 	strb.w	r6, [r5], #1
 800fa56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fa5a:	e9cd 0100 	strd	r0, r1, [sp]
 800fa5e:	f7f1 f865 	bl	8000b2c <__aeabi_dcmplt>
 800fa62:	2800      	cmp	r0, #0
 800fa64:	d163      	bne.n	800fb2e <_dtoa_r+0x5de>
 800fa66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa6a:	2000      	movs	r0, #0
 800fa6c:	4937      	ldr	r1, [pc, #220]	; (800fb4c <_dtoa_r+0x5fc>)
 800fa6e:	f7f0 fc33 	bl	80002d8 <__aeabi_dsub>
 800fa72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fa76:	f7f1 f859 	bl	8000b2c <__aeabi_dcmplt>
 800fa7a:	2800      	cmp	r0, #0
 800fa7c:	f040 80b7 	bne.w	800fbee <_dtoa_r+0x69e>
 800fa80:	eba5 030b 	sub.w	r3, r5, fp
 800fa84:	429f      	cmp	r7, r3
 800fa86:	f77f af7c 	ble.w	800f982 <_dtoa_r+0x432>
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	4b30      	ldr	r3, [pc, #192]	; (800fb50 <_dtoa_r+0x600>)
 800fa8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fa92:	f7f0 fdd9 	bl	8000648 <__aeabi_dmul>
 800fa96:	2200      	movs	r2, #0
 800fa98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fa9c:	4b2c      	ldr	r3, [pc, #176]	; (800fb50 <_dtoa_r+0x600>)
 800fa9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800faa2:	f7f0 fdd1 	bl	8000648 <__aeabi_dmul>
 800faa6:	e9cd 0100 	strd	r0, r1, [sp]
 800faaa:	e7c4      	b.n	800fa36 <_dtoa_r+0x4e6>
 800faac:	462a      	mov	r2, r5
 800faae:	4633      	mov	r3, r6
 800fab0:	f7f0 fdca 	bl	8000648 <__aeabi_dmul>
 800fab4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fab8:	eb0b 0507 	add.w	r5, fp, r7
 800fabc:	465e      	mov	r6, fp
 800fabe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fac2:	f7f1 f871 	bl	8000ba8 <__aeabi_d2iz>
 800fac6:	4607      	mov	r7, r0
 800fac8:	f7f0 fd54 	bl	8000574 <__aeabi_i2d>
 800facc:	3730      	adds	r7, #48	; 0x30
 800face:	4602      	mov	r2, r0
 800fad0:	460b      	mov	r3, r1
 800fad2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fad6:	f7f0 fbff 	bl	80002d8 <__aeabi_dsub>
 800fada:	f806 7b01 	strb.w	r7, [r6], #1
 800fade:	42ae      	cmp	r6, r5
 800fae0:	e9cd 0100 	strd	r0, r1, [sp]
 800fae4:	f04f 0200 	mov.w	r2, #0
 800fae8:	d126      	bne.n	800fb38 <_dtoa_r+0x5e8>
 800faea:	4b1c      	ldr	r3, [pc, #112]	; (800fb5c <_dtoa_r+0x60c>)
 800faec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800faf0:	f7f0 fbf4 	bl	80002dc <__adddf3>
 800faf4:	4602      	mov	r2, r0
 800faf6:	460b      	mov	r3, r1
 800faf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fafc:	f7f1 f834 	bl	8000b68 <__aeabi_dcmpgt>
 800fb00:	2800      	cmp	r0, #0
 800fb02:	d174      	bne.n	800fbee <_dtoa_r+0x69e>
 800fb04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fb08:	2000      	movs	r0, #0
 800fb0a:	4914      	ldr	r1, [pc, #80]	; (800fb5c <_dtoa_r+0x60c>)
 800fb0c:	f7f0 fbe4 	bl	80002d8 <__aeabi_dsub>
 800fb10:	4602      	mov	r2, r0
 800fb12:	460b      	mov	r3, r1
 800fb14:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb18:	f7f1 f808 	bl	8000b2c <__aeabi_dcmplt>
 800fb1c:	2800      	cmp	r0, #0
 800fb1e:	f43f af30 	beq.w	800f982 <_dtoa_r+0x432>
 800fb22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fb26:	2b30      	cmp	r3, #48	; 0x30
 800fb28:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800fb2c:	d002      	beq.n	800fb34 <_dtoa_r+0x5e4>
 800fb2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fb32:	e04a      	b.n	800fbca <_dtoa_r+0x67a>
 800fb34:	4615      	mov	r5, r2
 800fb36:	e7f4      	b.n	800fb22 <_dtoa_r+0x5d2>
 800fb38:	4b05      	ldr	r3, [pc, #20]	; (800fb50 <_dtoa_r+0x600>)
 800fb3a:	f7f0 fd85 	bl	8000648 <__aeabi_dmul>
 800fb3e:	e9cd 0100 	strd	r0, r1, [sp]
 800fb42:	e7bc      	b.n	800fabe <_dtoa_r+0x56e>
 800fb44:	08013890 	.word	0x08013890
 800fb48:	08013868 	.word	0x08013868
 800fb4c:	3ff00000 	.word	0x3ff00000
 800fb50:	40240000 	.word	0x40240000
 800fb54:	401c0000 	.word	0x401c0000
 800fb58:	40140000 	.word	0x40140000
 800fb5c:	3fe00000 	.word	0x3fe00000
 800fb60:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fb64:	465d      	mov	r5, fp
 800fb66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fb6a:	4630      	mov	r0, r6
 800fb6c:	4639      	mov	r1, r7
 800fb6e:	f7f0 fe95 	bl	800089c <__aeabi_ddiv>
 800fb72:	f7f1 f819 	bl	8000ba8 <__aeabi_d2iz>
 800fb76:	4680      	mov	r8, r0
 800fb78:	f7f0 fcfc 	bl	8000574 <__aeabi_i2d>
 800fb7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fb80:	f7f0 fd62 	bl	8000648 <__aeabi_dmul>
 800fb84:	4602      	mov	r2, r0
 800fb86:	460b      	mov	r3, r1
 800fb88:	4630      	mov	r0, r6
 800fb8a:	4639      	mov	r1, r7
 800fb8c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800fb90:	f7f0 fba2 	bl	80002d8 <__aeabi_dsub>
 800fb94:	f805 6b01 	strb.w	r6, [r5], #1
 800fb98:	eba5 060b 	sub.w	r6, r5, fp
 800fb9c:	45b1      	cmp	r9, r6
 800fb9e:	4602      	mov	r2, r0
 800fba0:	460b      	mov	r3, r1
 800fba2:	d139      	bne.n	800fc18 <_dtoa_r+0x6c8>
 800fba4:	f7f0 fb9a 	bl	80002dc <__adddf3>
 800fba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fbac:	4606      	mov	r6, r0
 800fbae:	460f      	mov	r7, r1
 800fbb0:	f7f0 ffda 	bl	8000b68 <__aeabi_dcmpgt>
 800fbb4:	b9c8      	cbnz	r0, 800fbea <_dtoa_r+0x69a>
 800fbb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fbba:	4630      	mov	r0, r6
 800fbbc:	4639      	mov	r1, r7
 800fbbe:	f7f0 ffab 	bl	8000b18 <__aeabi_dcmpeq>
 800fbc2:	b110      	cbz	r0, 800fbca <_dtoa_r+0x67a>
 800fbc4:	f018 0f01 	tst.w	r8, #1
 800fbc8:	d10f      	bne.n	800fbea <_dtoa_r+0x69a>
 800fbca:	9904      	ldr	r1, [sp, #16]
 800fbcc:	4620      	mov	r0, r4
 800fbce:	f000 fcaa 	bl	8010526 <_Bfree>
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fbd6:	702b      	strb	r3, [r5, #0]
 800fbd8:	f10a 0301 	add.w	r3, sl, #1
 800fbdc:	6013      	str	r3, [r2, #0]
 800fbde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	f000 8241 	beq.w	8010068 <_dtoa_r+0xb18>
 800fbe6:	601d      	str	r5, [r3, #0]
 800fbe8:	e23e      	b.n	8010068 <_dtoa_r+0xb18>
 800fbea:	f8cd a020 	str.w	sl, [sp, #32]
 800fbee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fbf2:	2a39      	cmp	r2, #57	; 0x39
 800fbf4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800fbf8:	d108      	bne.n	800fc0c <_dtoa_r+0x6bc>
 800fbfa:	459b      	cmp	fp, r3
 800fbfc:	d10a      	bne.n	800fc14 <_dtoa_r+0x6c4>
 800fbfe:	9b08      	ldr	r3, [sp, #32]
 800fc00:	3301      	adds	r3, #1
 800fc02:	9308      	str	r3, [sp, #32]
 800fc04:	2330      	movs	r3, #48	; 0x30
 800fc06:	f88b 3000 	strb.w	r3, [fp]
 800fc0a:	465b      	mov	r3, fp
 800fc0c:	781a      	ldrb	r2, [r3, #0]
 800fc0e:	3201      	adds	r2, #1
 800fc10:	701a      	strb	r2, [r3, #0]
 800fc12:	e78c      	b.n	800fb2e <_dtoa_r+0x5de>
 800fc14:	461d      	mov	r5, r3
 800fc16:	e7ea      	b.n	800fbee <_dtoa_r+0x69e>
 800fc18:	2200      	movs	r2, #0
 800fc1a:	4b9b      	ldr	r3, [pc, #620]	; (800fe88 <_dtoa_r+0x938>)
 800fc1c:	f7f0 fd14 	bl	8000648 <__aeabi_dmul>
 800fc20:	2200      	movs	r2, #0
 800fc22:	2300      	movs	r3, #0
 800fc24:	4606      	mov	r6, r0
 800fc26:	460f      	mov	r7, r1
 800fc28:	f7f0 ff76 	bl	8000b18 <__aeabi_dcmpeq>
 800fc2c:	2800      	cmp	r0, #0
 800fc2e:	d09a      	beq.n	800fb66 <_dtoa_r+0x616>
 800fc30:	e7cb      	b.n	800fbca <_dtoa_r+0x67a>
 800fc32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fc34:	2a00      	cmp	r2, #0
 800fc36:	f000 808b 	beq.w	800fd50 <_dtoa_r+0x800>
 800fc3a:	9a06      	ldr	r2, [sp, #24]
 800fc3c:	2a01      	cmp	r2, #1
 800fc3e:	dc6e      	bgt.n	800fd1e <_dtoa_r+0x7ce>
 800fc40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800fc42:	2a00      	cmp	r2, #0
 800fc44:	d067      	beq.n	800fd16 <_dtoa_r+0x7c6>
 800fc46:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fc4a:	9f07      	ldr	r7, [sp, #28]
 800fc4c:	9d05      	ldr	r5, [sp, #20]
 800fc4e:	9a05      	ldr	r2, [sp, #20]
 800fc50:	2101      	movs	r1, #1
 800fc52:	441a      	add	r2, r3
 800fc54:	4620      	mov	r0, r4
 800fc56:	9205      	str	r2, [sp, #20]
 800fc58:	4498      	add	r8, r3
 800fc5a:	f000 fd04 	bl	8010666 <__i2b>
 800fc5e:	4606      	mov	r6, r0
 800fc60:	2d00      	cmp	r5, #0
 800fc62:	dd0c      	ble.n	800fc7e <_dtoa_r+0x72e>
 800fc64:	f1b8 0f00 	cmp.w	r8, #0
 800fc68:	dd09      	ble.n	800fc7e <_dtoa_r+0x72e>
 800fc6a:	4545      	cmp	r5, r8
 800fc6c:	9a05      	ldr	r2, [sp, #20]
 800fc6e:	462b      	mov	r3, r5
 800fc70:	bfa8      	it	ge
 800fc72:	4643      	movge	r3, r8
 800fc74:	1ad2      	subs	r2, r2, r3
 800fc76:	9205      	str	r2, [sp, #20]
 800fc78:	1aed      	subs	r5, r5, r3
 800fc7a:	eba8 0803 	sub.w	r8, r8, r3
 800fc7e:	9b07      	ldr	r3, [sp, #28]
 800fc80:	b1eb      	cbz	r3, 800fcbe <_dtoa_r+0x76e>
 800fc82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d067      	beq.n	800fd58 <_dtoa_r+0x808>
 800fc88:	b18f      	cbz	r7, 800fcae <_dtoa_r+0x75e>
 800fc8a:	4631      	mov	r1, r6
 800fc8c:	463a      	mov	r2, r7
 800fc8e:	4620      	mov	r0, r4
 800fc90:	f000 fd88 	bl	80107a4 <__pow5mult>
 800fc94:	9a04      	ldr	r2, [sp, #16]
 800fc96:	4601      	mov	r1, r0
 800fc98:	4606      	mov	r6, r0
 800fc9a:	4620      	mov	r0, r4
 800fc9c:	f000 fcec 	bl	8010678 <__multiply>
 800fca0:	9904      	ldr	r1, [sp, #16]
 800fca2:	9008      	str	r0, [sp, #32]
 800fca4:	4620      	mov	r0, r4
 800fca6:	f000 fc3e 	bl	8010526 <_Bfree>
 800fcaa:	9b08      	ldr	r3, [sp, #32]
 800fcac:	9304      	str	r3, [sp, #16]
 800fcae:	9b07      	ldr	r3, [sp, #28]
 800fcb0:	1bda      	subs	r2, r3, r7
 800fcb2:	d004      	beq.n	800fcbe <_dtoa_r+0x76e>
 800fcb4:	9904      	ldr	r1, [sp, #16]
 800fcb6:	4620      	mov	r0, r4
 800fcb8:	f000 fd74 	bl	80107a4 <__pow5mult>
 800fcbc:	9004      	str	r0, [sp, #16]
 800fcbe:	2101      	movs	r1, #1
 800fcc0:	4620      	mov	r0, r4
 800fcc2:	f000 fcd0 	bl	8010666 <__i2b>
 800fcc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fcc8:	4607      	mov	r7, r0
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	f000 81d0 	beq.w	8010070 <_dtoa_r+0xb20>
 800fcd0:	461a      	mov	r2, r3
 800fcd2:	4601      	mov	r1, r0
 800fcd4:	4620      	mov	r0, r4
 800fcd6:	f000 fd65 	bl	80107a4 <__pow5mult>
 800fcda:	9b06      	ldr	r3, [sp, #24]
 800fcdc:	2b01      	cmp	r3, #1
 800fcde:	4607      	mov	r7, r0
 800fce0:	dc40      	bgt.n	800fd64 <_dtoa_r+0x814>
 800fce2:	9b00      	ldr	r3, [sp, #0]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d139      	bne.n	800fd5c <_dtoa_r+0x80c>
 800fce8:	9b01      	ldr	r3, [sp, #4]
 800fcea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d136      	bne.n	800fd60 <_dtoa_r+0x810>
 800fcf2:	9b01      	ldr	r3, [sp, #4]
 800fcf4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fcf8:	0d1b      	lsrs	r3, r3, #20
 800fcfa:	051b      	lsls	r3, r3, #20
 800fcfc:	b12b      	cbz	r3, 800fd0a <_dtoa_r+0x7ba>
 800fcfe:	9b05      	ldr	r3, [sp, #20]
 800fd00:	3301      	adds	r3, #1
 800fd02:	9305      	str	r3, [sp, #20]
 800fd04:	f108 0801 	add.w	r8, r8, #1
 800fd08:	2301      	movs	r3, #1
 800fd0a:	9307      	str	r3, [sp, #28]
 800fd0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d12a      	bne.n	800fd68 <_dtoa_r+0x818>
 800fd12:	2001      	movs	r0, #1
 800fd14:	e030      	b.n	800fd78 <_dtoa_r+0x828>
 800fd16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fd18:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fd1c:	e795      	b.n	800fc4a <_dtoa_r+0x6fa>
 800fd1e:	9b07      	ldr	r3, [sp, #28]
 800fd20:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800fd24:	42bb      	cmp	r3, r7
 800fd26:	bfbf      	itttt	lt
 800fd28:	9b07      	ldrlt	r3, [sp, #28]
 800fd2a:	9707      	strlt	r7, [sp, #28]
 800fd2c:	1afa      	sublt	r2, r7, r3
 800fd2e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800fd30:	bfbb      	ittet	lt
 800fd32:	189b      	addlt	r3, r3, r2
 800fd34:	930e      	strlt	r3, [sp, #56]	; 0x38
 800fd36:	1bdf      	subge	r7, r3, r7
 800fd38:	2700      	movlt	r7, #0
 800fd3a:	f1b9 0f00 	cmp.w	r9, #0
 800fd3e:	bfb5      	itete	lt
 800fd40:	9b05      	ldrlt	r3, [sp, #20]
 800fd42:	9d05      	ldrge	r5, [sp, #20]
 800fd44:	eba3 0509 	sublt.w	r5, r3, r9
 800fd48:	464b      	movge	r3, r9
 800fd4a:	bfb8      	it	lt
 800fd4c:	2300      	movlt	r3, #0
 800fd4e:	e77e      	b.n	800fc4e <_dtoa_r+0x6fe>
 800fd50:	9f07      	ldr	r7, [sp, #28]
 800fd52:	9d05      	ldr	r5, [sp, #20]
 800fd54:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800fd56:	e783      	b.n	800fc60 <_dtoa_r+0x710>
 800fd58:	9a07      	ldr	r2, [sp, #28]
 800fd5a:	e7ab      	b.n	800fcb4 <_dtoa_r+0x764>
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	e7d4      	b.n	800fd0a <_dtoa_r+0x7ba>
 800fd60:	9b00      	ldr	r3, [sp, #0]
 800fd62:	e7d2      	b.n	800fd0a <_dtoa_r+0x7ba>
 800fd64:	2300      	movs	r3, #0
 800fd66:	9307      	str	r3, [sp, #28]
 800fd68:	693b      	ldr	r3, [r7, #16]
 800fd6a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800fd6e:	6918      	ldr	r0, [r3, #16]
 800fd70:	f000 fc2b 	bl	80105ca <__hi0bits>
 800fd74:	f1c0 0020 	rsb	r0, r0, #32
 800fd78:	4440      	add	r0, r8
 800fd7a:	f010 001f 	ands.w	r0, r0, #31
 800fd7e:	d047      	beq.n	800fe10 <_dtoa_r+0x8c0>
 800fd80:	f1c0 0320 	rsb	r3, r0, #32
 800fd84:	2b04      	cmp	r3, #4
 800fd86:	dd3b      	ble.n	800fe00 <_dtoa_r+0x8b0>
 800fd88:	9b05      	ldr	r3, [sp, #20]
 800fd8a:	f1c0 001c 	rsb	r0, r0, #28
 800fd8e:	4403      	add	r3, r0
 800fd90:	9305      	str	r3, [sp, #20]
 800fd92:	4405      	add	r5, r0
 800fd94:	4480      	add	r8, r0
 800fd96:	9b05      	ldr	r3, [sp, #20]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	dd05      	ble.n	800fda8 <_dtoa_r+0x858>
 800fd9c:	461a      	mov	r2, r3
 800fd9e:	9904      	ldr	r1, [sp, #16]
 800fda0:	4620      	mov	r0, r4
 800fda2:	f000 fd4d 	bl	8010840 <__lshift>
 800fda6:	9004      	str	r0, [sp, #16]
 800fda8:	f1b8 0f00 	cmp.w	r8, #0
 800fdac:	dd05      	ble.n	800fdba <_dtoa_r+0x86a>
 800fdae:	4639      	mov	r1, r7
 800fdb0:	4642      	mov	r2, r8
 800fdb2:	4620      	mov	r0, r4
 800fdb4:	f000 fd44 	bl	8010840 <__lshift>
 800fdb8:	4607      	mov	r7, r0
 800fdba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fdbc:	b353      	cbz	r3, 800fe14 <_dtoa_r+0x8c4>
 800fdbe:	4639      	mov	r1, r7
 800fdc0:	9804      	ldr	r0, [sp, #16]
 800fdc2:	f000 fd91 	bl	80108e8 <__mcmp>
 800fdc6:	2800      	cmp	r0, #0
 800fdc8:	da24      	bge.n	800fe14 <_dtoa_r+0x8c4>
 800fdca:	2300      	movs	r3, #0
 800fdcc:	220a      	movs	r2, #10
 800fdce:	9904      	ldr	r1, [sp, #16]
 800fdd0:	4620      	mov	r0, r4
 800fdd2:	f000 fbbf 	bl	8010554 <__multadd>
 800fdd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fdd8:	9004      	str	r0, [sp, #16]
 800fdda:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	f000 814d 	beq.w	801007e <_dtoa_r+0xb2e>
 800fde4:	2300      	movs	r3, #0
 800fde6:	4631      	mov	r1, r6
 800fde8:	220a      	movs	r2, #10
 800fdea:	4620      	mov	r0, r4
 800fdec:	f000 fbb2 	bl	8010554 <__multadd>
 800fdf0:	9b02      	ldr	r3, [sp, #8]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	4606      	mov	r6, r0
 800fdf6:	dc4f      	bgt.n	800fe98 <_dtoa_r+0x948>
 800fdf8:	9b06      	ldr	r3, [sp, #24]
 800fdfa:	2b02      	cmp	r3, #2
 800fdfc:	dd4c      	ble.n	800fe98 <_dtoa_r+0x948>
 800fdfe:	e011      	b.n	800fe24 <_dtoa_r+0x8d4>
 800fe00:	d0c9      	beq.n	800fd96 <_dtoa_r+0x846>
 800fe02:	9a05      	ldr	r2, [sp, #20]
 800fe04:	331c      	adds	r3, #28
 800fe06:	441a      	add	r2, r3
 800fe08:	9205      	str	r2, [sp, #20]
 800fe0a:	441d      	add	r5, r3
 800fe0c:	4498      	add	r8, r3
 800fe0e:	e7c2      	b.n	800fd96 <_dtoa_r+0x846>
 800fe10:	4603      	mov	r3, r0
 800fe12:	e7f6      	b.n	800fe02 <_dtoa_r+0x8b2>
 800fe14:	f1b9 0f00 	cmp.w	r9, #0
 800fe18:	dc38      	bgt.n	800fe8c <_dtoa_r+0x93c>
 800fe1a:	9b06      	ldr	r3, [sp, #24]
 800fe1c:	2b02      	cmp	r3, #2
 800fe1e:	dd35      	ble.n	800fe8c <_dtoa_r+0x93c>
 800fe20:	f8cd 9008 	str.w	r9, [sp, #8]
 800fe24:	9b02      	ldr	r3, [sp, #8]
 800fe26:	b963      	cbnz	r3, 800fe42 <_dtoa_r+0x8f2>
 800fe28:	4639      	mov	r1, r7
 800fe2a:	2205      	movs	r2, #5
 800fe2c:	4620      	mov	r0, r4
 800fe2e:	f000 fb91 	bl	8010554 <__multadd>
 800fe32:	4601      	mov	r1, r0
 800fe34:	4607      	mov	r7, r0
 800fe36:	9804      	ldr	r0, [sp, #16]
 800fe38:	f000 fd56 	bl	80108e8 <__mcmp>
 800fe3c:	2800      	cmp	r0, #0
 800fe3e:	f73f adcc 	bgt.w	800f9da <_dtoa_r+0x48a>
 800fe42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe44:	465d      	mov	r5, fp
 800fe46:	ea6f 0a03 	mvn.w	sl, r3
 800fe4a:	f04f 0900 	mov.w	r9, #0
 800fe4e:	4639      	mov	r1, r7
 800fe50:	4620      	mov	r0, r4
 800fe52:	f000 fb68 	bl	8010526 <_Bfree>
 800fe56:	2e00      	cmp	r6, #0
 800fe58:	f43f aeb7 	beq.w	800fbca <_dtoa_r+0x67a>
 800fe5c:	f1b9 0f00 	cmp.w	r9, #0
 800fe60:	d005      	beq.n	800fe6e <_dtoa_r+0x91e>
 800fe62:	45b1      	cmp	r9, r6
 800fe64:	d003      	beq.n	800fe6e <_dtoa_r+0x91e>
 800fe66:	4649      	mov	r1, r9
 800fe68:	4620      	mov	r0, r4
 800fe6a:	f000 fb5c 	bl	8010526 <_Bfree>
 800fe6e:	4631      	mov	r1, r6
 800fe70:	4620      	mov	r0, r4
 800fe72:	f000 fb58 	bl	8010526 <_Bfree>
 800fe76:	e6a8      	b.n	800fbca <_dtoa_r+0x67a>
 800fe78:	2700      	movs	r7, #0
 800fe7a:	463e      	mov	r6, r7
 800fe7c:	e7e1      	b.n	800fe42 <_dtoa_r+0x8f2>
 800fe7e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fe82:	463e      	mov	r6, r7
 800fe84:	e5a9      	b.n	800f9da <_dtoa_r+0x48a>
 800fe86:	bf00      	nop
 800fe88:	40240000 	.word	0x40240000
 800fe8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe8e:	f8cd 9008 	str.w	r9, [sp, #8]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	f000 80fa 	beq.w	801008c <_dtoa_r+0xb3c>
 800fe98:	2d00      	cmp	r5, #0
 800fe9a:	dd05      	ble.n	800fea8 <_dtoa_r+0x958>
 800fe9c:	4631      	mov	r1, r6
 800fe9e:	462a      	mov	r2, r5
 800fea0:	4620      	mov	r0, r4
 800fea2:	f000 fccd 	bl	8010840 <__lshift>
 800fea6:	4606      	mov	r6, r0
 800fea8:	9b07      	ldr	r3, [sp, #28]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d04c      	beq.n	800ff48 <_dtoa_r+0x9f8>
 800feae:	6871      	ldr	r1, [r6, #4]
 800feb0:	4620      	mov	r0, r4
 800feb2:	f000 fb04 	bl	80104be <_Balloc>
 800feb6:	6932      	ldr	r2, [r6, #16]
 800feb8:	3202      	adds	r2, #2
 800feba:	4605      	mov	r5, r0
 800febc:	0092      	lsls	r2, r2, #2
 800febe:	f106 010c 	add.w	r1, r6, #12
 800fec2:	300c      	adds	r0, #12
 800fec4:	f000 faf0 	bl	80104a8 <memcpy>
 800fec8:	2201      	movs	r2, #1
 800feca:	4629      	mov	r1, r5
 800fecc:	4620      	mov	r0, r4
 800fece:	f000 fcb7 	bl	8010840 <__lshift>
 800fed2:	9b00      	ldr	r3, [sp, #0]
 800fed4:	f8cd b014 	str.w	fp, [sp, #20]
 800fed8:	f003 0301 	and.w	r3, r3, #1
 800fedc:	46b1      	mov	r9, r6
 800fede:	9307      	str	r3, [sp, #28]
 800fee0:	4606      	mov	r6, r0
 800fee2:	4639      	mov	r1, r7
 800fee4:	9804      	ldr	r0, [sp, #16]
 800fee6:	f7ff faa5 	bl	800f434 <quorem>
 800feea:	4649      	mov	r1, r9
 800feec:	4605      	mov	r5, r0
 800feee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800fef2:	9804      	ldr	r0, [sp, #16]
 800fef4:	f000 fcf8 	bl	80108e8 <__mcmp>
 800fef8:	4632      	mov	r2, r6
 800fefa:	9000      	str	r0, [sp, #0]
 800fefc:	4639      	mov	r1, r7
 800fefe:	4620      	mov	r0, r4
 800ff00:	f000 fd0c 	bl	801091c <__mdiff>
 800ff04:	68c3      	ldr	r3, [r0, #12]
 800ff06:	4602      	mov	r2, r0
 800ff08:	bb03      	cbnz	r3, 800ff4c <_dtoa_r+0x9fc>
 800ff0a:	4601      	mov	r1, r0
 800ff0c:	9008      	str	r0, [sp, #32]
 800ff0e:	9804      	ldr	r0, [sp, #16]
 800ff10:	f000 fcea 	bl	80108e8 <__mcmp>
 800ff14:	9a08      	ldr	r2, [sp, #32]
 800ff16:	4603      	mov	r3, r0
 800ff18:	4611      	mov	r1, r2
 800ff1a:	4620      	mov	r0, r4
 800ff1c:	9308      	str	r3, [sp, #32]
 800ff1e:	f000 fb02 	bl	8010526 <_Bfree>
 800ff22:	9b08      	ldr	r3, [sp, #32]
 800ff24:	b9a3      	cbnz	r3, 800ff50 <_dtoa_r+0xa00>
 800ff26:	9a06      	ldr	r2, [sp, #24]
 800ff28:	b992      	cbnz	r2, 800ff50 <_dtoa_r+0xa00>
 800ff2a:	9a07      	ldr	r2, [sp, #28]
 800ff2c:	b982      	cbnz	r2, 800ff50 <_dtoa_r+0xa00>
 800ff2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ff32:	d029      	beq.n	800ff88 <_dtoa_r+0xa38>
 800ff34:	9b00      	ldr	r3, [sp, #0]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	dd01      	ble.n	800ff3e <_dtoa_r+0x9ee>
 800ff3a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ff3e:	9b05      	ldr	r3, [sp, #20]
 800ff40:	1c5d      	adds	r5, r3, #1
 800ff42:	f883 8000 	strb.w	r8, [r3]
 800ff46:	e782      	b.n	800fe4e <_dtoa_r+0x8fe>
 800ff48:	4630      	mov	r0, r6
 800ff4a:	e7c2      	b.n	800fed2 <_dtoa_r+0x982>
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	e7e3      	b.n	800ff18 <_dtoa_r+0x9c8>
 800ff50:	9a00      	ldr	r2, [sp, #0]
 800ff52:	2a00      	cmp	r2, #0
 800ff54:	db04      	blt.n	800ff60 <_dtoa_r+0xa10>
 800ff56:	d125      	bne.n	800ffa4 <_dtoa_r+0xa54>
 800ff58:	9a06      	ldr	r2, [sp, #24]
 800ff5a:	bb1a      	cbnz	r2, 800ffa4 <_dtoa_r+0xa54>
 800ff5c:	9a07      	ldr	r2, [sp, #28]
 800ff5e:	bb0a      	cbnz	r2, 800ffa4 <_dtoa_r+0xa54>
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	ddec      	ble.n	800ff3e <_dtoa_r+0x9ee>
 800ff64:	2201      	movs	r2, #1
 800ff66:	9904      	ldr	r1, [sp, #16]
 800ff68:	4620      	mov	r0, r4
 800ff6a:	f000 fc69 	bl	8010840 <__lshift>
 800ff6e:	4639      	mov	r1, r7
 800ff70:	9004      	str	r0, [sp, #16]
 800ff72:	f000 fcb9 	bl	80108e8 <__mcmp>
 800ff76:	2800      	cmp	r0, #0
 800ff78:	dc03      	bgt.n	800ff82 <_dtoa_r+0xa32>
 800ff7a:	d1e0      	bne.n	800ff3e <_dtoa_r+0x9ee>
 800ff7c:	f018 0f01 	tst.w	r8, #1
 800ff80:	d0dd      	beq.n	800ff3e <_dtoa_r+0x9ee>
 800ff82:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ff86:	d1d8      	bne.n	800ff3a <_dtoa_r+0x9ea>
 800ff88:	9b05      	ldr	r3, [sp, #20]
 800ff8a:	9a05      	ldr	r2, [sp, #20]
 800ff8c:	1c5d      	adds	r5, r3, #1
 800ff8e:	2339      	movs	r3, #57	; 0x39
 800ff90:	7013      	strb	r3, [r2, #0]
 800ff92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ff96:	2b39      	cmp	r3, #57	; 0x39
 800ff98:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ff9c:	d04f      	beq.n	801003e <_dtoa_r+0xaee>
 800ff9e:	3301      	adds	r3, #1
 800ffa0:	7013      	strb	r3, [r2, #0]
 800ffa2:	e754      	b.n	800fe4e <_dtoa_r+0x8fe>
 800ffa4:	9a05      	ldr	r2, [sp, #20]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	f102 0501 	add.w	r5, r2, #1
 800ffac:	dd06      	ble.n	800ffbc <_dtoa_r+0xa6c>
 800ffae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ffb2:	d0e9      	beq.n	800ff88 <_dtoa_r+0xa38>
 800ffb4:	f108 0801 	add.w	r8, r8, #1
 800ffb8:	9b05      	ldr	r3, [sp, #20]
 800ffba:	e7c2      	b.n	800ff42 <_dtoa_r+0x9f2>
 800ffbc:	9a02      	ldr	r2, [sp, #8]
 800ffbe:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ffc2:	eba5 030b 	sub.w	r3, r5, fp
 800ffc6:	4293      	cmp	r3, r2
 800ffc8:	d021      	beq.n	801000e <_dtoa_r+0xabe>
 800ffca:	2300      	movs	r3, #0
 800ffcc:	220a      	movs	r2, #10
 800ffce:	9904      	ldr	r1, [sp, #16]
 800ffd0:	4620      	mov	r0, r4
 800ffd2:	f000 fabf 	bl	8010554 <__multadd>
 800ffd6:	45b1      	cmp	r9, r6
 800ffd8:	9004      	str	r0, [sp, #16]
 800ffda:	f04f 0300 	mov.w	r3, #0
 800ffde:	f04f 020a 	mov.w	r2, #10
 800ffe2:	4649      	mov	r1, r9
 800ffe4:	4620      	mov	r0, r4
 800ffe6:	d105      	bne.n	800fff4 <_dtoa_r+0xaa4>
 800ffe8:	f000 fab4 	bl	8010554 <__multadd>
 800ffec:	4681      	mov	r9, r0
 800ffee:	4606      	mov	r6, r0
 800fff0:	9505      	str	r5, [sp, #20]
 800fff2:	e776      	b.n	800fee2 <_dtoa_r+0x992>
 800fff4:	f000 faae 	bl	8010554 <__multadd>
 800fff8:	4631      	mov	r1, r6
 800fffa:	4681      	mov	r9, r0
 800fffc:	2300      	movs	r3, #0
 800fffe:	220a      	movs	r2, #10
 8010000:	4620      	mov	r0, r4
 8010002:	f000 faa7 	bl	8010554 <__multadd>
 8010006:	4606      	mov	r6, r0
 8010008:	e7f2      	b.n	800fff0 <_dtoa_r+0xaa0>
 801000a:	f04f 0900 	mov.w	r9, #0
 801000e:	2201      	movs	r2, #1
 8010010:	9904      	ldr	r1, [sp, #16]
 8010012:	4620      	mov	r0, r4
 8010014:	f000 fc14 	bl	8010840 <__lshift>
 8010018:	4639      	mov	r1, r7
 801001a:	9004      	str	r0, [sp, #16]
 801001c:	f000 fc64 	bl	80108e8 <__mcmp>
 8010020:	2800      	cmp	r0, #0
 8010022:	dcb6      	bgt.n	800ff92 <_dtoa_r+0xa42>
 8010024:	d102      	bne.n	801002c <_dtoa_r+0xadc>
 8010026:	f018 0f01 	tst.w	r8, #1
 801002a:	d1b2      	bne.n	800ff92 <_dtoa_r+0xa42>
 801002c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010030:	2b30      	cmp	r3, #48	; 0x30
 8010032:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8010036:	f47f af0a 	bne.w	800fe4e <_dtoa_r+0x8fe>
 801003a:	4615      	mov	r5, r2
 801003c:	e7f6      	b.n	801002c <_dtoa_r+0xadc>
 801003e:	4593      	cmp	fp, r2
 8010040:	d105      	bne.n	801004e <_dtoa_r+0xafe>
 8010042:	2331      	movs	r3, #49	; 0x31
 8010044:	f10a 0a01 	add.w	sl, sl, #1
 8010048:	f88b 3000 	strb.w	r3, [fp]
 801004c:	e6ff      	b.n	800fe4e <_dtoa_r+0x8fe>
 801004e:	4615      	mov	r5, r2
 8010050:	e79f      	b.n	800ff92 <_dtoa_r+0xa42>
 8010052:	f8df b064 	ldr.w	fp, [pc, #100]	; 80100b8 <_dtoa_r+0xb68>
 8010056:	e007      	b.n	8010068 <_dtoa_r+0xb18>
 8010058:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801005a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80100bc <_dtoa_r+0xb6c>
 801005e:	b11b      	cbz	r3, 8010068 <_dtoa_r+0xb18>
 8010060:	f10b 0308 	add.w	r3, fp, #8
 8010064:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010066:	6013      	str	r3, [r2, #0]
 8010068:	4658      	mov	r0, fp
 801006a:	b017      	add	sp, #92	; 0x5c
 801006c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010070:	9b06      	ldr	r3, [sp, #24]
 8010072:	2b01      	cmp	r3, #1
 8010074:	f77f ae35 	ble.w	800fce2 <_dtoa_r+0x792>
 8010078:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801007a:	9307      	str	r3, [sp, #28]
 801007c:	e649      	b.n	800fd12 <_dtoa_r+0x7c2>
 801007e:	9b02      	ldr	r3, [sp, #8]
 8010080:	2b00      	cmp	r3, #0
 8010082:	dc03      	bgt.n	801008c <_dtoa_r+0xb3c>
 8010084:	9b06      	ldr	r3, [sp, #24]
 8010086:	2b02      	cmp	r3, #2
 8010088:	f73f aecc 	bgt.w	800fe24 <_dtoa_r+0x8d4>
 801008c:	465d      	mov	r5, fp
 801008e:	4639      	mov	r1, r7
 8010090:	9804      	ldr	r0, [sp, #16]
 8010092:	f7ff f9cf 	bl	800f434 <quorem>
 8010096:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801009a:	f805 8b01 	strb.w	r8, [r5], #1
 801009e:	9a02      	ldr	r2, [sp, #8]
 80100a0:	eba5 030b 	sub.w	r3, r5, fp
 80100a4:	429a      	cmp	r2, r3
 80100a6:	ddb0      	ble.n	801000a <_dtoa_r+0xaba>
 80100a8:	2300      	movs	r3, #0
 80100aa:	220a      	movs	r2, #10
 80100ac:	9904      	ldr	r1, [sp, #16]
 80100ae:	4620      	mov	r0, r4
 80100b0:	f000 fa50 	bl	8010554 <__multadd>
 80100b4:	9004      	str	r0, [sp, #16]
 80100b6:	e7ea      	b.n	801008e <_dtoa_r+0xb3e>
 80100b8:	080137d0 	.word	0x080137d0
 80100bc:	080137f4 	.word	0x080137f4

080100c0 <__sflush_r>:
 80100c0:	898a      	ldrh	r2, [r1, #12]
 80100c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100c6:	4605      	mov	r5, r0
 80100c8:	0710      	lsls	r0, r2, #28
 80100ca:	460c      	mov	r4, r1
 80100cc:	d458      	bmi.n	8010180 <__sflush_r+0xc0>
 80100ce:	684b      	ldr	r3, [r1, #4]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	dc05      	bgt.n	80100e0 <__sflush_r+0x20>
 80100d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	dc02      	bgt.n	80100e0 <__sflush_r+0x20>
 80100da:	2000      	movs	r0, #0
 80100dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80100e2:	2e00      	cmp	r6, #0
 80100e4:	d0f9      	beq.n	80100da <__sflush_r+0x1a>
 80100e6:	2300      	movs	r3, #0
 80100e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80100ec:	682f      	ldr	r7, [r5, #0]
 80100ee:	6a21      	ldr	r1, [r4, #32]
 80100f0:	602b      	str	r3, [r5, #0]
 80100f2:	d032      	beq.n	801015a <__sflush_r+0x9a>
 80100f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80100f6:	89a3      	ldrh	r3, [r4, #12]
 80100f8:	075a      	lsls	r2, r3, #29
 80100fa:	d505      	bpl.n	8010108 <__sflush_r+0x48>
 80100fc:	6863      	ldr	r3, [r4, #4]
 80100fe:	1ac0      	subs	r0, r0, r3
 8010100:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010102:	b10b      	cbz	r3, 8010108 <__sflush_r+0x48>
 8010104:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010106:	1ac0      	subs	r0, r0, r3
 8010108:	2300      	movs	r3, #0
 801010a:	4602      	mov	r2, r0
 801010c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801010e:	6a21      	ldr	r1, [r4, #32]
 8010110:	4628      	mov	r0, r5
 8010112:	47b0      	blx	r6
 8010114:	1c43      	adds	r3, r0, #1
 8010116:	89a3      	ldrh	r3, [r4, #12]
 8010118:	d106      	bne.n	8010128 <__sflush_r+0x68>
 801011a:	6829      	ldr	r1, [r5, #0]
 801011c:	291d      	cmp	r1, #29
 801011e:	d848      	bhi.n	80101b2 <__sflush_r+0xf2>
 8010120:	4a29      	ldr	r2, [pc, #164]	; (80101c8 <__sflush_r+0x108>)
 8010122:	40ca      	lsrs	r2, r1
 8010124:	07d6      	lsls	r6, r2, #31
 8010126:	d544      	bpl.n	80101b2 <__sflush_r+0xf2>
 8010128:	2200      	movs	r2, #0
 801012a:	6062      	str	r2, [r4, #4]
 801012c:	04d9      	lsls	r1, r3, #19
 801012e:	6922      	ldr	r2, [r4, #16]
 8010130:	6022      	str	r2, [r4, #0]
 8010132:	d504      	bpl.n	801013e <__sflush_r+0x7e>
 8010134:	1c42      	adds	r2, r0, #1
 8010136:	d101      	bne.n	801013c <__sflush_r+0x7c>
 8010138:	682b      	ldr	r3, [r5, #0]
 801013a:	b903      	cbnz	r3, 801013e <__sflush_r+0x7e>
 801013c:	6560      	str	r0, [r4, #84]	; 0x54
 801013e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010140:	602f      	str	r7, [r5, #0]
 8010142:	2900      	cmp	r1, #0
 8010144:	d0c9      	beq.n	80100da <__sflush_r+0x1a>
 8010146:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801014a:	4299      	cmp	r1, r3
 801014c:	d002      	beq.n	8010154 <__sflush_r+0x94>
 801014e:	4628      	mov	r0, r5
 8010150:	f000 fc9e 	bl	8010a90 <_free_r>
 8010154:	2000      	movs	r0, #0
 8010156:	6360      	str	r0, [r4, #52]	; 0x34
 8010158:	e7c0      	b.n	80100dc <__sflush_r+0x1c>
 801015a:	2301      	movs	r3, #1
 801015c:	4628      	mov	r0, r5
 801015e:	47b0      	blx	r6
 8010160:	1c41      	adds	r1, r0, #1
 8010162:	d1c8      	bne.n	80100f6 <__sflush_r+0x36>
 8010164:	682b      	ldr	r3, [r5, #0]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d0c5      	beq.n	80100f6 <__sflush_r+0x36>
 801016a:	2b1d      	cmp	r3, #29
 801016c:	d001      	beq.n	8010172 <__sflush_r+0xb2>
 801016e:	2b16      	cmp	r3, #22
 8010170:	d101      	bne.n	8010176 <__sflush_r+0xb6>
 8010172:	602f      	str	r7, [r5, #0]
 8010174:	e7b1      	b.n	80100da <__sflush_r+0x1a>
 8010176:	89a3      	ldrh	r3, [r4, #12]
 8010178:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801017c:	81a3      	strh	r3, [r4, #12]
 801017e:	e7ad      	b.n	80100dc <__sflush_r+0x1c>
 8010180:	690f      	ldr	r7, [r1, #16]
 8010182:	2f00      	cmp	r7, #0
 8010184:	d0a9      	beq.n	80100da <__sflush_r+0x1a>
 8010186:	0793      	lsls	r3, r2, #30
 8010188:	680e      	ldr	r6, [r1, #0]
 801018a:	bf08      	it	eq
 801018c:	694b      	ldreq	r3, [r1, #20]
 801018e:	600f      	str	r7, [r1, #0]
 8010190:	bf18      	it	ne
 8010192:	2300      	movne	r3, #0
 8010194:	eba6 0807 	sub.w	r8, r6, r7
 8010198:	608b      	str	r3, [r1, #8]
 801019a:	f1b8 0f00 	cmp.w	r8, #0
 801019e:	dd9c      	ble.n	80100da <__sflush_r+0x1a>
 80101a0:	4643      	mov	r3, r8
 80101a2:	463a      	mov	r2, r7
 80101a4:	6a21      	ldr	r1, [r4, #32]
 80101a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80101a8:	4628      	mov	r0, r5
 80101aa:	47b0      	blx	r6
 80101ac:	2800      	cmp	r0, #0
 80101ae:	dc06      	bgt.n	80101be <__sflush_r+0xfe>
 80101b0:	89a3      	ldrh	r3, [r4, #12]
 80101b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101b6:	81a3      	strh	r3, [r4, #12]
 80101b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80101bc:	e78e      	b.n	80100dc <__sflush_r+0x1c>
 80101be:	4407      	add	r7, r0
 80101c0:	eba8 0800 	sub.w	r8, r8, r0
 80101c4:	e7e9      	b.n	801019a <__sflush_r+0xda>
 80101c6:	bf00      	nop
 80101c8:	20400001 	.word	0x20400001

080101cc <_fflush_r>:
 80101cc:	b538      	push	{r3, r4, r5, lr}
 80101ce:	690b      	ldr	r3, [r1, #16]
 80101d0:	4605      	mov	r5, r0
 80101d2:	460c      	mov	r4, r1
 80101d4:	b1db      	cbz	r3, 801020e <_fflush_r+0x42>
 80101d6:	b118      	cbz	r0, 80101e0 <_fflush_r+0x14>
 80101d8:	6983      	ldr	r3, [r0, #24]
 80101da:	b90b      	cbnz	r3, 80101e0 <_fflush_r+0x14>
 80101dc:	f000 f860 	bl	80102a0 <__sinit>
 80101e0:	4b0c      	ldr	r3, [pc, #48]	; (8010214 <_fflush_r+0x48>)
 80101e2:	429c      	cmp	r4, r3
 80101e4:	d109      	bne.n	80101fa <_fflush_r+0x2e>
 80101e6:	686c      	ldr	r4, [r5, #4]
 80101e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101ec:	b17b      	cbz	r3, 801020e <_fflush_r+0x42>
 80101ee:	4621      	mov	r1, r4
 80101f0:	4628      	mov	r0, r5
 80101f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80101f6:	f7ff bf63 	b.w	80100c0 <__sflush_r>
 80101fa:	4b07      	ldr	r3, [pc, #28]	; (8010218 <_fflush_r+0x4c>)
 80101fc:	429c      	cmp	r4, r3
 80101fe:	d101      	bne.n	8010204 <_fflush_r+0x38>
 8010200:	68ac      	ldr	r4, [r5, #8]
 8010202:	e7f1      	b.n	80101e8 <_fflush_r+0x1c>
 8010204:	4b05      	ldr	r3, [pc, #20]	; (801021c <_fflush_r+0x50>)
 8010206:	429c      	cmp	r4, r3
 8010208:	bf08      	it	eq
 801020a:	68ec      	ldreq	r4, [r5, #12]
 801020c:	e7ec      	b.n	80101e8 <_fflush_r+0x1c>
 801020e:	2000      	movs	r0, #0
 8010210:	bd38      	pop	{r3, r4, r5, pc}
 8010212:	bf00      	nop
 8010214:	08013824 	.word	0x08013824
 8010218:	08013844 	.word	0x08013844
 801021c:	08013804 	.word	0x08013804

08010220 <std>:
 8010220:	2300      	movs	r3, #0
 8010222:	b510      	push	{r4, lr}
 8010224:	4604      	mov	r4, r0
 8010226:	e9c0 3300 	strd	r3, r3, [r0]
 801022a:	6083      	str	r3, [r0, #8]
 801022c:	8181      	strh	r1, [r0, #12]
 801022e:	6643      	str	r3, [r0, #100]	; 0x64
 8010230:	81c2      	strh	r2, [r0, #14]
 8010232:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010236:	6183      	str	r3, [r0, #24]
 8010238:	4619      	mov	r1, r3
 801023a:	2208      	movs	r2, #8
 801023c:	305c      	adds	r0, #92	; 0x5c
 801023e:	f7fe fb2d 	bl	800e89c <memset>
 8010242:	4b05      	ldr	r3, [pc, #20]	; (8010258 <std+0x38>)
 8010244:	6263      	str	r3, [r4, #36]	; 0x24
 8010246:	4b05      	ldr	r3, [pc, #20]	; (801025c <std+0x3c>)
 8010248:	62a3      	str	r3, [r4, #40]	; 0x28
 801024a:	4b05      	ldr	r3, [pc, #20]	; (8010260 <std+0x40>)
 801024c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801024e:	4b05      	ldr	r3, [pc, #20]	; (8010264 <std+0x44>)
 8010250:	6224      	str	r4, [r4, #32]
 8010252:	6323      	str	r3, [r4, #48]	; 0x30
 8010254:	bd10      	pop	{r4, pc}
 8010256:	bf00      	nop
 8010258:	08010ea5 	.word	0x08010ea5
 801025c:	08010ec7 	.word	0x08010ec7
 8010260:	08010eff 	.word	0x08010eff
 8010264:	08010f23 	.word	0x08010f23

08010268 <_cleanup_r>:
 8010268:	4901      	ldr	r1, [pc, #4]	; (8010270 <_cleanup_r+0x8>)
 801026a:	f000 b885 	b.w	8010378 <_fwalk_reent>
 801026e:	bf00      	nop
 8010270:	080101cd 	.word	0x080101cd

08010274 <__sfmoreglue>:
 8010274:	b570      	push	{r4, r5, r6, lr}
 8010276:	1e4a      	subs	r2, r1, #1
 8010278:	2568      	movs	r5, #104	; 0x68
 801027a:	4355      	muls	r5, r2
 801027c:	460e      	mov	r6, r1
 801027e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010282:	f000 fc53 	bl	8010b2c <_malloc_r>
 8010286:	4604      	mov	r4, r0
 8010288:	b140      	cbz	r0, 801029c <__sfmoreglue+0x28>
 801028a:	2100      	movs	r1, #0
 801028c:	e9c0 1600 	strd	r1, r6, [r0]
 8010290:	300c      	adds	r0, #12
 8010292:	60a0      	str	r0, [r4, #8]
 8010294:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010298:	f7fe fb00 	bl	800e89c <memset>
 801029c:	4620      	mov	r0, r4
 801029e:	bd70      	pop	{r4, r5, r6, pc}

080102a0 <__sinit>:
 80102a0:	6983      	ldr	r3, [r0, #24]
 80102a2:	b510      	push	{r4, lr}
 80102a4:	4604      	mov	r4, r0
 80102a6:	bb33      	cbnz	r3, 80102f6 <__sinit+0x56>
 80102a8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80102ac:	6503      	str	r3, [r0, #80]	; 0x50
 80102ae:	4b12      	ldr	r3, [pc, #72]	; (80102f8 <__sinit+0x58>)
 80102b0:	4a12      	ldr	r2, [pc, #72]	; (80102fc <__sinit+0x5c>)
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	6282      	str	r2, [r0, #40]	; 0x28
 80102b6:	4298      	cmp	r0, r3
 80102b8:	bf04      	itt	eq
 80102ba:	2301      	moveq	r3, #1
 80102bc:	6183      	streq	r3, [r0, #24]
 80102be:	f000 f81f 	bl	8010300 <__sfp>
 80102c2:	6060      	str	r0, [r4, #4]
 80102c4:	4620      	mov	r0, r4
 80102c6:	f000 f81b 	bl	8010300 <__sfp>
 80102ca:	60a0      	str	r0, [r4, #8]
 80102cc:	4620      	mov	r0, r4
 80102ce:	f000 f817 	bl	8010300 <__sfp>
 80102d2:	2200      	movs	r2, #0
 80102d4:	60e0      	str	r0, [r4, #12]
 80102d6:	2104      	movs	r1, #4
 80102d8:	6860      	ldr	r0, [r4, #4]
 80102da:	f7ff ffa1 	bl	8010220 <std>
 80102de:	2201      	movs	r2, #1
 80102e0:	2109      	movs	r1, #9
 80102e2:	68a0      	ldr	r0, [r4, #8]
 80102e4:	f7ff ff9c 	bl	8010220 <std>
 80102e8:	2202      	movs	r2, #2
 80102ea:	2112      	movs	r1, #18
 80102ec:	68e0      	ldr	r0, [r4, #12]
 80102ee:	f7ff ff97 	bl	8010220 <std>
 80102f2:	2301      	movs	r3, #1
 80102f4:	61a3      	str	r3, [r4, #24]
 80102f6:	bd10      	pop	{r4, pc}
 80102f8:	080137bc 	.word	0x080137bc
 80102fc:	08010269 	.word	0x08010269

08010300 <__sfp>:
 8010300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010302:	4b1b      	ldr	r3, [pc, #108]	; (8010370 <__sfp+0x70>)
 8010304:	681e      	ldr	r6, [r3, #0]
 8010306:	69b3      	ldr	r3, [r6, #24]
 8010308:	4607      	mov	r7, r0
 801030a:	b913      	cbnz	r3, 8010312 <__sfp+0x12>
 801030c:	4630      	mov	r0, r6
 801030e:	f7ff ffc7 	bl	80102a0 <__sinit>
 8010312:	3648      	adds	r6, #72	; 0x48
 8010314:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010318:	3b01      	subs	r3, #1
 801031a:	d503      	bpl.n	8010324 <__sfp+0x24>
 801031c:	6833      	ldr	r3, [r6, #0]
 801031e:	b133      	cbz	r3, 801032e <__sfp+0x2e>
 8010320:	6836      	ldr	r6, [r6, #0]
 8010322:	e7f7      	b.n	8010314 <__sfp+0x14>
 8010324:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010328:	b16d      	cbz	r5, 8010346 <__sfp+0x46>
 801032a:	3468      	adds	r4, #104	; 0x68
 801032c:	e7f4      	b.n	8010318 <__sfp+0x18>
 801032e:	2104      	movs	r1, #4
 8010330:	4638      	mov	r0, r7
 8010332:	f7ff ff9f 	bl	8010274 <__sfmoreglue>
 8010336:	6030      	str	r0, [r6, #0]
 8010338:	2800      	cmp	r0, #0
 801033a:	d1f1      	bne.n	8010320 <__sfp+0x20>
 801033c:	230c      	movs	r3, #12
 801033e:	603b      	str	r3, [r7, #0]
 8010340:	4604      	mov	r4, r0
 8010342:	4620      	mov	r0, r4
 8010344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010346:	4b0b      	ldr	r3, [pc, #44]	; (8010374 <__sfp+0x74>)
 8010348:	6665      	str	r5, [r4, #100]	; 0x64
 801034a:	e9c4 5500 	strd	r5, r5, [r4]
 801034e:	60a5      	str	r5, [r4, #8]
 8010350:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010354:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010358:	2208      	movs	r2, #8
 801035a:	4629      	mov	r1, r5
 801035c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010360:	f7fe fa9c 	bl	800e89c <memset>
 8010364:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010368:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801036c:	e7e9      	b.n	8010342 <__sfp+0x42>
 801036e:	bf00      	nop
 8010370:	080137bc 	.word	0x080137bc
 8010374:	ffff0001 	.word	0xffff0001

08010378 <_fwalk_reent>:
 8010378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801037c:	4680      	mov	r8, r0
 801037e:	4689      	mov	r9, r1
 8010380:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010384:	2600      	movs	r6, #0
 8010386:	b914      	cbnz	r4, 801038e <_fwalk_reent+0x16>
 8010388:	4630      	mov	r0, r6
 801038a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801038e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010392:	3f01      	subs	r7, #1
 8010394:	d501      	bpl.n	801039a <_fwalk_reent+0x22>
 8010396:	6824      	ldr	r4, [r4, #0]
 8010398:	e7f5      	b.n	8010386 <_fwalk_reent+0xe>
 801039a:	89ab      	ldrh	r3, [r5, #12]
 801039c:	2b01      	cmp	r3, #1
 801039e:	d907      	bls.n	80103b0 <_fwalk_reent+0x38>
 80103a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80103a4:	3301      	adds	r3, #1
 80103a6:	d003      	beq.n	80103b0 <_fwalk_reent+0x38>
 80103a8:	4629      	mov	r1, r5
 80103aa:	4640      	mov	r0, r8
 80103ac:	47c8      	blx	r9
 80103ae:	4306      	orrs	r6, r0
 80103b0:	3568      	adds	r5, #104	; 0x68
 80103b2:	e7ee      	b.n	8010392 <_fwalk_reent+0x1a>

080103b4 <_localeconv_r>:
 80103b4:	4b04      	ldr	r3, [pc, #16]	; (80103c8 <_localeconv_r+0x14>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	6a18      	ldr	r0, [r3, #32]
 80103ba:	4b04      	ldr	r3, [pc, #16]	; (80103cc <_localeconv_r+0x18>)
 80103bc:	2800      	cmp	r0, #0
 80103be:	bf08      	it	eq
 80103c0:	4618      	moveq	r0, r3
 80103c2:	30f0      	adds	r0, #240	; 0xf0
 80103c4:	4770      	bx	lr
 80103c6:	bf00      	nop
 80103c8:	20001cfc 	.word	0x20001cfc
 80103cc:	20001d60 	.word	0x20001d60

080103d0 <__swhatbuf_r>:
 80103d0:	b570      	push	{r4, r5, r6, lr}
 80103d2:	460e      	mov	r6, r1
 80103d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103d8:	2900      	cmp	r1, #0
 80103da:	b096      	sub	sp, #88	; 0x58
 80103dc:	4614      	mov	r4, r2
 80103de:	461d      	mov	r5, r3
 80103e0:	da07      	bge.n	80103f2 <__swhatbuf_r+0x22>
 80103e2:	2300      	movs	r3, #0
 80103e4:	602b      	str	r3, [r5, #0]
 80103e6:	89b3      	ldrh	r3, [r6, #12]
 80103e8:	061a      	lsls	r2, r3, #24
 80103ea:	d410      	bmi.n	801040e <__swhatbuf_r+0x3e>
 80103ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80103f0:	e00e      	b.n	8010410 <__swhatbuf_r+0x40>
 80103f2:	466a      	mov	r2, sp
 80103f4:	f000 fdbc 	bl	8010f70 <_fstat_r>
 80103f8:	2800      	cmp	r0, #0
 80103fa:	dbf2      	blt.n	80103e2 <__swhatbuf_r+0x12>
 80103fc:	9a01      	ldr	r2, [sp, #4]
 80103fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010402:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010406:	425a      	negs	r2, r3
 8010408:	415a      	adcs	r2, r3
 801040a:	602a      	str	r2, [r5, #0]
 801040c:	e7ee      	b.n	80103ec <__swhatbuf_r+0x1c>
 801040e:	2340      	movs	r3, #64	; 0x40
 8010410:	2000      	movs	r0, #0
 8010412:	6023      	str	r3, [r4, #0]
 8010414:	b016      	add	sp, #88	; 0x58
 8010416:	bd70      	pop	{r4, r5, r6, pc}

08010418 <__smakebuf_r>:
 8010418:	898b      	ldrh	r3, [r1, #12]
 801041a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801041c:	079d      	lsls	r5, r3, #30
 801041e:	4606      	mov	r6, r0
 8010420:	460c      	mov	r4, r1
 8010422:	d507      	bpl.n	8010434 <__smakebuf_r+0x1c>
 8010424:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010428:	6023      	str	r3, [r4, #0]
 801042a:	6123      	str	r3, [r4, #16]
 801042c:	2301      	movs	r3, #1
 801042e:	6163      	str	r3, [r4, #20]
 8010430:	b002      	add	sp, #8
 8010432:	bd70      	pop	{r4, r5, r6, pc}
 8010434:	ab01      	add	r3, sp, #4
 8010436:	466a      	mov	r2, sp
 8010438:	f7ff ffca 	bl	80103d0 <__swhatbuf_r>
 801043c:	9900      	ldr	r1, [sp, #0]
 801043e:	4605      	mov	r5, r0
 8010440:	4630      	mov	r0, r6
 8010442:	f000 fb73 	bl	8010b2c <_malloc_r>
 8010446:	b948      	cbnz	r0, 801045c <__smakebuf_r+0x44>
 8010448:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801044c:	059a      	lsls	r2, r3, #22
 801044e:	d4ef      	bmi.n	8010430 <__smakebuf_r+0x18>
 8010450:	f023 0303 	bic.w	r3, r3, #3
 8010454:	f043 0302 	orr.w	r3, r3, #2
 8010458:	81a3      	strh	r3, [r4, #12]
 801045a:	e7e3      	b.n	8010424 <__smakebuf_r+0xc>
 801045c:	4b0d      	ldr	r3, [pc, #52]	; (8010494 <__smakebuf_r+0x7c>)
 801045e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010460:	89a3      	ldrh	r3, [r4, #12]
 8010462:	6020      	str	r0, [r4, #0]
 8010464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010468:	81a3      	strh	r3, [r4, #12]
 801046a:	9b00      	ldr	r3, [sp, #0]
 801046c:	6163      	str	r3, [r4, #20]
 801046e:	9b01      	ldr	r3, [sp, #4]
 8010470:	6120      	str	r0, [r4, #16]
 8010472:	b15b      	cbz	r3, 801048c <__smakebuf_r+0x74>
 8010474:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010478:	4630      	mov	r0, r6
 801047a:	f000 fd8b 	bl	8010f94 <_isatty_r>
 801047e:	b128      	cbz	r0, 801048c <__smakebuf_r+0x74>
 8010480:	89a3      	ldrh	r3, [r4, #12]
 8010482:	f023 0303 	bic.w	r3, r3, #3
 8010486:	f043 0301 	orr.w	r3, r3, #1
 801048a:	81a3      	strh	r3, [r4, #12]
 801048c:	89a3      	ldrh	r3, [r4, #12]
 801048e:	431d      	orrs	r5, r3
 8010490:	81a5      	strh	r5, [r4, #12]
 8010492:	e7cd      	b.n	8010430 <__smakebuf_r+0x18>
 8010494:	08010269 	.word	0x08010269

08010498 <malloc>:
 8010498:	4b02      	ldr	r3, [pc, #8]	; (80104a4 <malloc+0xc>)
 801049a:	4601      	mov	r1, r0
 801049c:	6818      	ldr	r0, [r3, #0]
 801049e:	f000 bb45 	b.w	8010b2c <_malloc_r>
 80104a2:	bf00      	nop
 80104a4:	20001cfc 	.word	0x20001cfc

080104a8 <memcpy>:
 80104a8:	b510      	push	{r4, lr}
 80104aa:	1e43      	subs	r3, r0, #1
 80104ac:	440a      	add	r2, r1
 80104ae:	4291      	cmp	r1, r2
 80104b0:	d100      	bne.n	80104b4 <memcpy+0xc>
 80104b2:	bd10      	pop	{r4, pc}
 80104b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80104b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80104bc:	e7f7      	b.n	80104ae <memcpy+0x6>

080104be <_Balloc>:
 80104be:	b570      	push	{r4, r5, r6, lr}
 80104c0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80104c2:	4604      	mov	r4, r0
 80104c4:	460e      	mov	r6, r1
 80104c6:	b93d      	cbnz	r5, 80104d8 <_Balloc+0x1a>
 80104c8:	2010      	movs	r0, #16
 80104ca:	f7ff ffe5 	bl	8010498 <malloc>
 80104ce:	6260      	str	r0, [r4, #36]	; 0x24
 80104d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80104d4:	6005      	str	r5, [r0, #0]
 80104d6:	60c5      	str	r5, [r0, #12]
 80104d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80104da:	68eb      	ldr	r3, [r5, #12]
 80104dc:	b183      	cbz	r3, 8010500 <_Balloc+0x42>
 80104de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80104e0:	68db      	ldr	r3, [r3, #12]
 80104e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80104e6:	b9b8      	cbnz	r0, 8010518 <_Balloc+0x5a>
 80104e8:	2101      	movs	r1, #1
 80104ea:	fa01 f506 	lsl.w	r5, r1, r6
 80104ee:	1d6a      	adds	r2, r5, #5
 80104f0:	0092      	lsls	r2, r2, #2
 80104f2:	4620      	mov	r0, r4
 80104f4:	f000 fabe 	bl	8010a74 <_calloc_r>
 80104f8:	b160      	cbz	r0, 8010514 <_Balloc+0x56>
 80104fa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80104fe:	e00e      	b.n	801051e <_Balloc+0x60>
 8010500:	2221      	movs	r2, #33	; 0x21
 8010502:	2104      	movs	r1, #4
 8010504:	4620      	mov	r0, r4
 8010506:	f000 fab5 	bl	8010a74 <_calloc_r>
 801050a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801050c:	60e8      	str	r0, [r5, #12]
 801050e:	68db      	ldr	r3, [r3, #12]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d1e4      	bne.n	80104de <_Balloc+0x20>
 8010514:	2000      	movs	r0, #0
 8010516:	bd70      	pop	{r4, r5, r6, pc}
 8010518:	6802      	ldr	r2, [r0, #0]
 801051a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801051e:	2300      	movs	r3, #0
 8010520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010524:	e7f7      	b.n	8010516 <_Balloc+0x58>

08010526 <_Bfree>:
 8010526:	b570      	push	{r4, r5, r6, lr}
 8010528:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801052a:	4606      	mov	r6, r0
 801052c:	460d      	mov	r5, r1
 801052e:	b93c      	cbnz	r4, 8010540 <_Bfree+0x1a>
 8010530:	2010      	movs	r0, #16
 8010532:	f7ff ffb1 	bl	8010498 <malloc>
 8010536:	6270      	str	r0, [r6, #36]	; 0x24
 8010538:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801053c:	6004      	str	r4, [r0, #0]
 801053e:	60c4      	str	r4, [r0, #12]
 8010540:	b13d      	cbz	r5, 8010552 <_Bfree+0x2c>
 8010542:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010544:	686a      	ldr	r2, [r5, #4]
 8010546:	68db      	ldr	r3, [r3, #12]
 8010548:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801054c:	6029      	str	r1, [r5, #0]
 801054e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010552:	bd70      	pop	{r4, r5, r6, pc}

08010554 <__multadd>:
 8010554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010558:	690d      	ldr	r5, [r1, #16]
 801055a:	461f      	mov	r7, r3
 801055c:	4606      	mov	r6, r0
 801055e:	460c      	mov	r4, r1
 8010560:	f101 0c14 	add.w	ip, r1, #20
 8010564:	2300      	movs	r3, #0
 8010566:	f8dc 0000 	ldr.w	r0, [ip]
 801056a:	b281      	uxth	r1, r0
 801056c:	fb02 7101 	mla	r1, r2, r1, r7
 8010570:	0c0f      	lsrs	r7, r1, #16
 8010572:	0c00      	lsrs	r0, r0, #16
 8010574:	fb02 7000 	mla	r0, r2, r0, r7
 8010578:	b289      	uxth	r1, r1
 801057a:	3301      	adds	r3, #1
 801057c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010580:	429d      	cmp	r5, r3
 8010582:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010586:	f84c 1b04 	str.w	r1, [ip], #4
 801058a:	dcec      	bgt.n	8010566 <__multadd+0x12>
 801058c:	b1d7      	cbz	r7, 80105c4 <__multadd+0x70>
 801058e:	68a3      	ldr	r3, [r4, #8]
 8010590:	42ab      	cmp	r3, r5
 8010592:	dc12      	bgt.n	80105ba <__multadd+0x66>
 8010594:	6861      	ldr	r1, [r4, #4]
 8010596:	4630      	mov	r0, r6
 8010598:	3101      	adds	r1, #1
 801059a:	f7ff ff90 	bl	80104be <_Balloc>
 801059e:	6922      	ldr	r2, [r4, #16]
 80105a0:	3202      	adds	r2, #2
 80105a2:	f104 010c 	add.w	r1, r4, #12
 80105a6:	4680      	mov	r8, r0
 80105a8:	0092      	lsls	r2, r2, #2
 80105aa:	300c      	adds	r0, #12
 80105ac:	f7ff ff7c 	bl	80104a8 <memcpy>
 80105b0:	4621      	mov	r1, r4
 80105b2:	4630      	mov	r0, r6
 80105b4:	f7ff ffb7 	bl	8010526 <_Bfree>
 80105b8:	4644      	mov	r4, r8
 80105ba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80105be:	3501      	adds	r5, #1
 80105c0:	615f      	str	r7, [r3, #20]
 80105c2:	6125      	str	r5, [r4, #16]
 80105c4:	4620      	mov	r0, r4
 80105c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080105ca <__hi0bits>:
 80105ca:	0c02      	lsrs	r2, r0, #16
 80105cc:	0412      	lsls	r2, r2, #16
 80105ce:	4603      	mov	r3, r0
 80105d0:	b9b2      	cbnz	r2, 8010600 <__hi0bits+0x36>
 80105d2:	0403      	lsls	r3, r0, #16
 80105d4:	2010      	movs	r0, #16
 80105d6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80105da:	bf04      	itt	eq
 80105dc:	021b      	lsleq	r3, r3, #8
 80105de:	3008      	addeq	r0, #8
 80105e0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80105e4:	bf04      	itt	eq
 80105e6:	011b      	lsleq	r3, r3, #4
 80105e8:	3004      	addeq	r0, #4
 80105ea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80105ee:	bf04      	itt	eq
 80105f0:	009b      	lsleq	r3, r3, #2
 80105f2:	3002      	addeq	r0, #2
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	db06      	blt.n	8010606 <__hi0bits+0x3c>
 80105f8:	005b      	lsls	r3, r3, #1
 80105fa:	d503      	bpl.n	8010604 <__hi0bits+0x3a>
 80105fc:	3001      	adds	r0, #1
 80105fe:	4770      	bx	lr
 8010600:	2000      	movs	r0, #0
 8010602:	e7e8      	b.n	80105d6 <__hi0bits+0xc>
 8010604:	2020      	movs	r0, #32
 8010606:	4770      	bx	lr

08010608 <__lo0bits>:
 8010608:	6803      	ldr	r3, [r0, #0]
 801060a:	f013 0207 	ands.w	r2, r3, #7
 801060e:	4601      	mov	r1, r0
 8010610:	d00b      	beq.n	801062a <__lo0bits+0x22>
 8010612:	07da      	lsls	r2, r3, #31
 8010614:	d423      	bmi.n	801065e <__lo0bits+0x56>
 8010616:	0798      	lsls	r0, r3, #30
 8010618:	bf49      	itett	mi
 801061a:	085b      	lsrmi	r3, r3, #1
 801061c:	089b      	lsrpl	r3, r3, #2
 801061e:	2001      	movmi	r0, #1
 8010620:	600b      	strmi	r3, [r1, #0]
 8010622:	bf5c      	itt	pl
 8010624:	600b      	strpl	r3, [r1, #0]
 8010626:	2002      	movpl	r0, #2
 8010628:	4770      	bx	lr
 801062a:	b298      	uxth	r0, r3
 801062c:	b9a8      	cbnz	r0, 801065a <__lo0bits+0x52>
 801062e:	0c1b      	lsrs	r3, r3, #16
 8010630:	2010      	movs	r0, #16
 8010632:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010636:	bf04      	itt	eq
 8010638:	0a1b      	lsreq	r3, r3, #8
 801063a:	3008      	addeq	r0, #8
 801063c:	071a      	lsls	r2, r3, #28
 801063e:	bf04      	itt	eq
 8010640:	091b      	lsreq	r3, r3, #4
 8010642:	3004      	addeq	r0, #4
 8010644:	079a      	lsls	r2, r3, #30
 8010646:	bf04      	itt	eq
 8010648:	089b      	lsreq	r3, r3, #2
 801064a:	3002      	addeq	r0, #2
 801064c:	07da      	lsls	r2, r3, #31
 801064e:	d402      	bmi.n	8010656 <__lo0bits+0x4e>
 8010650:	085b      	lsrs	r3, r3, #1
 8010652:	d006      	beq.n	8010662 <__lo0bits+0x5a>
 8010654:	3001      	adds	r0, #1
 8010656:	600b      	str	r3, [r1, #0]
 8010658:	4770      	bx	lr
 801065a:	4610      	mov	r0, r2
 801065c:	e7e9      	b.n	8010632 <__lo0bits+0x2a>
 801065e:	2000      	movs	r0, #0
 8010660:	4770      	bx	lr
 8010662:	2020      	movs	r0, #32
 8010664:	4770      	bx	lr

08010666 <__i2b>:
 8010666:	b510      	push	{r4, lr}
 8010668:	460c      	mov	r4, r1
 801066a:	2101      	movs	r1, #1
 801066c:	f7ff ff27 	bl	80104be <_Balloc>
 8010670:	2201      	movs	r2, #1
 8010672:	6144      	str	r4, [r0, #20]
 8010674:	6102      	str	r2, [r0, #16]
 8010676:	bd10      	pop	{r4, pc}

08010678 <__multiply>:
 8010678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801067c:	4614      	mov	r4, r2
 801067e:	690a      	ldr	r2, [r1, #16]
 8010680:	6923      	ldr	r3, [r4, #16]
 8010682:	429a      	cmp	r2, r3
 8010684:	bfb8      	it	lt
 8010686:	460b      	movlt	r3, r1
 8010688:	4688      	mov	r8, r1
 801068a:	bfbc      	itt	lt
 801068c:	46a0      	movlt	r8, r4
 801068e:	461c      	movlt	r4, r3
 8010690:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010694:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010698:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801069c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80106a0:	eb07 0609 	add.w	r6, r7, r9
 80106a4:	42b3      	cmp	r3, r6
 80106a6:	bfb8      	it	lt
 80106a8:	3101      	addlt	r1, #1
 80106aa:	f7ff ff08 	bl	80104be <_Balloc>
 80106ae:	f100 0514 	add.w	r5, r0, #20
 80106b2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80106b6:	462b      	mov	r3, r5
 80106b8:	2200      	movs	r2, #0
 80106ba:	4573      	cmp	r3, lr
 80106bc:	d316      	bcc.n	80106ec <__multiply+0x74>
 80106be:	f104 0214 	add.w	r2, r4, #20
 80106c2:	f108 0114 	add.w	r1, r8, #20
 80106c6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80106ca:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80106ce:	9300      	str	r3, [sp, #0]
 80106d0:	9b00      	ldr	r3, [sp, #0]
 80106d2:	9201      	str	r2, [sp, #4]
 80106d4:	4293      	cmp	r3, r2
 80106d6:	d80c      	bhi.n	80106f2 <__multiply+0x7a>
 80106d8:	2e00      	cmp	r6, #0
 80106da:	dd03      	ble.n	80106e4 <__multiply+0x6c>
 80106dc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d05d      	beq.n	80107a0 <__multiply+0x128>
 80106e4:	6106      	str	r6, [r0, #16]
 80106e6:	b003      	add	sp, #12
 80106e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106ec:	f843 2b04 	str.w	r2, [r3], #4
 80106f0:	e7e3      	b.n	80106ba <__multiply+0x42>
 80106f2:	f8b2 b000 	ldrh.w	fp, [r2]
 80106f6:	f1bb 0f00 	cmp.w	fp, #0
 80106fa:	d023      	beq.n	8010744 <__multiply+0xcc>
 80106fc:	4689      	mov	r9, r1
 80106fe:	46ac      	mov	ip, r5
 8010700:	f04f 0800 	mov.w	r8, #0
 8010704:	f859 4b04 	ldr.w	r4, [r9], #4
 8010708:	f8dc a000 	ldr.w	sl, [ip]
 801070c:	b2a3      	uxth	r3, r4
 801070e:	fa1f fa8a 	uxth.w	sl, sl
 8010712:	fb0b a303 	mla	r3, fp, r3, sl
 8010716:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801071a:	f8dc 4000 	ldr.w	r4, [ip]
 801071e:	4443      	add	r3, r8
 8010720:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010724:	fb0b 840a 	mla	r4, fp, sl, r8
 8010728:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801072c:	46e2      	mov	sl, ip
 801072e:	b29b      	uxth	r3, r3
 8010730:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010734:	454f      	cmp	r7, r9
 8010736:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801073a:	f84a 3b04 	str.w	r3, [sl], #4
 801073e:	d82b      	bhi.n	8010798 <__multiply+0x120>
 8010740:	f8cc 8004 	str.w	r8, [ip, #4]
 8010744:	9b01      	ldr	r3, [sp, #4]
 8010746:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801074a:	3204      	adds	r2, #4
 801074c:	f1ba 0f00 	cmp.w	sl, #0
 8010750:	d020      	beq.n	8010794 <__multiply+0x11c>
 8010752:	682b      	ldr	r3, [r5, #0]
 8010754:	4689      	mov	r9, r1
 8010756:	46a8      	mov	r8, r5
 8010758:	f04f 0b00 	mov.w	fp, #0
 801075c:	f8b9 c000 	ldrh.w	ip, [r9]
 8010760:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8010764:	fb0a 440c 	mla	r4, sl, ip, r4
 8010768:	445c      	add	r4, fp
 801076a:	46c4      	mov	ip, r8
 801076c:	b29b      	uxth	r3, r3
 801076e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010772:	f84c 3b04 	str.w	r3, [ip], #4
 8010776:	f859 3b04 	ldr.w	r3, [r9], #4
 801077a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801077e:	0c1b      	lsrs	r3, r3, #16
 8010780:	fb0a b303 	mla	r3, sl, r3, fp
 8010784:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8010788:	454f      	cmp	r7, r9
 801078a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801078e:	d805      	bhi.n	801079c <__multiply+0x124>
 8010790:	f8c8 3004 	str.w	r3, [r8, #4]
 8010794:	3504      	adds	r5, #4
 8010796:	e79b      	b.n	80106d0 <__multiply+0x58>
 8010798:	46d4      	mov	ip, sl
 801079a:	e7b3      	b.n	8010704 <__multiply+0x8c>
 801079c:	46e0      	mov	r8, ip
 801079e:	e7dd      	b.n	801075c <__multiply+0xe4>
 80107a0:	3e01      	subs	r6, #1
 80107a2:	e799      	b.n	80106d8 <__multiply+0x60>

080107a4 <__pow5mult>:
 80107a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80107a8:	4615      	mov	r5, r2
 80107aa:	f012 0203 	ands.w	r2, r2, #3
 80107ae:	4606      	mov	r6, r0
 80107b0:	460f      	mov	r7, r1
 80107b2:	d007      	beq.n	80107c4 <__pow5mult+0x20>
 80107b4:	3a01      	subs	r2, #1
 80107b6:	4c21      	ldr	r4, [pc, #132]	; (801083c <__pow5mult+0x98>)
 80107b8:	2300      	movs	r3, #0
 80107ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80107be:	f7ff fec9 	bl	8010554 <__multadd>
 80107c2:	4607      	mov	r7, r0
 80107c4:	10ad      	asrs	r5, r5, #2
 80107c6:	d035      	beq.n	8010834 <__pow5mult+0x90>
 80107c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80107ca:	b93c      	cbnz	r4, 80107dc <__pow5mult+0x38>
 80107cc:	2010      	movs	r0, #16
 80107ce:	f7ff fe63 	bl	8010498 <malloc>
 80107d2:	6270      	str	r0, [r6, #36]	; 0x24
 80107d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80107d8:	6004      	str	r4, [r0, #0]
 80107da:	60c4      	str	r4, [r0, #12]
 80107dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80107e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80107e4:	b94c      	cbnz	r4, 80107fa <__pow5mult+0x56>
 80107e6:	f240 2171 	movw	r1, #625	; 0x271
 80107ea:	4630      	mov	r0, r6
 80107ec:	f7ff ff3b 	bl	8010666 <__i2b>
 80107f0:	2300      	movs	r3, #0
 80107f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80107f6:	4604      	mov	r4, r0
 80107f8:	6003      	str	r3, [r0, #0]
 80107fa:	f04f 0800 	mov.w	r8, #0
 80107fe:	07eb      	lsls	r3, r5, #31
 8010800:	d50a      	bpl.n	8010818 <__pow5mult+0x74>
 8010802:	4639      	mov	r1, r7
 8010804:	4622      	mov	r2, r4
 8010806:	4630      	mov	r0, r6
 8010808:	f7ff ff36 	bl	8010678 <__multiply>
 801080c:	4639      	mov	r1, r7
 801080e:	4681      	mov	r9, r0
 8010810:	4630      	mov	r0, r6
 8010812:	f7ff fe88 	bl	8010526 <_Bfree>
 8010816:	464f      	mov	r7, r9
 8010818:	106d      	asrs	r5, r5, #1
 801081a:	d00b      	beq.n	8010834 <__pow5mult+0x90>
 801081c:	6820      	ldr	r0, [r4, #0]
 801081e:	b938      	cbnz	r0, 8010830 <__pow5mult+0x8c>
 8010820:	4622      	mov	r2, r4
 8010822:	4621      	mov	r1, r4
 8010824:	4630      	mov	r0, r6
 8010826:	f7ff ff27 	bl	8010678 <__multiply>
 801082a:	6020      	str	r0, [r4, #0]
 801082c:	f8c0 8000 	str.w	r8, [r0]
 8010830:	4604      	mov	r4, r0
 8010832:	e7e4      	b.n	80107fe <__pow5mult+0x5a>
 8010834:	4638      	mov	r0, r7
 8010836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801083a:	bf00      	nop
 801083c:	08013958 	.word	0x08013958

08010840 <__lshift>:
 8010840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010844:	460c      	mov	r4, r1
 8010846:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801084a:	6923      	ldr	r3, [r4, #16]
 801084c:	6849      	ldr	r1, [r1, #4]
 801084e:	eb0a 0903 	add.w	r9, sl, r3
 8010852:	68a3      	ldr	r3, [r4, #8]
 8010854:	4607      	mov	r7, r0
 8010856:	4616      	mov	r6, r2
 8010858:	f109 0501 	add.w	r5, r9, #1
 801085c:	42ab      	cmp	r3, r5
 801085e:	db32      	blt.n	80108c6 <__lshift+0x86>
 8010860:	4638      	mov	r0, r7
 8010862:	f7ff fe2c 	bl	80104be <_Balloc>
 8010866:	2300      	movs	r3, #0
 8010868:	4680      	mov	r8, r0
 801086a:	f100 0114 	add.w	r1, r0, #20
 801086e:	461a      	mov	r2, r3
 8010870:	4553      	cmp	r3, sl
 8010872:	db2b      	blt.n	80108cc <__lshift+0x8c>
 8010874:	6920      	ldr	r0, [r4, #16]
 8010876:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801087a:	f104 0314 	add.w	r3, r4, #20
 801087e:	f016 021f 	ands.w	r2, r6, #31
 8010882:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010886:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801088a:	d025      	beq.n	80108d8 <__lshift+0x98>
 801088c:	f1c2 0e20 	rsb	lr, r2, #32
 8010890:	2000      	movs	r0, #0
 8010892:	681e      	ldr	r6, [r3, #0]
 8010894:	468a      	mov	sl, r1
 8010896:	4096      	lsls	r6, r2
 8010898:	4330      	orrs	r0, r6
 801089a:	f84a 0b04 	str.w	r0, [sl], #4
 801089e:	f853 0b04 	ldr.w	r0, [r3], #4
 80108a2:	459c      	cmp	ip, r3
 80108a4:	fa20 f00e 	lsr.w	r0, r0, lr
 80108a8:	d814      	bhi.n	80108d4 <__lshift+0x94>
 80108aa:	6048      	str	r0, [r1, #4]
 80108ac:	b108      	cbz	r0, 80108b2 <__lshift+0x72>
 80108ae:	f109 0502 	add.w	r5, r9, #2
 80108b2:	3d01      	subs	r5, #1
 80108b4:	4638      	mov	r0, r7
 80108b6:	f8c8 5010 	str.w	r5, [r8, #16]
 80108ba:	4621      	mov	r1, r4
 80108bc:	f7ff fe33 	bl	8010526 <_Bfree>
 80108c0:	4640      	mov	r0, r8
 80108c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108c6:	3101      	adds	r1, #1
 80108c8:	005b      	lsls	r3, r3, #1
 80108ca:	e7c7      	b.n	801085c <__lshift+0x1c>
 80108cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80108d0:	3301      	adds	r3, #1
 80108d2:	e7cd      	b.n	8010870 <__lshift+0x30>
 80108d4:	4651      	mov	r1, sl
 80108d6:	e7dc      	b.n	8010892 <__lshift+0x52>
 80108d8:	3904      	subs	r1, #4
 80108da:	f853 2b04 	ldr.w	r2, [r3], #4
 80108de:	f841 2f04 	str.w	r2, [r1, #4]!
 80108e2:	459c      	cmp	ip, r3
 80108e4:	d8f9      	bhi.n	80108da <__lshift+0x9a>
 80108e6:	e7e4      	b.n	80108b2 <__lshift+0x72>

080108e8 <__mcmp>:
 80108e8:	6903      	ldr	r3, [r0, #16]
 80108ea:	690a      	ldr	r2, [r1, #16]
 80108ec:	1a9b      	subs	r3, r3, r2
 80108ee:	b530      	push	{r4, r5, lr}
 80108f0:	d10c      	bne.n	801090c <__mcmp+0x24>
 80108f2:	0092      	lsls	r2, r2, #2
 80108f4:	3014      	adds	r0, #20
 80108f6:	3114      	adds	r1, #20
 80108f8:	1884      	adds	r4, r0, r2
 80108fa:	4411      	add	r1, r2
 80108fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010900:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010904:	4295      	cmp	r5, r2
 8010906:	d003      	beq.n	8010910 <__mcmp+0x28>
 8010908:	d305      	bcc.n	8010916 <__mcmp+0x2e>
 801090a:	2301      	movs	r3, #1
 801090c:	4618      	mov	r0, r3
 801090e:	bd30      	pop	{r4, r5, pc}
 8010910:	42a0      	cmp	r0, r4
 8010912:	d3f3      	bcc.n	80108fc <__mcmp+0x14>
 8010914:	e7fa      	b.n	801090c <__mcmp+0x24>
 8010916:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801091a:	e7f7      	b.n	801090c <__mcmp+0x24>

0801091c <__mdiff>:
 801091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010920:	460d      	mov	r5, r1
 8010922:	4607      	mov	r7, r0
 8010924:	4611      	mov	r1, r2
 8010926:	4628      	mov	r0, r5
 8010928:	4614      	mov	r4, r2
 801092a:	f7ff ffdd 	bl	80108e8 <__mcmp>
 801092e:	1e06      	subs	r6, r0, #0
 8010930:	d108      	bne.n	8010944 <__mdiff+0x28>
 8010932:	4631      	mov	r1, r6
 8010934:	4638      	mov	r0, r7
 8010936:	f7ff fdc2 	bl	80104be <_Balloc>
 801093a:	2301      	movs	r3, #1
 801093c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010944:	bfa4      	itt	ge
 8010946:	4623      	movge	r3, r4
 8010948:	462c      	movge	r4, r5
 801094a:	4638      	mov	r0, r7
 801094c:	6861      	ldr	r1, [r4, #4]
 801094e:	bfa6      	itte	ge
 8010950:	461d      	movge	r5, r3
 8010952:	2600      	movge	r6, #0
 8010954:	2601      	movlt	r6, #1
 8010956:	f7ff fdb2 	bl	80104be <_Balloc>
 801095a:	692b      	ldr	r3, [r5, #16]
 801095c:	60c6      	str	r6, [r0, #12]
 801095e:	6926      	ldr	r6, [r4, #16]
 8010960:	f105 0914 	add.w	r9, r5, #20
 8010964:	f104 0214 	add.w	r2, r4, #20
 8010968:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801096c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010970:	f100 0514 	add.w	r5, r0, #20
 8010974:	f04f 0e00 	mov.w	lr, #0
 8010978:	f852 ab04 	ldr.w	sl, [r2], #4
 801097c:	f859 4b04 	ldr.w	r4, [r9], #4
 8010980:	fa1e f18a 	uxtah	r1, lr, sl
 8010984:	b2a3      	uxth	r3, r4
 8010986:	1ac9      	subs	r1, r1, r3
 8010988:	0c23      	lsrs	r3, r4, #16
 801098a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801098e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010992:	b289      	uxth	r1, r1
 8010994:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8010998:	45c8      	cmp	r8, r9
 801099a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801099e:	4694      	mov	ip, r2
 80109a0:	f845 3b04 	str.w	r3, [r5], #4
 80109a4:	d8e8      	bhi.n	8010978 <__mdiff+0x5c>
 80109a6:	45bc      	cmp	ip, r7
 80109a8:	d304      	bcc.n	80109b4 <__mdiff+0x98>
 80109aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80109ae:	b183      	cbz	r3, 80109d2 <__mdiff+0xb6>
 80109b0:	6106      	str	r6, [r0, #16]
 80109b2:	e7c5      	b.n	8010940 <__mdiff+0x24>
 80109b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80109b8:	fa1e f381 	uxtah	r3, lr, r1
 80109bc:	141a      	asrs	r2, r3, #16
 80109be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80109c2:	b29b      	uxth	r3, r3
 80109c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109c8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80109cc:	f845 3b04 	str.w	r3, [r5], #4
 80109d0:	e7e9      	b.n	80109a6 <__mdiff+0x8a>
 80109d2:	3e01      	subs	r6, #1
 80109d4:	e7e9      	b.n	80109aa <__mdiff+0x8e>

080109d6 <__d2b>:
 80109d6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80109da:	460e      	mov	r6, r1
 80109dc:	2101      	movs	r1, #1
 80109de:	ec59 8b10 	vmov	r8, r9, d0
 80109e2:	4615      	mov	r5, r2
 80109e4:	f7ff fd6b 	bl	80104be <_Balloc>
 80109e8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80109ec:	4607      	mov	r7, r0
 80109ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80109f2:	bb34      	cbnz	r4, 8010a42 <__d2b+0x6c>
 80109f4:	9301      	str	r3, [sp, #4]
 80109f6:	f1b8 0300 	subs.w	r3, r8, #0
 80109fa:	d027      	beq.n	8010a4c <__d2b+0x76>
 80109fc:	a802      	add	r0, sp, #8
 80109fe:	f840 3d08 	str.w	r3, [r0, #-8]!
 8010a02:	f7ff fe01 	bl	8010608 <__lo0bits>
 8010a06:	9900      	ldr	r1, [sp, #0]
 8010a08:	b1f0      	cbz	r0, 8010a48 <__d2b+0x72>
 8010a0a:	9a01      	ldr	r2, [sp, #4]
 8010a0c:	f1c0 0320 	rsb	r3, r0, #32
 8010a10:	fa02 f303 	lsl.w	r3, r2, r3
 8010a14:	430b      	orrs	r3, r1
 8010a16:	40c2      	lsrs	r2, r0
 8010a18:	617b      	str	r3, [r7, #20]
 8010a1a:	9201      	str	r2, [sp, #4]
 8010a1c:	9b01      	ldr	r3, [sp, #4]
 8010a1e:	61bb      	str	r3, [r7, #24]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	bf14      	ite	ne
 8010a24:	2102      	movne	r1, #2
 8010a26:	2101      	moveq	r1, #1
 8010a28:	6139      	str	r1, [r7, #16]
 8010a2a:	b1c4      	cbz	r4, 8010a5e <__d2b+0x88>
 8010a2c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010a30:	4404      	add	r4, r0
 8010a32:	6034      	str	r4, [r6, #0]
 8010a34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010a38:	6028      	str	r0, [r5, #0]
 8010a3a:	4638      	mov	r0, r7
 8010a3c:	b003      	add	sp, #12
 8010a3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a46:	e7d5      	b.n	80109f4 <__d2b+0x1e>
 8010a48:	6179      	str	r1, [r7, #20]
 8010a4a:	e7e7      	b.n	8010a1c <__d2b+0x46>
 8010a4c:	a801      	add	r0, sp, #4
 8010a4e:	f7ff fddb 	bl	8010608 <__lo0bits>
 8010a52:	9b01      	ldr	r3, [sp, #4]
 8010a54:	617b      	str	r3, [r7, #20]
 8010a56:	2101      	movs	r1, #1
 8010a58:	6139      	str	r1, [r7, #16]
 8010a5a:	3020      	adds	r0, #32
 8010a5c:	e7e5      	b.n	8010a2a <__d2b+0x54>
 8010a5e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010a62:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010a66:	6030      	str	r0, [r6, #0]
 8010a68:	6918      	ldr	r0, [r3, #16]
 8010a6a:	f7ff fdae 	bl	80105ca <__hi0bits>
 8010a6e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8010a72:	e7e1      	b.n	8010a38 <__d2b+0x62>

08010a74 <_calloc_r>:
 8010a74:	b538      	push	{r3, r4, r5, lr}
 8010a76:	fb02 f401 	mul.w	r4, r2, r1
 8010a7a:	4621      	mov	r1, r4
 8010a7c:	f000 f856 	bl	8010b2c <_malloc_r>
 8010a80:	4605      	mov	r5, r0
 8010a82:	b118      	cbz	r0, 8010a8c <_calloc_r+0x18>
 8010a84:	4622      	mov	r2, r4
 8010a86:	2100      	movs	r1, #0
 8010a88:	f7fd ff08 	bl	800e89c <memset>
 8010a8c:	4628      	mov	r0, r5
 8010a8e:	bd38      	pop	{r3, r4, r5, pc}

08010a90 <_free_r>:
 8010a90:	b538      	push	{r3, r4, r5, lr}
 8010a92:	4605      	mov	r5, r0
 8010a94:	2900      	cmp	r1, #0
 8010a96:	d045      	beq.n	8010b24 <_free_r+0x94>
 8010a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a9c:	1f0c      	subs	r4, r1, #4
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	bfb8      	it	lt
 8010aa2:	18e4      	addlt	r4, r4, r3
 8010aa4:	f000 fac3 	bl	801102e <__malloc_lock>
 8010aa8:	4a1f      	ldr	r2, [pc, #124]	; (8010b28 <_free_r+0x98>)
 8010aaa:	6813      	ldr	r3, [r2, #0]
 8010aac:	4610      	mov	r0, r2
 8010aae:	b933      	cbnz	r3, 8010abe <_free_r+0x2e>
 8010ab0:	6063      	str	r3, [r4, #4]
 8010ab2:	6014      	str	r4, [r2, #0]
 8010ab4:	4628      	mov	r0, r5
 8010ab6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010aba:	f000 bab9 	b.w	8011030 <__malloc_unlock>
 8010abe:	42a3      	cmp	r3, r4
 8010ac0:	d90c      	bls.n	8010adc <_free_r+0x4c>
 8010ac2:	6821      	ldr	r1, [r4, #0]
 8010ac4:	1862      	adds	r2, r4, r1
 8010ac6:	4293      	cmp	r3, r2
 8010ac8:	bf04      	itt	eq
 8010aca:	681a      	ldreq	r2, [r3, #0]
 8010acc:	685b      	ldreq	r3, [r3, #4]
 8010ace:	6063      	str	r3, [r4, #4]
 8010ad0:	bf04      	itt	eq
 8010ad2:	1852      	addeq	r2, r2, r1
 8010ad4:	6022      	streq	r2, [r4, #0]
 8010ad6:	6004      	str	r4, [r0, #0]
 8010ad8:	e7ec      	b.n	8010ab4 <_free_r+0x24>
 8010ada:	4613      	mov	r3, r2
 8010adc:	685a      	ldr	r2, [r3, #4]
 8010ade:	b10a      	cbz	r2, 8010ae4 <_free_r+0x54>
 8010ae0:	42a2      	cmp	r2, r4
 8010ae2:	d9fa      	bls.n	8010ada <_free_r+0x4a>
 8010ae4:	6819      	ldr	r1, [r3, #0]
 8010ae6:	1858      	adds	r0, r3, r1
 8010ae8:	42a0      	cmp	r0, r4
 8010aea:	d10b      	bne.n	8010b04 <_free_r+0x74>
 8010aec:	6820      	ldr	r0, [r4, #0]
 8010aee:	4401      	add	r1, r0
 8010af0:	1858      	adds	r0, r3, r1
 8010af2:	4282      	cmp	r2, r0
 8010af4:	6019      	str	r1, [r3, #0]
 8010af6:	d1dd      	bne.n	8010ab4 <_free_r+0x24>
 8010af8:	6810      	ldr	r0, [r2, #0]
 8010afa:	6852      	ldr	r2, [r2, #4]
 8010afc:	605a      	str	r2, [r3, #4]
 8010afe:	4401      	add	r1, r0
 8010b00:	6019      	str	r1, [r3, #0]
 8010b02:	e7d7      	b.n	8010ab4 <_free_r+0x24>
 8010b04:	d902      	bls.n	8010b0c <_free_r+0x7c>
 8010b06:	230c      	movs	r3, #12
 8010b08:	602b      	str	r3, [r5, #0]
 8010b0a:	e7d3      	b.n	8010ab4 <_free_r+0x24>
 8010b0c:	6820      	ldr	r0, [r4, #0]
 8010b0e:	1821      	adds	r1, r4, r0
 8010b10:	428a      	cmp	r2, r1
 8010b12:	bf04      	itt	eq
 8010b14:	6811      	ldreq	r1, [r2, #0]
 8010b16:	6852      	ldreq	r2, [r2, #4]
 8010b18:	6062      	str	r2, [r4, #4]
 8010b1a:	bf04      	itt	eq
 8010b1c:	1809      	addeq	r1, r1, r0
 8010b1e:	6021      	streq	r1, [r4, #0]
 8010b20:	605c      	str	r4, [r3, #4]
 8010b22:	e7c7      	b.n	8010ab4 <_free_r+0x24>
 8010b24:	bd38      	pop	{r3, r4, r5, pc}
 8010b26:	bf00      	nop
 8010b28:	20001f30 	.word	0x20001f30

08010b2c <_malloc_r>:
 8010b2c:	b570      	push	{r4, r5, r6, lr}
 8010b2e:	1ccd      	adds	r5, r1, #3
 8010b30:	f025 0503 	bic.w	r5, r5, #3
 8010b34:	3508      	adds	r5, #8
 8010b36:	2d0c      	cmp	r5, #12
 8010b38:	bf38      	it	cc
 8010b3a:	250c      	movcc	r5, #12
 8010b3c:	2d00      	cmp	r5, #0
 8010b3e:	4606      	mov	r6, r0
 8010b40:	db01      	blt.n	8010b46 <_malloc_r+0x1a>
 8010b42:	42a9      	cmp	r1, r5
 8010b44:	d903      	bls.n	8010b4e <_malloc_r+0x22>
 8010b46:	230c      	movs	r3, #12
 8010b48:	6033      	str	r3, [r6, #0]
 8010b4a:	2000      	movs	r0, #0
 8010b4c:	bd70      	pop	{r4, r5, r6, pc}
 8010b4e:	f000 fa6e 	bl	801102e <__malloc_lock>
 8010b52:	4a21      	ldr	r2, [pc, #132]	; (8010bd8 <_malloc_r+0xac>)
 8010b54:	6814      	ldr	r4, [r2, #0]
 8010b56:	4621      	mov	r1, r4
 8010b58:	b991      	cbnz	r1, 8010b80 <_malloc_r+0x54>
 8010b5a:	4c20      	ldr	r4, [pc, #128]	; (8010bdc <_malloc_r+0xb0>)
 8010b5c:	6823      	ldr	r3, [r4, #0]
 8010b5e:	b91b      	cbnz	r3, 8010b68 <_malloc_r+0x3c>
 8010b60:	4630      	mov	r0, r6
 8010b62:	f000 f98f 	bl	8010e84 <_sbrk_r>
 8010b66:	6020      	str	r0, [r4, #0]
 8010b68:	4629      	mov	r1, r5
 8010b6a:	4630      	mov	r0, r6
 8010b6c:	f000 f98a 	bl	8010e84 <_sbrk_r>
 8010b70:	1c43      	adds	r3, r0, #1
 8010b72:	d124      	bne.n	8010bbe <_malloc_r+0x92>
 8010b74:	230c      	movs	r3, #12
 8010b76:	6033      	str	r3, [r6, #0]
 8010b78:	4630      	mov	r0, r6
 8010b7a:	f000 fa59 	bl	8011030 <__malloc_unlock>
 8010b7e:	e7e4      	b.n	8010b4a <_malloc_r+0x1e>
 8010b80:	680b      	ldr	r3, [r1, #0]
 8010b82:	1b5b      	subs	r3, r3, r5
 8010b84:	d418      	bmi.n	8010bb8 <_malloc_r+0x8c>
 8010b86:	2b0b      	cmp	r3, #11
 8010b88:	d90f      	bls.n	8010baa <_malloc_r+0x7e>
 8010b8a:	600b      	str	r3, [r1, #0]
 8010b8c:	50cd      	str	r5, [r1, r3]
 8010b8e:	18cc      	adds	r4, r1, r3
 8010b90:	4630      	mov	r0, r6
 8010b92:	f000 fa4d 	bl	8011030 <__malloc_unlock>
 8010b96:	f104 000b 	add.w	r0, r4, #11
 8010b9a:	1d23      	adds	r3, r4, #4
 8010b9c:	f020 0007 	bic.w	r0, r0, #7
 8010ba0:	1ac3      	subs	r3, r0, r3
 8010ba2:	d0d3      	beq.n	8010b4c <_malloc_r+0x20>
 8010ba4:	425a      	negs	r2, r3
 8010ba6:	50e2      	str	r2, [r4, r3]
 8010ba8:	e7d0      	b.n	8010b4c <_malloc_r+0x20>
 8010baa:	428c      	cmp	r4, r1
 8010bac:	684b      	ldr	r3, [r1, #4]
 8010bae:	bf16      	itet	ne
 8010bb0:	6063      	strne	r3, [r4, #4]
 8010bb2:	6013      	streq	r3, [r2, #0]
 8010bb4:	460c      	movne	r4, r1
 8010bb6:	e7eb      	b.n	8010b90 <_malloc_r+0x64>
 8010bb8:	460c      	mov	r4, r1
 8010bba:	6849      	ldr	r1, [r1, #4]
 8010bbc:	e7cc      	b.n	8010b58 <_malloc_r+0x2c>
 8010bbe:	1cc4      	adds	r4, r0, #3
 8010bc0:	f024 0403 	bic.w	r4, r4, #3
 8010bc4:	42a0      	cmp	r0, r4
 8010bc6:	d005      	beq.n	8010bd4 <_malloc_r+0xa8>
 8010bc8:	1a21      	subs	r1, r4, r0
 8010bca:	4630      	mov	r0, r6
 8010bcc:	f000 f95a 	bl	8010e84 <_sbrk_r>
 8010bd0:	3001      	adds	r0, #1
 8010bd2:	d0cf      	beq.n	8010b74 <_malloc_r+0x48>
 8010bd4:	6025      	str	r5, [r4, #0]
 8010bd6:	e7db      	b.n	8010b90 <_malloc_r+0x64>
 8010bd8:	20001f30 	.word	0x20001f30
 8010bdc:	20001f34 	.word	0x20001f34

08010be0 <__ssputs_r>:
 8010be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010be4:	688e      	ldr	r6, [r1, #8]
 8010be6:	429e      	cmp	r6, r3
 8010be8:	4682      	mov	sl, r0
 8010bea:	460c      	mov	r4, r1
 8010bec:	4690      	mov	r8, r2
 8010bee:	4699      	mov	r9, r3
 8010bf0:	d837      	bhi.n	8010c62 <__ssputs_r+0x82>
 8010bf2:	898a      	ldrh	r2, [r1, #12]
 8010bf4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010bf8:	d031      	beq.n	8010c5e <__ssputs_r+0x7e>
 8010bfa:	6825      	ldr	r5, [r4, #0]
 8010bfc:	6909      	ldr	r1, [r1, #16]
 8010bfe:	1a6f      	subs	r7, r5, r1
 8010c00:	6965      	ldr	r5, [r4, #20]
 8010c02:	2302      	movs	r3, #2
 8010c04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010c08:	fb95 f5f3 	sdiv	r5, r5, r3
 8010c0c:	f109 0301 	add.w	r3, r9, #1
 8010c10:	443b      	add	r3, r7
 8010c12:	429d      	cmp	r5, r3
 8010c14:	bf38      	it	cc
 8010c16:	461d      	movcc	r5, r3
 8010c18:	0553      	lsls	r3, r2, #21
 8010c1a:	d530      	bpl.n	8010c7e <__ssputs_r+0x9e>
 8010c1c:	4629      	mov	r1, r5
 8010c1e:	f7ff ff85 	bl	8010b2c <_malloc_r>
 8010c22:	4606      	mov	r6, r0
 8010c24:	b950      	cbnz	r0, 8010c3c <__ssputs_r+0x5c>
 8010c26:	230c      	movs	r3, #12
 8010c28:	f8ca 3000 	str.w	r3, [sl]
 8010c2c:	89a3      	ldrh	r3, [r4, #12]
 8010c2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010c32:	81a3      	strh	r3, [r4, #12]
 8010c34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c3c:	463a      	mov	r2, r7
 8010c3e:	6921      	ldr	r1, [r4, #16]
 8010c40:	f7ff fc32 	bl	80104a8 <memcpy>
 8010c44:	89a3      	ldrh	r3, [r4, #12]
 8010c46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010c4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010c4e:	81a3      	strh	r3, [r4, #12]
 8010c50:	6126      	str	r6, [r4, #16]
 8010c52:	6165      	str	r5, [r4, #20]
 8010c54:	443e      	add	r6, r7
 8010c56:	1bed      	subs	r5, r5, r7
 8010c58:	6026      	str	r6, [r4, #0]
 8010c5a:	60a5      	str	r5, [r4, #8]
 8010c5c:	464e      	mov	r6, r9
 8010c5e:	454e      	cmp	r6, r9
 8010c60:	d900      	bls.n	8010c64 <__ssputs_r+0x84>
 8010c62:	464e      	mov	r6, r9
 8010c64:	4632      	mov	r2, r6
 8010c66:	4641      	mov	r1, r8
 8010c68:	6820      	ldr	r0, [r4, #0]
 8010c6a:	f000 f9c7 	bl	8010ffc <memmove>
 8010c6e:	68a3      	ldr	r3, [r4, #8]
 8010c70:	1b9b      	subs	r3, r3, r6
 8010c72:	60a3      	str	r3, [r4, #8]
 8010c74:	6823      	ldr	r3, [r4, #0]
 8010c76:	441e      	add	r6, r3
 8010c78:	6026      	str	r6, [r4, #0]
 8010c7a:	2000      	movs	r0, #0
 8010c7c:	e7dc      	b.n	8010c38 <__ssputs_r+0x58>
 8010c7e:	462a      	mov	r2, r5
 8010c80:	f000 f9d7 	bl	8011032 <_realloc_r>
 8010c84:	4606      	mov	r6, r0
 8010c86:	2800      	cmp	r0, #0
 8010c88:	d1e2      	bne.n	8010c50 <__ssputs_r+0x70>
 8010c8a:	6921      	ldr	r1, [r4, #16]
 8010c8c:	4650      	mov	r0, sl
 8010c8e:	f7ff feff 	bl	8010a90 <_free_r>
 8010c92:	e7c8      	b.n	8010c26 <__ssputs_r+0x46>

08010c94 <_svfiprintf_r>:
 8010c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c98:	461d      	mov	r5, r3
 8010c9a:	898b      	ldrh	r3, [r1, #12]
 8010c9c:	061f      	lsls	r7, r3, #24
 8010c9e:	b09d      	sub	sp, #116	; 0x74
 8010ca0:	4680      	mov	r8, r0
 8010ca2:	460c      	mov	r4, r1
 8010ca4:	4616      	mov	r6, r2
 8010ca6:	d50f      	bpl.n	8010cc8 <_svfiprintf_r+0x34>
 8010ca8:	690b      	ldr	r3, [r1, #16]
 8010caa:	b96b      	cbnz	r3, 8010cc8 <_svfiprintf_r+0x34>
 8010cac:	2140      	movs	r1, #64	; 0x40
 8010cae:	f7ff ff3d 	bl	8010b2c <_malloc_r>
 8010cb2:	6020      	str	r0, [r4, #0]
 8010cb4:	6120      	str	r0, [r4, #16]
 8010cb6:	b928      	cbnz	r0, 8010cc4 <_svfiprintf_r+0x30>
 8010cb8:	230c      	movs	r3, #12
 8010cba:	f8c8 3000 	str.w	r3, [r8]
 8010cbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010cc2:	e0c8      	b.n	8010e56 <_svfiprintf_r+0x1c2>
 8010cc4:	2340      	movs	r3, #64	; 0x40
 8010cc6:	6163      	str	r3, [r4, #20]
 8010cc8:	2300      	movs	r3, #0
 8010cca:	9309      	str	r3, [sp, #36]	; 0x24
 8010ccc:	2320      	movs	r3, #32
 8010cce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010cd2:	2330      	movs	r3, #48	; 0x30
 8010cd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010cd8:	9503      	str	r5, [sp, #12]
 8010cda:	f04f 0b01 	mov.w	fp, #1
 8010cde:	4637      	mov	r7, r6
 8010ce0:	463d      	mov	r5, r7
 8010ce2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010ce6:	b10b      	cbz	r3, 8010cec <_svfiprintf_r+0x58>
 8010ce8:	2b25      	cmp	r3, #37	; 0x25
 8010cea:	d13e      	bne.n	8010d6a <_svfiprintf_r+0xd6>
 8010cec:	ebb7 0a06 	subs.w	sl, r7, r6
 8010cf0:	d00b      	beq.n	8010d0a <_svfiprintf_r+0x76>
 8010cf2:	4653      	mov	r3, sl
 8010cf4:	4632      	mov	r2, r6
 8010cf6:	4621      	mov	r1, r4
 8010cf8:	4640      	mov	r0, r8
 8010cfa:	f7ff ff71 	bl	8010be0 <__ssputs_r>
 8010cfe:	3001      	adds	r0, #1
 8010d00:	f000 80a4 	beq.w	8010e4c <_svfiprintf_r+0x1b8>
 8010d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d06:	4453      	add	r3, sl
 8010d08:	9309      	str	r3, [sp, #36]	; 0x24
 8010d0a:	783b      	ldrb	r3, [r7, #0]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	f000 809d 	beq.w	8010e4c <_svfiprintf_r+0x1b8>
 8010d12:	2300      	movs	r3, #0
 8010d14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010d18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010d1c:	9304      	str	r3, [sp, #16]
 8010d1e:	9307      	str	r3, [sp, #28]
 8010d20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010d24:	931a      	str	r3, [sp, #104]	; 0x68
 8010d26:	462f      	mov	r7, r5
 8010d28:	2205      	movs	r2, #5
 8010d2a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8010d2e:	4850      	ldr	r0, [pc, #320]	; (8010e70 <_svfiprintf_r+0x1dc>)
 8010d30:	f7ef fa7e 	bl	8000230 <memchr>
 8010d34:	9b04      	ldr	r3, [sp, #16]
 8010d36:	b9d0      	cbnz	r0, 8010d6e <_svfiprintf_r+0xda>
 8010d38:	06d9      	lsls	r1, r3, #27
 8010d3a:	bf44      	itt	mi
 8010d3c:	2220      	movmi	r2, #32
 8010d3e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010d42:	071a      	lsls	r2, r3, #28
 8010d44:	bf44      	itt	mi
 8010d46:	222b      	movmi	r2, #43	; 0x2b
 8010d48:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010d4c:	782a      	ldrb	r2, [r5, #0]
 8010d4e:	2a2a      	cmp	r2, #42	; 0x2a
 8010d50:	d015      	beq.n	8010d7e <_svfiprintf_r+0xea>
 8010d52:	9a07      	ldr	r2, [sp, #28]
 8010d54:	462f      	mov	r7, r5
 8010d56:	2000      	movs	r0, #0
 8010d58:	250a      	movs	r5, #10
 8010d5a:	4639      	mov	r1, r7
 8010d5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010d60:	3b30      	subs	r3, #48	; 0x30
 8010d62:	2b09      	cmp	r3, #9
 8010d64:	d94d      	bls.n	8010e02 <_svfiprintf_r+0x16e>
 8010d66:	b1b8      	cbz	r0, 8010d98 <_svfiprintf_r+0x104>
 8010d68:	e00f      	b.n	8010d8a <_svfiprintf_r+0xf6>
 8010d6a:	462f      	mov	r7, r5
 8010d6c:	e7b8      	b.n	8010ce0 <_svfiprintf_r+0x4c>
 8010d6e:	4a40      	ldr	r2, [pc, #256]	; (8010e70 <_svfiprintf_r+0x1dc>)
 8010d70:	1a80      	subs	r0, r0, r2
 8010d72:	fa0b f000 	lsl.w	r0, fp, r0
 8010d76:	4318      	orrs	r0, r3
 8010d78:	9004      	str	r0, [sp, #16]
 8010d7a:	463d      	mov	r5, r7
 8010d7c:	e7d3      	b.n	8010d26 <_svfiprintf_r+0x92>
 8010d7e:	9a03      	ldr	r2, [sp, #12]
 8010d80:	1d11      	adds	r1, r2, #4
 8010d82:	6812      	ldr	r2, [r2, #0]
 8010d84:	9103      	str	r1, [sp, #12]
 8010d86:	2a00      	cmp	r2, #0
 8010d88:	db01      	blt.n	8010d8e <_svfiprintf_r+0xfa>
 8010d8a:	9207      	str	r2, [sp, #28]
 8010d8c:	e004      	b.n	8010d98 <_svfiprintf_r+0x104>
 8010d8e:	4252      	negs	r2, r2
 8010d90:	f043 0302 	orr.w	r3, r3, #2
 8010d94:	9207      	str	r2, [sp, #28]
 8010d96:	9304      	str	r3, [sp, #16]
 8010d98:	783b      	ldrb	r3, [r7, #0]
 8010d9a:	2b2e      	cmp	r3, #46	; 0x2e
 8010d9c:	d10c      	bne.n	8010db8 <_svfiprintf_r+0x124>
 8010d9e:	787b      	ldrb	r3, [r7, #1]
 8010da0:	2b2a      	cmp	r3, #42	; 0x2a
 8010da2:	d133      	bne.n	8010e0c <_svfiprintf_r+0x178>
 8010da4:	9b03      	ldr	r3, [sp, #12]
 8010da6:	1d1a      	adds	r2, r3, #4
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	9203      	str	r2, [sp, #12]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	bfb8      	it	lt
 8010db0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010db4:	3702      	adds	r7, #2
 8010db6:	9305      	str	r3, [sp, #20]
 8010db8:	4d2e      	ldr	r5, [pc, #184]	; (8010e74 <_svfiprintf_r+0x1e0>)
 8010dba:	7839      	ldrb	r1, [r7, #0]
 8010dbc:	2203      	movs	r2, #3
 8010dbe:	4628      	mov	r0, r5
 8010dc0:	f7ef fa36 	bl	8000230 <memchr>
 8010dc4:	b138      	cbz	r0, 8010dd6 <_svfiprintf_r+0x142>
 8010dc6:	2340      	movs	r3, #64	; 0x40
 8010dc8:	1b40      	subs	r0, r0, r5
 8010dca:	fa03 f000 	lsl.w	r0, r3, r0
 8010dce:	9b04      	ldr	r3, [sp, #16]
 8010dd0:	4303      	orrs	r3, r0
 8010dd2:	3701      	adds	r7, #1
 8010dd4:	9304      	str	r3, [sp, #16]
 8010dd6:	7839      	ldrb	r1, [r7, #0]
 8010dd8:	4827      	ldr	r0, [pc, #156]	; (8010e78 <_svfiprintf_r+0x1e4>)
 8010dda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010dde:	2206      	movs	r2, #6
 8010de0:	1c7e      	adds	r6, r7, #1
 8010de2:	f7ef fa25 	bl	8000230 <memchr>
 8010de6:	2800      	cmp	r0, #0
 8010de8:	d038      	beq.n	8010e5c <_svfiprintf_r+0x1c8>
 8010dea:	4b24      	ldr	r3, [pc, #144]	; (8010e7c <_svfiprintf_r+0x1e8>)
 8010dec:	bb13      	cbnz	r3, 8010e34 <_svfiprintf_r+0x1a0>
 8010dee:	9b03      	ldr	r3, [sp, #12]
 8010df0:	3307      	adds	r3, #7
 8010df2:	f023 0307 	bic.w	r3, r3, #7
 8010df6:	3308      	adds	r3, #8
 8010df8:	9303      	str	r3, [sp, #12]
 8010dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010dfc:	444b      	add	r3, r9
 8010dfe:	9309      	str	r3, [sp, #36]	; 0x24
 8010e00:	e76d      	b.n	8010cde <_svfiprintf_r+0x4a>
 8010e02:	fb05 3202 	mla	r2, r5, r2, r3
 8010e06:	2001      	movs	r0, #1
 8010e08:	460f      	mov	r7, r1
 8010e0a:	e7a6      	b.n	8010d5a <_svfiprintf_r+0xc6>
 8010e0c:	2300      	movs	r3, #0
 8010e0e:	3701      	adds	r7, #1
 8010e10:	9305      	str	r3, [sp, #20]
 8010e12:	4619      	mov	r1, r3
 8010e14:	250a      	movs	r5, #10
 8010e16:	4638      	mov	r0, r7
 8010e18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010e1c:	3a30      	subs	r2, #48	; 0x30
 8010e1e:	2a09      	cmp	r2, #9
 8010e20:	d903      	bls.n	8010e2a <_svfiprintf_r+0x196>
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d0c8      	beq.n	8010db8 <_svfiprintf_r+0x124>
 8010e26:	9105      	str	r1, [sp, #20]
 8010e28:	e7c6      	b.n	8010db8 <_svfiprintf_r+0x124>
 8010e2a:	fb05 2101 	mla	r1, r5, r1, r2
 8010e2e:	2301      	movs	r3, #1
 8010e30:	4607      	mov	r7, r0
 8010e32:	e7f0      	b.n	8010e16 <_svfiprintf_r+0x182>
 8010e34:	ab03      	add	r3, sp, #12
 8010e36:	9300      	str	r3, [sp, #0]
 8010e38:	4622      	mov	r2, r4
 8010e3a:	4b11      	ldr	r3, [pc, #68]	; (8010e80 <_svfiprintf_r+0x1ec>)
 8010e3c:	a904      	add	r1, sp, #16
 8010e3e:	4640      	mov	r0, r8
 8010e40:	f7fd fdc8 	bl	800e9d4 <_printf_float>
 8010e44:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8010e48:	4681      	mov	r9, r0
 8010e4a:	d1d6      	bne.n	8010dfa <_svfiprintf_r+0x166>
 8010e4c:	89a3      	ldrh	r3, [r4, #12]
 8010e4e:	065b      	lsls	r3, r3, #25
 8010e50:	f53f af35 	bmi.w	8010cbe <_svfiprintf_r+0x2a>
 8010e54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010e56:	b01d      	add	sp, #116	; 0x74
 8010e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e5c:	ab03      	add	r3, sp, #12
 8010e5e:	9300      	str	r3, [sp, #0]
 8010e60:	4622      	mov	r2, r4
 8010e62:	4b07      	ldr	r3, [pc, #28]	; (8010e80 <_svfiprintf_r+0x1ec>)
 8010e64:	a904      	add	r1, sp, #16
 8010e66:	4640      	mov	r0, r8
 8010e68:	f7fe f86a 	bl	800ef40 <_printf_i>
 8010e6c:	e7ea      	b.n	8010e44 <_svfiprintf_r+0x1b0>
 8010e6e:	bf00      	nop
 8010e70:	08013964 	.word	0x08013964
 8010e74:	0801396a 	.word	0x0801396a
 8010e78:	0801396e 	.word	0x0801396e
 8010e7c:	0800e9d5 	.word	0x0800e9d5
 8010e80:	08010be1 	.word	0x08010be1

08010e84 <_sbrk_r>:
 8010e84:	b538      	push	{r3, r4, r5, lr}
 8010e86:	4c06      	ldr	r4, [pc, #24]	; (8010ea0 <_sbrk_r+0x1c>)
 8010e88:	2300      	movs	r3, #0
 8010e8a:	4605      	mov	r5, r0
 8010e8c:	4608      	mov	r0, r1
 8010e8e:	6023      	str	r3, [r4, #0]
 8010e90:	f7f7 f8ba 	bl	8008008 <_sbrk>
 8010e94:	1c43      	adds	r3, r0, #1
 8010e96:	d102      	bne.n	8010e9e <_sbrk_r+0x1a>
 8010e98:	6823      	ldr	r3, [r4, #0]
 8010e9a:	b103      	cbz	r3, 8010e9e <_sbrk_r+0x1a>
 8010e9c:	602b      	str	r3, [r5, #0]
 8010e9e:	bd38      	pop	{r3, r4, r5, pc}
 8010ea0:	20002968 	.word	0x20002968

08010ea4 <__sread>:
 8010ea4:	b510      	push	{r4, lr}
 8010ea6:	460c      	mov	r4, r1
 8010ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010eac:	f000 f8e8 	bl	8011080 <_read_r>
 8010eb0:	2800      	cmp	r0, #0
 8010eb2:	bfab      	itete	ge
 8010eb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010eb6:	89a3      	ldrhlt	r3, [r4, #12]
 8010eb8:	181b      	addge	r3, r3, r0
 8010eba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010ebe:	bfac      	ite	ge
 8010ec0:	6563      	strge	r3, [r4, #84]	; 0x54
 8010ec2:	81a3      	strhlt	r3, [r4, #12]
 8010ec4:	bd10      	pop	{r4, pc}

08010ec6 <__swrite>:
 8010ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010eca:	461f      	mov	r7, r3
 8010ecc:	898b      	ldrh	r3, [r1, #12]
 8010ece:	05db      	lsls	r3, r3, #23
 8010ed0:	4605      	mov	r5, r0
 8010ed2:	460c      	mov	r4, r1
 8010ed4:	4616      	mov	r6, r2
 8010ed6:	d505      	bpl.n	8010ee4 <__swrite+0x1e>
 8010ed8:	2302      	movs	r3, #2
 8010eda:	2200      	movs	r2, #0
 8010edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ee0:	f000 f868 	bl	8010fb4 <_lseek_r>
 8010ee4:	89a3      	ldrh	r3, [r4, #12]
 8010ee6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010eea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010eee:	81a3      	strh	r3, [r4, #12]
 8010ef0:	4632      	mov	r2, r6
 8010ef2:	463b      	mov	r3, r7
 8010ef4:	4628      	mov	r0, r5
 8010ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010efa:	f000 b817 	b.w	8010f2c <_write_r>

08010efe <__sseek>:
 8010efe:	b510      	push	{r4, lr}
 8010f00:	460c      	mov	r4, r1
 8010f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f06:	f000 f855 	bl	8010fb4 <_lseek_r>
 8010f0a:	1c43      	adds	r3, r0, #1
 8010f0c:	89a3      	ldrh	r3, [r4, #12]
 8010f0e:	bf15      	itete	ne
 8010f10:	6560      	strne	r0, [r4, #84]	; 0x54
 8010f12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010f16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010f1a:	81a3      	strheq	r3, [r4, #12]
 8010f1c:	bf18      	it	ne
 8010f1e:	81a3      	strhne	r3, [r4, #12]
 8010f20:	bd10      	pop	{r4, pc}

08010f22 <__sclose>:
 8010f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f26:	f000 b813 	b.w	8010f50 <_close_r>
	...

08010f2c <_write_r>:
 8010f2c:	b538      	push	{r3, r4, r5, lr}
 8010f2e:	4c07      	ldr	r4, [pc, #28]	; (8010f4c <_write_r+0x20>)
 8010f30:	4605      	mov	r5, r0
 8010f32:	4608      	mov	r0, r1
 8010f34:	4611      	mov	r1, r2
 8010f36:	2200      	movs	r2, #0
 8010f38:	6022      	str	r2, [r4, #0]
 8010f3a:	461a      	mov	r2, r3
 8010f3c:	f7f6 fd39 	bl	80079b2 <_write>
 8010f40:	1c43      	adds	r3, r0, #1
 8010f42:	d102      	bne.n	8010f4a <_write_r+0x1e>
 8010f44:	6823      	ldr	r3, [r4, #0]
 8010f46:	b103      	cbz	r3, 8010f4a <_write_r+0x1e>
 8010f48:	602b      	str	r3, [r5, #0]
 8010f4a:	bd38      	pop	{r3, r4, r5, pc}
 8010f4c:	20002968 	.word	0x20002968

08010f50 <_close_r>:
 8010f50:	b538      	push	{r3, r4, r5, lr}
 8010f52:	4c06      	ldr	r4, [pc, #24]	; (8010f6c <_close_r+0x1c>)
 8010f54:	2300      	movs	r3, #0
 8010f56:	4605      	mov	r5, r0
 8010f58:	4608      	mov	r0, r1
 8010f5a:	6023      	str	r3, [r4, #0]
 8010f5c:	f7f7 f81f 	bl	8007f9e <_close>
 8010f60:	1c43      	adds	r3, r0, #1
 8010f62:	d102      	bne.n	8010f6a <_close_r+0x1a>
 8010f64:	6823      	ldr	r3, [r4, #0]
 8010f66:	b103      	cbz	r3, 8010f6a <_close_r+0x1a>
 8010f68:	602b      	str	r3, [r5, #0]
 8010f6a:	bd38      	pop	{r3, r4, r5, pc}
 8010f6c:	20002968 	.word	0x20002968

08010f70 <_fstat_r>:
 8010f70:	b538      	push	{r3, r4, r5, lr}
 8010f72:	4c07      	ldr	r4, [pc, #28]	; (8010f90 <_fstat_r+0x20>)
 8010f74:	2300      	movs	r3, #0
 8010f76:	4605      	mov	r5, r0
 8010f78:	4608      	mov	r0, r1
 8010f7a:	4611      	mov	r1, r2
 8010f7c:	6023      	str	r3, [r4, #0]
 8010f7e:	f7f7 f81a 	bl	8007fb6 <_fstat>
 8010f82:	1c43      	adds	r3, r0, #1
 8010f84:	d102      	bne.n	8010f8c <_fstat_r+0x1c>
 8010f86:	6823      	ldr	r3, [r4, #0]
 8010f88:	b103      	cbz	r3, 8010f8c <_fstat_r+0x1c>
 8010f8a:	602b      	str	r3, [r5, #0]
 8010f8c:	bd38      	pop	{r3, r4, r5, pc}
 8010f8e:	bf00      	nop
 8010f90:	20002968 	.word	0x20002968

08010f94 <_isatty_r>:
 8010f94:	b538      	push	{r3, r4, r5, lr}
 8010f96:	4c06      	ldr	r4, [pc, #24]	; (8010fb0 <_isatty_r+0x1c>)
 8010f98:	2300      	movs	r3, #0
 8010f9a:	4605      	mov	r5, r0
 8010f9c:	4608      	mov	r0, r1
 8010f9e:	6023      	str	r3, [r4, #0]
 8010fa0:	f7f7 f819 	bl	8007fd6 <_isatty>
 8010fa4:	1c43      	adds	r3, r0, #1
 8010fa6:	d102      	bne.n	8010fae <_isatty_r+0x1a>
 8010fa8:	6823      	ldr	r3, [r4, #0]
 8010faa:	b103      	cbz	r3, 8010fae <_isatty_r+0x1a>
 8010fac:	602b      	str	r3, [r5, #0]
 8010fae:	bd38      	pop	{r3, r4, r5, pc}
 8010fb0:	20002968 	.word	0x20002968

08010fb4 <_lseek_r>:
 8010fb4:	b538      	push	{r3, r4, r5, lr}
 8010fb6:	4c07      	ldr	r4, [pc, #28]	; (8010fd4 <_lseek_r+0x20>)
 8010fb8:	4605      	mov	r5, r0
 8010fba:	4608      	mov	r0, r1
 8010fbc:	4611      	mov	r1, r2
 8010fbe:	2200      	movs	r2, #0
 8010fc0:	6022      	str	r2, [r4, #0]
 8010fc2:	461a      	mov	r2, r3
 8010fc4:	f7f7 f812 	bl	8007fec <_lseek>
 8010fc8:	1c43      	adds	r3, r0, #1
 8010fca:	d102      	bne.n	8010fd2 <_lseek_r+0x1e>
 8010fcc:	6823      	ldr	r3, [r4, #0]
 8010fce:	b103      	cbz	r3, 8010fd2 <_lseek_r+0x1e>
 8010fd0:	602b      	str	r3, [r5, #0]
 8010fd2:	bd38      	pop	{r3, r4, r5, pc}
 8010fd4:	20002968 	.word	0x20002968

08010fd8 <__ascii_mbtowc>:
 8010fd8:	b082      	sub	sp, #8
 8010fda:	b901      	cbnz	r1, 8010fde <__ascii_mbtowc+0x6>
 8010fdc:	a901      	add	r1, sp, #4
 8010fde:	b142      	cbz	r2, 8010ff2 <__ascii_mbtowc+0x1a>
 8010fe0:	b14b      	cbz	r3, 8010ff6 <__ascii_mbtowc+0x1e>
 8010fe2:	7813      	ldrb	r3, [r2, #0]
 8010fe4:	600b      	str	r3, [r1, #0]
 8010fe6:	7812      	ldrb	r2, [r2, #0]
 8010fe8:	1c10      	adds	r0, r2, #0
 8010fea:	bf18      	it	ne
 8010fec:	2001      	movne	r0, #1
 8010fee:	b002      	add	sp, #8
 8010ff0:	4770      	bx	lr
 8010ff2:	4610      	mov	r0, r2
 8010ff4:	e7fb      	b.n	8010fee <__ascii_mbtowc+0x16>
 8010ff6:	f06f 0001 	mvn.w	r0, #1
 8010ffa:	e7f8      	b.n	8010fee <__ascii_mbtowc+0x16>

08010ffc <memmove>:
 8010ffc:	4288      	cmp	r0, r1
 8010ffe:	b510      	push	{r4, lr}
 8011000:	eb01 0302 	add.w	r3, r1, r2
 8011004:	d807      	bhi.n	8011016 <memmove+0x1a>
 8011006:	1e42      	subs	r2, r0, #1
 8011008:	4299      	cmp	r1, r3
 801100a:	d00a      	beq.n	8011022 <memmove+0x26>
 801100c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011010:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011014:	e7f8      	b.n	8011008 <memmove+0xc>
 8011016:	4283      	cmp	r3, r0
 8011018:	d9f5      	bls.n	8011006 <memmove+0xa>
 801101a:	1881      	adds	r1, r0, r2
 801101c:	1ad2      	subs	r2, r2, r3
 801101e:	42d3      	cmn	r3, r2
 8011020:	d100      	bne.n	8011024 <memmove+0x28>
 8011022:	bd10      	pop	{r4, pc}
 8011024:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011028:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801102c:	e7f7      	b.n	801101e <memmove+0x22>

0801102e <__malloc_lock>:
 801102e:	4770      	bx	lr

08011030 <__malloc_unlock>:
 8011030:	4770      	bx	lr

08011032 <_realloc_r>:
 8011032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011034:	4607      	mov	r7, r0
 8011036:	4614      	mov	r4, r2
 8011038:	460e      	mov	r6, r1
 801103a:	b921      	cbnz	r1, 8011046 <_realloc_r+0x14>
 801103c:	4611      	mov	r1, r2
 801103e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011042:	f7ff bd73 	b.w	8010b2c <_malloc_r>
 8011046:	b922      	cbnz	r2, 8011052 <_realloc_r+0x20>
 8011048:	f7ff fd22 	bl	8010a90 <_free_r>
 801104c:	4625      	mov	r5, r4
 801104e:	4628      	mov	r0, r5
 8011050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011052:	f000 f834 	bl	80110be <_malloc_usable_size_r>
 8011056:	42a0      	cmp	r0, r4
 8011058:	d20f      	bcs.n	801107a <_realloc_r+0x48>
 801105a:	4621      	mov	r1, r4
 801105c:	4638      	mov	r0, r7
 801105e:	f7ff fd65 	bl	8010b2c <_malloc_r>
 8011062:	4605      	mov	r5, r0
 8011064:	2800      	cmp	r0, #0
 8011066:	d0f2      	beq.n	801104e <_realloc_r+0x1c>
 8011068:	4631      	mov	r1, r6
 801106a:	4622      	mov	r2, r4
 801106c:	f7ff fa1c 	bl	80104a8 <memcpy>
 8011070:	4631      	mov	r1, r6
 8011072:	4638      	mov	r0, r7
 8011074:	f7ff fd0c 	bl	8010a90 <_free_r>
 8011078:	e7e9      	b.n	801104e <_realloc_r+0x1c>
 801107a:	4635      	mov	r5, r6
 801107c:	e7e7      	b.n	801104e <_realloc_r+0x1c>
	...

08011080 <_read_r>:
 8011080:	b538      	push	{r3, r4, r5, lr}
 8011082:	4c07      	ldr	r4, [pc, #28]	; (80110a0 <_read_r+0x20>)
 8011084:	4605      	mov	r5, r0
 8011086:	4608      	mov	r0, r1
 8011088:	4611      	mov	r1, r2
 801108a:	2200      	movs	r2, #0
 801108c:	6022      	str	r2, [r4, #0]
 801108e:	461a      	mov	r2, r3
 8011090:	f7f6 ff68 	bl	8007f64 <_read>
 8011094:	1c43      	adds	r3, r0, #1
 8011096:	d102      	bne.n	801109e <_read_r+0x1e>
 8011098:	6823      	ldr	r3, [r4, #0]
 801109a:	b103      	cbz	r3, 801109e <_read_r+0x1e>
 801109c:	602b      	str	r3, [r5, #0]
 801109e:	bd38      	pop	{r3, r4, r5, pc}
 80110a0:	20002968 	.word	0x20002968

080110a4 <__ascii_wctomb>:
 80110a4:	b149      	cbz	r1, 80110ba <__ascii_wctomb+0x16>
 80110a6:	2aff      	cmp	r2, #255	; 0xff
 80110a8:	bf85      	ittet	hi
 80110aa:	238a      	movhi	r3, #138	; 0x8a
 80110ac:	6003      	strhi	r3, [r0, #0]
 80110ae:	700a      	strbls	r2, [r1, #0]
 80110b0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80110b4:	bf98      	it	ls
 80110b6:	2001      	movls	r0, #1
 80110b8:	4770      	bx	lr
 80110ba:	4608      	mov	r0, r1
 80110bc:	4770      	bx	lr

080110be <_malloc_usable_size_r>:
 80110be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110c2:	1f18      	subs	r0, r3, #4
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	bfbc      	itt	lt
 80110c8:	580b      	ldrlt	r3, [r1, r0]
 80110ca:	18c0      	addlt	r0, r0, r3
 80110cc:	4770      	bx	lr
	...

080110d0 <pow>:
 80110d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110d4:	ed2d 8b04 	vpush	{d8-d9}
 80110d8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80113ac <pow+0x2dc>
 80110dc:	b08d      	sub	sp, #52	; 0x34
 80110de:	ec57 6b10 	vmov	r6, r7, d0
 80110e2:	ec55 4b11 	vmov	r4, r5, d1
 80110e6:	f000 f963 	bl	80113b0 <__ieee754_pow>
 80110ea:	f999 3000 	ldrsb.w	r3, [r9]
 80110ee:	9300      	str	r3, [sp, #0]
 80110f0:	3301      	adds	r3, #1
 80110f2:	eeb0 8a40 	vmov.f32	s16, s0
 80110f6:	eef0 8a60 	vmov.f32	s17, s1
 80110fa:	46c8      	mov	r8, r9
 80110fc:	d05f      	beq.n	80111be <pow+0xee>
 80110fe:	4622      	mov	r2, r4
 8011100:	462b      	mov	r3, r5
 8011102:	4620      	mov	r0, r4
 8011104:	4629      	mov	r1, r5
 8011106:	f7ef fd39 	bl	8000b7c <__aeabi_dcmpun>
 801110a:	4683      	mov	fp, r0
 801110c:	2800      	cmp	r0, #0
 801110e:	d156      	bne.n	80111be <pow+0xee>
 8011110:	4632      	mov	r2, r6
 8011112:	463b      	mov	r3, r7
 8011114:	4630      	mov	r0, r6
 8011116:	4639      	mov	r1, r7
 8011118:	f7ef fd30 	bl	8000b7c <__aeabi_dcmpun>
 801111c:	9001      	str	r0, [sp, #4]
 801111e:	b1e8      	cbz	r0, 801115c <pow+0x8c>
 8011120:	2200      	movs	r2, #0
 8011122:	2300      	movs	r3, #0
 8011124:	4620      	mov	r0, r4
 8011126:	4629      	mov	r1, r5
 8011128:	f7ef fcf6 	bl	8000b18 <__aeabi_dcmpeq>
 801112c:	2800      	cmp	r0, #0
 801112e:	d046      	beq.n	80111be <pow+0xee>
 8011130:	2301      	movs	r3, #1
 8011132:	9302      	str	r3, [sp, #8]
 8011134:	4b96      	ldr	r3, [pc, #600]	; (8011390 <pow+0x2c0>)
 8011136:	9303      	str	r3, [sp, #12]
 8011138:	4b96      	ldr	r3, [pc, #600]	; (8011394 <pow+0x2c4>)
 801113a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801113e:	2200      	movs	r2, #0
 8011140:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011144:	9b00      	ldr	r3, [sp, #0]
 8011146:	2b02      	cmp	r3, #2
 8011148:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801114c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011150:	d033      	beq.n	80111ba <pow+0xea>
 8011152:	a802      	add	r0, sp, #8
 8011154:	f000 fefb 	bl	8011f4e <matherr>
 8011158:	bb48      	cbnz	r0, 80111ae <pow+0xde>
 801115a:	e05d      	b.n	8011218 <pow+0x148>
 801115c:	f04f 0a00 	mov.w	sl, #0
 8011160:	f04f 0b00 	mov.w	fp, #0
 8011164:	4652      	mov	r2, sl
 8011166:	465b      	mov	r3, fp
 8011168:	4630      	mov	r0, r6
 801116a:	4639      	mov	r1, r7
 801116c:	f7ef fcd4 	bl	8000b18 <__aeabi_dcmpeq>
 8011170:	ec4b ab19 	vmov	d9, sl, fp
 8011174:	2800      	cmp	r0, #0
 8011176:	d054      	beq.n	8011222 <pow+0x152>
 8011178:	4652      	mov	r2, sl
 801117a:	465b      	mov	r3, fp
 801117c:	4620      	mov	r0, r4
 801117e:	4629      	mov	r1, r5
 8011180:	f7ef fcca 	bl	8000b18 <__aeabi_dcmpeq>
 8011184:	4680      	mov	r8, r0
 8011186:	b318      	cbz	r0, 80111d0 <pow+0x100>
 8011188:	2301      	movs	r3, #1
 801118a:	9302      	str	r3, [sp, #8]
 801118c:	4b80      	ldr	r3, [pc, #512]	; (8011390 <pow+0x2c0>)
 801118e:	9303      	str	r3, [sp, #12]
 8011190:	9b01      	ldr	r3, [sp, #4]
 8011192:	930a      	str	r3, [sp, #40]	; 0x28
 8011194:	9b00      	ldr	r3, [sp, #0]
 8011196:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801119a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801119e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d0d5      	beq.n	8011152 <pow+0x82>
 80111a6:	4b7b      	ldr	r3, [pc, #492]	; (8011394 <pow+0x2c4>)
 80111a8:	2200      	movs	r2, #0
 80111aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80111ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80111b0:	b11b      	cbz	r3, 80111ba <pow+0xea>
 80111b2:	f7fd fb49 	bl	800e848 <__errno>
 80111b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80111b8:	6003      	str	r3, [r0, #0]
 80111ba:	ed9d 8b08 	vldr	d8, [sp, #32]
 80111be:	eeb0 0a48 	vmov.f32	s0, s16
 80111c2:	eef0 0a68 	vmov.f32	s1, s17
 80111c6:	b00d      	add	sp, #52	; 0x34
 80111c8:	ecbd 8b04 	vpop	{d8-d9}
 80111cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111d0:	ec45 4b10 	vmov	d0, r4, r5
 80111d4:	f000 feb3 	bl	8011f3e <finite>
 80111d8:	2800      	cmp	r0, #0
 80111da:	d0f0      	beq.n	80111be <pow+0xee>
 80111dc:	4652      	mov	r2, sl
 80111de:	465b      	mov	r3, fp
 80111e0:	4620      	mov	r0, r4
 80111e2:	4629      	mov	r1, r5
 80111e4:	f7ef fca2 	bl	8000b2c <__aeabi_dcmplt>
 80111e8:	2800      	cmp	r0, #0
 80111ea:	d0e8      	beq.n	80111be <pow+0xee>
 80111ec:	2301      	movs	r3, #1
 80111ee:	9302      	str	r3, [sp, #8]
 80111f0:	4b67      	ldr	r3, [pc, #412]	; (8011390 <pow+0x2c0>)
 80111f2:	9303      	str	r3, [sp, #12]
 80111f4:	f999 3000 	ldrsb.w	r3, [r9]
 80111f8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80111fc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011200:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011204:	b913      	cbnz	r3, 801120c <pow+0x13c>
 8011206:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801120a:	e7a2      	b.n	8011152 <pow+0x82>
 801120c:	4962      	ldr	r1, [pc, #392]	; (8011398 <pow+0x2c8>)
 801120e:	2000      	movs	r0, #0
 8011210:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011214:	2b02      	cmp	r3, #2
 8011216:	d19c      	bne.n	8011152 <pow+0x82>
 8011218:	f7fd fb16 	bl	800e848 <__errno>
 801121c:	2321      	movs	r3, #33	; 0x21
 801121e:	6003      	str	r3, [r0, #0]
 8011220:	e7c5      	b.n	80111ae <pow+0xde>
 8011222:	eeb0 0a48 	vmov.f32	s0, s16
 8011226:	eef0 0a68 	vmov.f32	s1, s17
 801122a:	f000 fe88 	bl	8011f3e <finite>
 801122e:	9000      	str	r0, [sp, #0]
 8011230:	2800      	cmp	r0, #0
 8011232:	f040 8081 	bne.w	8011338 <pow+0x268>
 8011236:	ec47 6b10 	vmov	d0, r6, r7
 801123a:	f000 fe80 	bl	8011f3e <finite>
 801123e:	2800      	cmp	r0, #0
 8011240:	d07a      	beq.n	8011338 <pow+0x268>
 8011242:	ec45 4b10 	vmov	d0, r4, r5
 8011246:	f000 fe7a 	bl	8011f3e <finite>
 801124a:	2800      	cmp	r0, #0
 801124c:	d074      	beq.n	8011338 <pow+0x268>
 801124e:	ec53 2b18 	vmov	r2, r3, d8
 8011252:	ee18 0a10 	vmov	r0, s16
 8011256:	4619      	mov	r1, r3
 8011258:	f7ef fc90 	bl	8000b7c <__aeabi_dcmpun>
 801125c:	f999 9000 	ldrsb.w	r9, [r9]
 8011260:	4b4b      	ldr	r3, [pc, #300]	; (8011390 <pow+0x2c0>)
 8011262:	b1b0      	cbz	r0, 8011292 <pow+0x1c2>
 8011264:	2201      	movs	r2, #1
 8011266:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801126a:	9b00      	ldr	r3, [sp, #0]
 801126c:	930a      	str	r3, [sp, #40]	; 0x28
 801126e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011272:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011276:	f1b9 0f00 	cmp.w	r9, #0
 801127a:	d0c4      	beq.n	8011206 <pow+0x136>
 801127c:	4652      	mov	r2, sl
 801127e:	465b      	mov	r3, fp
 8011280:	4650      	mov	r0, sl
 8011282:	4659      	mov	r1, fp
 8011284:	f7ef fb0a 	bl	800089c <__aeabi_ddiv>
 8011288:	f1b9 0f02 	cmp.w	r9, #2
 801128c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011290:	e7c1      	b.n	8011216 <pow+0x146>
 8011292:	2203      	movs	r2, #3
 8011294:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011298:	900a      	str	r0, [sp, #40]	; 0x28
 801129a:	4629      	mov	r1, r5
 801129c:	4620      	mov	r0, r4
 801129e:	2200      	movs	r2, #0
 80112a0:	4b3e      	ldr	r3, [pc, #248]	; (801139c <pow+0x2cc>)
 80112a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80112a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80112aa:	f7ef f9cd 	bl	8000648 <__aeabi_dmul>
 80112ae:	4604      	mov	r4, r0
 80112b0:	460d      	mov	r5, r1
 80112b2:	f1b9 0f00 	cmp.w	r9, #0
 80112b6:	d124      	bne.n	8011302 <pow+0x232>
 80112b8:	4b39      	ldr	r3, [pc, #228]	; (80113a0 <pow+0x2d0>)
 80112ba:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80112be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80112c2:	4630      	mov	r0, r6
 80112c4:	4652      	mov	r2, sl
 80112c6:	465b      	mov	r3, fp
 80112c8:	4639      	mov	r1, r7
 80112ca:	f7ef fc2f 	bl	8000b2c <__aeabi_dcmplt>
 80112ce:	2800      	cmp	r0, #0
 80112d0:	d056      	beq.n	8011380 <pow+0x2b0>
 80112d2:	ec45 4b10 	vmov	d0, r4, r5
 80112d6:	f000 fe47 	bl	8011f68 <rint>
 80112da:	4622      	mov	r2, r4
 80112dc:	462b      	mov	r3, r5
 80112de:	ec51 0b10 	vmov	r0, r1, d0
 80112e2:	f7ef fc19 	bl	8000b18 <__aeabi_dcmpeq>
 80112e6:	b920      	cbnz	r0, 80112f2 <pow+0x222>
 80112e8:	4b2e      	ldr	r3, [pc, #184]	; (80113a4 <pow+0x2d4>)
 80112ea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80112ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80112f2:	f998 3000 	ldrsb.w	r3, [r8]
 80112f6:	2b02      	cmp	r3, #2
 80112f8:	d142      	bne.n	8011380 <pow+0x2b0>
 80112fa:	f7fd faa5 	bl	800e848 <__errno>
 80112fe:	2322      	movs	r3, #34	; 0x22
 8011300:	e78d      	b.n	801121e <pow+0x14e>
 8011302:	4b29      	ldr	r3, [pc, #164]	; (80113a8 <pow+0x2d8>)
 8011304:	2200      	movs	r2, #0
 8011306:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801130a:	4630      	mov	r0, r6
 801130c:	4652      	mov	r2, sl
 801130e:	465b      	mov	r3, fp
 8011310:	4639      	mov	r1, r7
 8011312:	f7ef fc0b 	bl	8000b2c <__aeabi_dcmplt>
 8011316:	2800      	cmp	r0, #0
 8011318:	d0eb      	beq.n	80112f2 <pow+0x222>
 801131a:	ec45 4b10 	vmov	d0, r4, r5
 801131e:	f000 fe23 	bl	8011f68 <rint>
 8011322:	4622      	mov	r2, r4
 8011324:	462b      	mov	r3, r5
 8011326:	ec51 0b10 	vmov	r0, r1, d0
 801132a:	f7ef fbf5 	bl	8000b18 <__aeabi_dcmpeq>
 801132e:	2800      	cmp	r0, #0
 8011330:	d1df      	bne.n	80112f2 <pow+0x222>
 8011332:	2200      	movs	r2, #0
 8011334:	4b18      	ldr	r3, [pc, #96]	; (8011398 <pow+0x2c8>)
 8011336:	e7da      	b.n	80112ee <pow+0x21e>
 8011338:	2200      	movs	r2, #0
 801133a:	2300      	movs	r3, #0
 801133c:	ec51 0b18 	vmov	r0, r1, d8
 8011340:	f7ef fbea 	bl	8000b18 <__aeabi_dcmpeq>
 8011344:	2800      	cmp	r0, #0
 8011346:	f43f af3a 	beq.w	80111be <pow+0xee>
 801134a:	ec47 6b10 	vmov	d0, r6, r7
 801134e:	f000 fdf6 	bl	8011f3e <finite>
 8011352:	2800      	cmp	r0, #0
 8011354:	f43f af33 	beq.w	80111be <pow+0xee>
 8011358:	ec45 4b10 	vmov	d0, r4, r5
 801135c:	f000 fdef 	bl	8011f3e <finite>
 8011360:	2800      	cmp	r0, #0
 8011362:	f43f af2c 	beq.w	80111be <pow+0xee>
 8011366:	2304      	movs	r3, #4
 8011368:	9302      	str	r3, [sp, #8]
 801136a:	4b09      	ldr	r3, [pc, #36]	; (8011390 <pow+0x2c0>)
 801136c:	9303      	str	r3, [sp, #12]
 801136e:	2300      	movs	r3, #0
 8011370:	930a      	str	r3, [sp, #40]	; 0x28
 8011372:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011376:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801137a:	ed8d 9b08 	vstr	d9, [sp, #32]
 801137e:	e7b8      	b.n	80112f2 <pow+0x222>
 8011380:	a802      	add	r0, sp, #8
 8011382:	f000 fde4 	bl	8011f4e <matherr>
 8011386:	2800      	cmp	r0, #0
 8011388:	f47f af11 	bne.w	80111ae <pow+0xde>
 801138c:	e7b5      	b.n	80112fa <pow+0x22a>
 801138e:	bf00      	nop
 8011390:	08013a80 	.word	0x08013a80
 8011394:	3ff00000 	.word	0x3ff00000
 8011398:	fff00000 	.word	0xfff00000
 801139c:	3fe00000 	.word	0x3fe00000
 80113a0:	47efffff 	.word	0x47efffff
 80113a4:	c7efffff 	.word	0xc7efffff
 80113a8:	7ff00000 	.word	0x7ff00000
 80113ac:	20001ecc 	.word	0x20001ecc

080113b0 <__ieee754_pow>:
 80113b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113b4:	b091      	sub	sp, #68	; 0x44
 80113b6:	ed8d 1b00 	vstr	d1, [sp]
 80113ba:	e9dd 2900 	ldrd	r2, r9, [sp]
 80113be:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80113c2:	ea58 0302 	orrs.w	r3, r8, r2
 80113c6:	ec57 6b10 	vmov	r6, r7, d0
 80113ca:	f000 84be 	beq.w	8011d4a <__ieee754_pow+0x99a>
 80113ce:	4b7a      	ldr	r3, [pc, #488]	; (80115b8 <__ieee754_pow+0x208>)
 80113d0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80113d4:	429c      	cmp	r4, r3
 80113d6:	463d      	mov	r5, r7
 80113d8:	ee10 aa10 	vmov	sl, s0
 80113dc:	dc09      	bgt.n	80113f2 <__ieee754_pow+0x42>
 80113de:	d103      	bne.n	80113e8 <__ieee754_pow+0x38>
 80113e0:	b93e      	cbnz	r6, 80113f2 <__ieee754_pow+0x42>
 80113e2:	45a0      	cmp	r8, r4
 80113e4:	dc0d      	bgt.n	8011402 <__ieee754_pow+0x52>
 80113e6:	e001      	b.n	80113ec <__ieee754_pow+0x3c>
 80113e8:	4598      	cmp	r8, r3
 80113ea:	dc02      	bgt.n	80113f2 <__ieee754_pow+0x42>
 80113ec:	4598      	cmp	r8, r3
 80113ee:	d10e      	bne.n	801140e <__ieee754_pow+0x5e>
 80113f0:	b16a      	cbz	r2, 801140e <__ieee754_pow+0x5e>
 80113f2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80113f6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80113fa:	ea54 030a 	orrs.w	r3, r4, sl
 80113fe:	f000 84a4 	beq.w	8011d4a <__ieee754_pow+0x99a>
 8011402:	486e      	ldr	r0, [pc, #440]	; (80115bc <__ieee754_pow+0x20c>)
 8011404:	b011      	add	sp, #68	; 0x44
 8011406:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801140a:	f000 bda5 	b.w	8011f58 <nan>
 801140e:	2d00      	cmp	r5, #0
 8011410:	da53      	bge.n	80114ba <__ieee754_pow+0x10a>
 8011412:	4b6b      	ldr	r3, [pc, #428]	; (80115c0 <__ieee754_pow+0x210>)
 8011414:	4598      	cmp	r8, r3
 8011416:	dc4d      	bgt.n	80114b4 <__ieee754_pow+0x104>
 8011418:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801141c:	4598      	cmp	r8, r3
 801141e:	dd4c      	ble.n	80114ba <__ieee754_pow+0x10a>
 8011420:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011424:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011428:	2b14      	cmp	r3, #20
 801142a:	dd26      	ble.n	801147a <__ieee754_pow+0xca>
 801142c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011430:	fa22 f103 	lsr.w	r1, r2, r3
 8011434:	fa01 f303 	lsl.w	r3, r1, r3
 8011438:	4293      	cmp	r3, r2
 801143a:	d13e      	bne.n	80114ba <__ieee754_pow+0x10a>
 801143c:	f001 0101 	and.w	r1, r1, #1
 8011440:	f1c1 0b02 	rsb	fp, r1, #2
 8011444:	2a00      	cmp	r2, #0
 8011446:	d15b      	bne.n	8011500 <__ieee754_pow+0x150>
 8011448:	4b5b      	ldr	r3, [pc, #364]	; (80115b8 <__ieee754_pow+0x208>)
 801144a:	4598      	cmp	r8, r3
 801144c:	d124      	bne.n	8011498 <__ieee754_pow+0xe8>
 801144e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011452:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011456:	ea53 030a 	orrs.w	r3, r3, sl
 801145a:	f000 8476 	beq.w	8011d4a <__ieee754_pow+0x99a>
 801145e:	4b59      	ldr	r3, [pc, #356]	; (80115c4 <__ieee754_pow+0x214>)
 8011460:	429c      	cmp	r4, r3
 8011462:	dd2d      	ble.n	80114c0 <__ieee754_pow+0x110>
 8011464:	f1b9 0f00 	cmp.w	r9, #0
 8011468:	f280 8473 	bge.w	8011d52 <__ieee754_pow+0x9a2>
 801146c:	2000      	movs	r0, #0
 801146e:	2100      	movs	r1, #0
 8011470:	ec41 0b10 	vmov	d0, r0, r1
 8011474:	b011      	add	sp, #68	; 0x44
 8011476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801147a:	2a00      	cmp	r2, #0
 801147c:	d13e      	bne.n	80114fc <__ieee754_pow+0x14c>
 801147e:	f1c3 0314 	rsb	r3, r3, #20
 8011482:	fa48 f103 	asr.w	r1, r8, r3
 8011486:	fa01 f303 	lsl.w	r3, r1, r3
 801148a:	4543      	cmp	r3, r8
 801148c:	f040 8469 	bne.w	8011d62 <__ieee754_pow+0x9b2>
 8011490:	f001 0101 	and.w	r1, r1, #1
 8011494:	f1c1 0b02 	rsb	fp, r1, #2
 8011498:	4b4b      	ldr	r3, [pc, #300]	; (80115c8 <__ieee754_pow+0x218>)
 801149a:	4598      	cmp	r8, r3
 801149c:	d118      	bne.n	80114d0 <__ieee754_pow+0x120>
 801149e:	f1b9 0f00 	cmp.w	r9, #0
 80114a2:	f280 845a 	bge.w	8011d5a <__ieee754_pow+0x9aa>
 80114a6:	4948      	ldr	r1, [pc, #288]	; (80115c8 <__ieee754_pow+0x218>)
 80114a8:	4632      	mov	r2, r6
 80114aa:	463b      	mov	r3, r7
 80114ac:	2000      	movs	r0, #0
 80114ae:	f7ef f9f5 	bl	800089c <__aeabi_ddiv>
 80114b2:	e7dd      	b.n	8011470 <__ieee754_pow+0xc0>
 80114b4:	f04f 0b02 	mov.w	fp, #2
 80114b8:	e7c4      	b.n	8011444 <__ieee754_pow+0x94>
 80114ba:	f04f 0b00 	mov.w	fp, #0
 80114be:	e7c1      	b.n	8011444 <__ieee754_pow+0x94>
 80114c0:	f1b9 0f00 	cmp.w	r9, #0
 80114c4:	dad2      	bge.n	801146c <__ieee754_pow+0xbc>
 80114c6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80114ca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80114ce:	e7cf      	b.n	8011470 <__ieee754_pow+0xc0>
 80114d0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80114d4:	d106      	bne.n	80114e4 <__ieee754_pow+0x134>
 80114d6:	4632      	mov	r2, r6
 80114d8:	463b      	mov	r3, r7
 80114da:	4610      	mov	r0, r2
 80114dc:	4619      	mov	r1, r3
 80114de:	f7ef f8b3 	bl	8000648 <__aeabi_dmul>
 80114e2:	e7c5      	b.n	8011470 <__ieee754_pow+0xc0>
 80114e4:	4b39      	ldr	r3, [pc, #228]	; (80115cc <__ieee754_pow+0x21c>)
 80114e6:	4599      	cmp	r9, r3
 80114e8:	d10a      	bne.n	8011500 <__ieee754_pow+0x150>
 80114ea:	2d00      	cmp	r5, #0
 80114ec:	db08      	blt.n	8011500 <__ieee754_pow+0x150>
 80114ee:	ec47 6b10 	vmov	d0, r6, r7
 80114f2:	b011      	add	sp, #68	; 0x44
 80114f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114f8:	f000 bc68 	b.w	8011dcc <__ieee754_sqrt>
 80114fc:	f04f 0b00 	mov.w	fp, #0
 8011500:	ec47 6b10 	vmov	d0, r6, r7
 8011504:	f000 fd12 	bl	8011f2c <fabs>
 8011508:	ec51 0b10 	vmov	r0, r1, d0
 801150c:	f1ba 0f00 	cmp.w	sl, #0
 8011510:	d127      	bne.n	8011562 <__ieee754_pow+0x1b2>
 8011512:	b124      	cbz	r4, 801151e <__ieee754_pow+0x16e>
 8011514:	4b2c      	ldr	r3, [pc, #176]	; (80115c8 <__ieee754_pow+0x218>)
 8011516:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801151a:	429a      	cmp	r2, r3
 801151c:	d121      	bne.n	8011562 <__ieee754_pow+0x1b2>
 801151e:	f1b9 0f00 	cmp.w	r9, #0
 8011522:	da05      	bge.n	8011530 <__ieee754_pow+0x180>
 8011524:	4602      	mov	r2, r0
 8011526:	460b      	mov	r3, r1
 8011528:	2000      	movs	r0, #0
 801152a:	4927      	ldr	r1, [pc, #156]	; (80115c8 <__ieee754_pow+0x218>)
 801152c:	f7ef f9b6 	bl	800089c <__aeabi_ddiv>
 8011530:	2d00      	cmp	r5, #0
 8011532:	da9d      	bge.n	8011470 <__ieee754_pow+0xc0>
 8011534:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011538:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801153c:	ea54 030b 	orrs.w	r3, r4, fp
 8011540:	d108      	bne.n	8011554 <__ieee754_pow+0x1a4>
 8011542:	4602      	mov	r2, r0
 8011544:	460b      	mov	r3, r1
 8011546:	4610      	mov	r0, r2
 8011548:	4619      	mov	r1, r3
 801154a:	f7ee fec5 	bl	80002d8 <__aeabi_dsub>
 801154e:	4602      	mov	r2, r0
 8011550:	460b      	mov	r3, r1
 8011552:	e7ac      	b.n	80114ae <__ieee754_pow+0xfe>
 8011554:	f1bb 0f01 	cmp.w	fp, #1
 8011558:	d18a      	bne.n	8011470 <__ieee754_pow+0xc0>
 801155a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801155e:	4619      	mov	r1, r3
 8011560:	e786      	b.n	8011470 <__ieee754_pow+0xc0>
 8011562:	0fed      	lsrs	r5, r5, #31
 8011564:	1e6b      	subs	r3, r5, #1
 8011566:	930d      	str	r3, [sp, #52]	; 0x34
 8011568:	ea5b 0303 	orrs.w	r3, fp, r3
 801156c:	d102      	bne.n	8011574 <__ieee754_pow+0x1c4>
 801156e:	4632      	mov	r2, r6
 8011570:	463b      	mov	r3, r7
 8011572:	e7e8      	b.n	8011546 <__ieee754_pow+0x196>
 8011574:	4b16      	ldr	r3, [pc, #88]	; (80115d0 <__ieee754_pow+0x220>)
 8011576:	4598      	cmp	r8, r3
 8011578:	f340 80fe 	ble.w	8011778 <__ieee754_pow+0x3c8>
 801157c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011580:	4598      	cmp	r8, r3
 8011582:	dd0a      	ble.n	801159a <__ieee754_pow+0x1ea>
 8011584:	4b0f      	ldr	r3, [pc, #60]	; (80115c4 <__ieee754_pow+0x214>)
 8011586:	429c      	cmp	r4, r3
 8011588:	dc0d      	bgt.n	80115a6 <__ieee754_pow+0x1f6>
 801158a:	f1b9 0f00 	cmp.w	r9, #0
 801158e:	f6bf af6d 	bge.w	801146c <__ieee754_pow+0xbc>
 8011592:	a307      	add	r3, pc, #28	; (adr r3, 80115b0 <__ieee754_pow+0x200>)
 8011594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011598:	e79f      	b.n	80114da <__ieee754_pow+0x12a>
 801159a:	4b0e      	ldr	r3, [pc, #56]	; (80115d4 <__ieee754_pow+0x224>)
 801159c:	429c      	cmp	r4, r3
 801159e:	ddf4      	ble.n	801158a <__ieee754_pow+0x1da>
 80115a0:	4b09      	ldr	r3, [pc, #36]	; (80115c8 <__ieee754_pow+0x218>)
 80115a2:	429c      	cmp	r4, r3
 80115a4:	dd18      	ble.n	80115d8 <__ieee754_pow+0x228>
 80115a6:	f1b9 0f00 	cmp.w	r9, #0
 80115aa:	dcf2      	bgt.n	8011592 <__ieee754_pow+0x1e2>
 80115ac:	e75e      	b.n	801146c <__ieee754_pow+0xbc>
 80115ae:	bf00      	nop
 80115b0:	8800759c 	.word	0x8800759c
 80115b4:	7e37e43c 	.word	0x7e37e43c
 80115b8:	7ff00000 	.word	0x7ff00000
 80115bc:	08013969 	.word	0x08013969
 80115c0:	433fffff 	.word	0x433fffff
 80115c4:	3fefffff 	.word	0x3fefffff
 80115c8:	3ff00000 	.word	0x3ff00000
 80115cc:	3fe00000 	.word	0x3fe00000
 80115d0:	41e00000 	.word	0x41e00000
 80115d4:	3feffffe 	.word	0x3feffffe
 80115d8:	2200      	movs	r2, #0
 80115da:	4b63      	ldr	r3, [pc, #396]	; (8011768 <__ieee754_pow+0x3b8>)
 80115dc:	f7ee fe7c 	bl	80002d8 <__aeabi_dsub>
 80115e0:	a355      	add	r3, pc, #340	; (adr r3, 8011738 <__ieee754_pow+0x388>)
 80115e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115e6:	4604      	mov	r4, r0
 80115e8:	460d      	mov	r5, r1
 80115ea:	f7ef f82d 	bl	8000648 <__aeabi_dmul>
 80115ee:	a354      	add	r3, pc, #336	; (adr r3, 8011740 <__ieee754_pow+0x390>)
 80115f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115f4:	4606      	mov	r6, r0
 80115f6:	460f      	mov	r7, r1
 80115f8:	4620      	mov	r0, r4
 80115fa:	4629      	mov	r1, r5
 80115fc:	f7ef f824 	bl	8000648 <__aeabi_dmul>
 8011600:	2200      	movs	r2, #0
 8011602:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011606:	4b59      	ldr	r3, [pc, #356]	; (801176c <__ieee754_pow+0x3bc>)
 8011608:	4620      	mov	r0, r4
 801160a:	4629      	mov	r1, r5
 801160c:	f7ef f81c 	bl	8000648 <__aeabi_dmul>
 8011610:	4602      	mov	r2, r0
 8011612:	460b      	mov	r3, r1
 8011614:	a14c      	add	r1, pc, #304	; (adr r1, 8011748 <__ieee754_pow+0x398>)
 8011616:	e9d1 0100 	ldrd	r0, r1, [r1]
 801161a:	f7ee fe5d 	bl	80002d8 <__aeabi_dsub>
 801161e:	4622      	mov	r2, r4
 8011620:	462b      	mov	r3, r5
 8011622:	f7ef f811 	bl	8000648 <__aeabi_dmul>
 8011626:	4602      	mov	r2, r0
 8011628:	460b      	mov	r3, r1
 801162a:	2000      	movs	r0, #0
 801162c:	4950      	ldr	r1, [pc, #320]	; (8011770 <__ieee754_pow+0x3c0>)
 801162e:	f7ee fe53 	bl	80002d8 <__aeabi_dsub>
 8011632:	4622      	mov	r2, r4
 8011634:	462b      	mov	r3, r5
 8011636:	4680      	mov	r8, r0
 8011638:	4689      	mov	r9, r1
 801163a:	4620      	mov	r0, r4
 801163c:	4629      	mov	r1, r5
 801163e:	f7ef f803 	bl	8000648 <__aeabi_dmul>
 8011642:	4602      	mov	r2, r0
 8011644:	460b      	mov	r3, r1
 8011646:	4640      	mov	r0, r8
 8011648:	4649      	mov	r1, r9
 801164a:	f7ee fffd 	bl	8000648 <__aeabi_dmul>
 801164e:	a340      	add	r3, pc, #256	; (adr r3, 8011750 <__ieee754_pow+0x3a0>)
 8011650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011654:	f7ee fff8 	bl	8000648 <__aeabi_dmul>
 8011658:	4602      	mov	r2, r0
 801165a:	460b      	mov	r3, r1
 801165c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011660:	f7ee fe3a 	bl	80002d8 <__aeabi_dsub>
 8011664:	4602      	mov	r2, r0
 8011666:	460b      	mov	r3, r1
 8011668:	4604      	mov	r4, r0
 801166a:	460d      	mov	r5, r1
 801166c:	4630      	mov	r0, r6
 801166e:	4639      	mov	r1, r7
 8011670:	f7ee fe34 	bl	80002dc <__adddf3>
 8011674:	2000      	movs	r0, #0
 8011676:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801167a:	4632      	mov	r2, r6
 801167c:	463b      	mov	r3, r7
 801167e:	f7ee fe2b 	bl	80002d8 <__aeabi_dsub>
 8011682:	4602      	mov	r2, r0
 8011684:	460b      	mov	r3, r1
 8011686:	4620      	mov	r0, r4
 8011688:	4629      	mov	r1, r5
 801168a:	f7ee fe25 	bl	80002d8 <__aeabi_dsub>
 801168e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011690:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8011694:	4313      	orrs	r3, r2
 8011696:	4606      	mov	r6, r0
 8011698:	460f      	mov	r7, r1
 801169a:	f040 81eb 	bne.w	8011a74 <__ieee754_pow+0x6c4>
 801169e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011758 <__ieee754_pow+0x3a8>
 80116a2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80116a6:	2400      	movs	r4, #0
 80116a8:	4622      	mov	r2, r4
 80116aa:	462b      	mov	r3, r5
 80116ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80116b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80116b4:	f7ee fe10 	bl	80002d8 <__aeabi_dsub>
 80116b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80116bc:	f7ee ffc4 	bl	8000648 <__aeabi_dmul>
 80116c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80116c4:	4680      	mov	r8, r0
 80116c6:	4689      	mov	r9, r1
 80116c8:	4630      	mov	r0, r6
 80116ca:	4639      	mov	r1, r7
 80116cc:	f7ee ffbc 	bl	8000648 <__aeabi_dmul>
 80116d0:	4602      	mov	r2, r0
 80116d2:	460b      	mov	r3, r1
 80116d4:	4640      	mov	r0, r8
 80116d6:	4649      	mov	r1, r9
 80116d8:	f7ee fe00 	bl	80002dc <__adddf3>
 80116dc:	4622      	mov	r2, r4
 80116de:	462b      	mov	r3, r5
 80116e0:	4680      	mov	r8, r0
 80116e2:	4689      	mov	r9, r1
 80116e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80116e8:	f7ee ffae 	bl	8000648 <__aeabi_dmul>
 80116ec:	460b      	mov	r3, r1
 80116ee:	4604      	mov	r4, r0
 80116f0:	460d      	mov	r5, r1
 80116f2:	4602      	mov	r2, r0
 80116f4:	4649      	mov	r1, r9
 80116f6:	4640      	mov	r0, r8
 80116f8:	e9cd 4500 	strd	r4, r5, [sp]
 80116fc:	f7ee fdee 	bl	80002dc <__adddf3>
 8011700:	4b1c      	ldr	r3, [pc, #112]	; (8011774 <__ieee754_pow+0x3c4>)
 8011702:	4299      	cmp	r1, r3
 8011704:	4606      	mov	r6, r0
 8011706:	460f      	mov	r7, r1
 8011708:	468b      	mov	fp, r1
 801170a:	f340 82f7 	ble.w	8011cfc <__ieee754_pow+0x94c>
 801170e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011712:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8011716:	4303      	orrs	r3, r0
 8011718:	f000 81ea 	beq.w	8011af0 <__ieee754_pow+0x740>
 801171c:	a310      	add	r3, pc, #64	; (adr r3, 8011760 <__ieee754_pow+0x3b0>)
 801171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011722:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011726:	f7ee ff8f 	bl	8000648 <__aeabi_dmul>
 801172a:	a30d      	add	r3, pc, #52	; (adr r3, 8011760 <__ieee754_pow+0x3b0>)
 801172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011730:	e6d5      	b.n	80114de <__ieee754_pow+0x12e>
 8011732:	bf00      	nop
 8011734:	f3af 8000 	nop.w
 8011738:	60000000 	.word	0x60000000
 801173c:	3ff71547 	.word	0x3ff71547
 8011740:	f85ddf44 	.word	0xf85ddf44
 8011744:	3e54ae0b 	.word	0x3e54ae0b
 8011748:	55555555 	.word	0x55555555
 801174c:	3fd55555 	.word	0x3fd55555
 8011750:	652b82fe 	.word	0x652b82fe
 8011754:	3ff71547 	.word	0x3ff71547
 8011758:	00000000 	.word	0x00000000
 801175c:	bff00000 	.word	0xbff00000
 8011760:	8800759c 	.word	0x8800759c
 8011764:	7e37e43c 	.word	0x7e37e43c
 8011768:	3ff00000 	.word	0x3ff00000
 801176c:	3fd00000 	.word	0x3fd00000
 8011770:	3fe00000 	.word	0x3fe00000
 8011774:	408fffff 	.word	0x408fffff
 8011778:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801177c:	f04f 0200 	mov.w	r2, #0
 8011780:	da05      	bge.n	801178e <__ieee754_pow+0x3de>
 8011782:	4bd3      	ldr	r3, [pc, #844]	; (8011ad0 <__ieee754_pow+0x720>)
 8011784:	f7ee ff60 	bl	8000648 <__aeabi_dmul>
 8011788:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801178c:	460c      	mov	r4, r1
 801178e:	1523      	asrs	r3, r4, #20
 8011790:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011794:	4413      	add	r3, r2
 8011796:	9309      	str	r3, [sp, #36]	; 0x24
 8011798:	4bce      	ldr	r3, [pc, #824]	; (8011ad4 <__ieee754_pow+0x724>)
 801179a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801179e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80117a2:	429c      	cmp	r4, r3
 80117a4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80117a8:	dd08      	ble.n	80117bc <__ieee754_pow+0x40c>
 80117aa:	4bcb      	ldr	r3, [pc, #812]	; (8011ad8 <__ieee754_pow+0x728>)
 80117ac:	429c      	cmp	r4, r3
 80117ae:	f340 815e 	ble.w	8011a6e <__ieee754_pow+0x6be>
 80117b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117b4:	3301      	adds	r3, #1
 80117b6:	9309      	str	r3, [sp, #36]	; 0x24
 80117b8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80117bc:	f04f 0a00 	mov.w	sl, #0
 80117c0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80117c4:	930c      	str	r3, [sp, #48]	; 0x30
 80117c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80117c8:	4bc4      	ldr	r3, [pc, #784]	; (8011adc <__ieee754_pow+0x72c>)
 80117ca:	4413      	add	r3, r2
 80117cc:	ed93 7b00 	vldr	d7, [r3]
 80117d0:	4629      	mov	r1, r5
 80117d2:	ec53 2b17 	vmov	r2, r3, d7
 80117d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80117da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80117de:	f7ee fd7b 	bl	80002d8 <__aeabi_dsub>
 80117e2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80117e6:	4606      	mov	r6, r0
 80117e8:	460f      	mov	r7, r1
 80117ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80117ee:	f7ee fd75 	bl	80002dc <__adddf3>
 80117f2:	4602      	mov	r2, r0
 80117f4:	460b      	mov	r3, r1
 80117f6:	2000      	movs	r0, #0
 80117f8:	49b9      	ldr	r1, [pc, #740]	; (8011ae0 <__ieee754_pow+0x730>)
 80117fa:	f7ef f84f 	bl	800089c <__aeabi_ddiv>
 80117fe:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8011802:	4602      	mov	r2, r0
 8011804:	460b      	mov	r3, r1
 8011806:	4630      	mov	r0, r6
 8011808:	4639      	mov	r1, r7
 801180a:	f7ee ff1d 	bl	8000648 <__aeabi_dmul>
 801180e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011812:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8011816:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801181a:	2300      	movs	r3, #0
 801181c:	9302      	str	r3, [sp, #8]
 801181e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011822:	106d      	asrs	r5, r5, #1
 8011824:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011828:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801182c:	2200      	movs	r2, #0
 801182e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8011832:	4640      	mov	r0, r8
 8011834:	4649      	mov	r1, r9
 8011836:	4614      	mov	r4, r2
 8011838:	461d      	mov	r5, r3
 801183a:	f7ee ff05 	bl	8000648 <__aeabi_dmul>
 801183e:	4602      	mov	r2, r0
 8011840:	460b      	mov	r3, r1
 8011842:	4630      	mov	r0, r6
 8011844:	4639      	mov	r1, r7
 8011846:	f7ee fd47 	bl	80002d8 <__aeabi_dsub>
 801184a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801184e:	4606      	mov	r6, r0
 8011850:	460f      	mov	r7, r1
 8011852:	4620      	mov	r0, r4
 8011854:	4629      	mov	r1, r5
 8011856:	f7ee fd3f 	bl	80002d8 <__aeabi_dsub>
 801185a:	4602      	mov	r2, r0
 801185c:	460b      	mov	r3, r1
 801185e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011862:	f7ee fd39 	bl	80002d8 <__aeabi_dsub>
 8011866:	4642      	mov	r2, r8
 8011868:	464b      	mov	r3, r9
 801186a:	f7ee feed 	bl	8000648 <__aeabi_dmul>
 801186e:	4602      	mov	r2, r0
 8011870:	460b      	mov	r3, r1
 8011872:	4630      	mov	r0, r6
 8011874:	4639      	mov	r1, r7
 8011876:	f7ee fd2f 	bl	80002d8 <__aeabi_dsub>
 801187a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801187e:	f7ee fee3 	bl	8000648 <__aeabi_dmul>
 8011882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011886:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801188a:	4610      	mov	r0, r2
 801188c:	4619      	mov	r1, r3
 801188e:	f7ee fedb 	bl	8000648 <__aeabi_dmul>
 8011892:	a37b      	add	r3, pc, #492	; (adr r3, 8011a80 <__ieee754_pow+0x6d0>)
 8011894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011898:	4604      	mov	r4, r0
 801189a:	460d      	mov	r5, r1
 801189c:	f7ee fed4 	bl	8000648 <__aeabi_dmul>
 80118a0:	a379      	add	r3, pc, #484	; (adr r3, 8011a88 <__ieee754_pow+0x6d8>)
 80118a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118a6:	f7ee fd19 	bl	80002dc <__adddf3>
 80118aa:	4622      	mov	r2, r4
 80118ac:	462b      	mov	r3, r5
 80118ae:	f7ee fecb 	bl	8000648 <__aeabi_dmul>
 80118b2:	a377      	add	r3, pc, #476	; (adr r3, 8011a90 <__ieee754_pow+0x6e0>)
 80118b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118b8:	f7ee fd10 	bl	80002dc <__adddf3>
 80118bc:	4622      	mov	r2, r4
 80118be:	462b      	mov	r3, r5
 80118c0:	f7ee fec2 	bl	8000648 <__aeabi_dmul>
 80118c4:	a374      	add	r3, pc, #464	; (adr r3, 8011a98 <__ieee754_pow+0x6e8>)
 80118c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ca:	f7ee fd07 	bl	80002dc <__adddf3>
 80118ce:	4622      	mov	r2, r4
 80118d0:	462b      	mov	r3, r5
 80118d2:	f7ee feb9 	bl	8000648 <__aeabi_dmul>
 80118d6:	a372      	add	r3, pc, #456	; (adr r3, 8011aa0 <__ieee754_pow+0x6f0>)
 80118d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118dc:	f7ee fcfe 	bl	80002dc <__adddf3>
 80118e0:	4622      	mov	r2, r4
 80118e2:	462b      	mov	r3, r5
 80118e4:	f7ee feb0 	bl	8000648 <__aeabi_dmul>
 80118e8:	a36f      	add	r3, pc, #444	; (adr r3, 8011aa8 <__ieee754_pow+0x6f8>)
 80118ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ee:	f7ee fcf5 	bl	80002dc <__adddf3>
 80118f2:	4622      	mov	r2, r4
 80118f4:	4606      	mov	r6, r0
 80118f6:	460f      	mov	r7, r1
 80118f8:	462b      	mov	r3, r5
 80118fa:	4620      	mov	r0, r4
 80118fc:	4629      	mov	r1, r5
 80118fe:	f7ee fea3 	bl	8000648 <__aeabi_dmul>
 8011902:	4602      	mov	r2, r0
 8011904:	460b      	mov	r3, r1
 8011906:	4630      	mov	r0, r6
 8011908:	4639      	mov	r1, r7
 801190a:	f7ee fe9d 	bl	8000648 <__aeabi_dmul>
 801190e:	4642      	mov	r2, r8
 8011910:	4604      	mov	r4, r0
 8011912:	460d      	mov	r5, r1
 8011914:	464b      	mov	r3, r9
 8011916:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801191a:	f7ee fcdf 	bl	80002dc <__adddf3>
 801191e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011922:	f7ee fe91 	bl	8000648 <__aeabi_dmul>
 8011926:	4622      	mov	r2, r4
 8011928:	462b      	mov	r3, r5
 801192a:	f7ee fcd7 	bl	80002dc <__adddf3>
 801192e:	4642      	mov	r2, r8
 8011930:	4606      	mov	r6, r0
 8011932:	460f      	mov	r7, r1
 8011934:	464b      	mov	r3, r9
 8011936:	4640      	mov	r0, r8
 8011938:	4649      	mov	r1, r9
 801193a:	f7ee fe85 	bl	8000648 <__aeabi_dmul>
 801193e:	2200      	movs	r2, #0
 8011940:	4b68      	ldr	r3, [pc, #416]	; (8011ae4 <__ieee754_pow+0x734>)
 8011942:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011946:	f7ee fcc9 	bl	80002dc <__adddf3>
 801194a:	4632      	mov	r2, r6
 801194c:	463b      	mov	r3, r7
 801194e:	f7ee fcc5 	bl	80002dc <__adddf3>
 8011952:	9802      	ldr	r0, [sp, #8]
 8011954:	460d      	mov	r5, r1
 8011956:	4604      	mov	r4, r0
 8011958:	4602      	mov	r2, r0
 801195a:	460b      	mov	r3, r1
 801195c:	4640      	mov	r0, r8
 801195e:	4649      	mov	r1, r9
 8011960:	f7ee fe72 	bl	8000648 <__aeabi_dmul>
 8011964:	2200      	movs	r2, #0
 8011966:	4680      	mov	r8, r0
 8011968:	4689      	mov	r9, r1
 801196a:	4b5e      	ldr	r3, [pc, #376]	; (8011ae4 <__ieee754_pow+0x734>)
 801196c:	4620      	mov	r0, r4
 801196e:	4629      	mov	r1, r5
 8011970:	f7ee fcb2 	bl	80002d8 <__aeabi_dsub>
 8011974:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011978:	f7ee fcae 	bl	80002d8 <__aeabi_dsub>
 801197c:	4602      	mov	r2, r0
 801197e:	460b      	mov	r3, r1
 8011980:	4630      	mov	r0, r6
 8011982:	4639      	mov	r1, r7
 8011984:	f7ee fca8 	bl	80002d8 <__aeabi_dsub>
 8011988:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801198c:	f7ee fe5c 	bl	8000648 <__aeabi_dmul>
 8011990:	4622      	mov	r2, r4
 8011992:	4606      	mov	r6, r0
 8011994:	460f      	mov	r7, r1
 8011996:	462b      	mov	r3, r5
 8011998:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801199c:	f7ee fe54 	bl	8000648 <__aeabi_dmul>
 80119a0:	4602      	mov	r2, r0
 80119a2:	460b      	mov	r3, r1
 80119a4:	4630      	mov	r0, r6
 80119a6:	4639      	mov	r1, r7
 80119a8:	f7ee fc98 	bl	80002dc <__adddf3>
 80119ac:	4606      	mov	r6, r0
 80119ae:	460f      	mov	r7, r1
 80119b0:	4602      	mov	r2, r0
 80119b2:	460b      	mov	r3, r1
 80119b4:	4640      	mov	r0, r8
 80119b6:	4649      	mov	r1, r9
 80119b8:	f7ee fc90 	bl	80002dc <__adddf3>
 80119bc:	9802      	ldr	r0, [sp, #8]
 80119be:	a33c      	add	r3, pc, #240	; (adr r3, 8011ab0 <__ieee754_pow+0x700>)
 80119c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119c4:	4604      	mov	r4, r0
 80119c6:	460d      	mov	r5, r1
 80119c8:	f7ee fe3e 	bl	8000648 <__aeabi_dmul>
 80119cc:	4642      	mov	r2, r8
 80119ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80119d2:	464b      	mov	r3, r9
 80119d4:	4620      	mov	r0, r4
 80119d6:	4629      	mov	r1, r5
 80119d8:	f7ee fc7e 	bl	80002d8 <__aeabi_dsub>
 80119dc:	4602      	mov	r2, r0
 80119de:	460b      	mov	r3, r1
 80119e0:	4630      	mov	r0, r6
 80119e2:	4639      	mov	r1, r7
 80119e4:	f7ee fc78 	bl	80002d8 <__aeabi_dsub>
 80119e8:	a333      	add	r3, pc, #204	; (adr r3, 8011ab8 <__ieee754_pow+0x708>)
 80119ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119ee:	f7ee fe2b 	bl	8000648 <__aeabi_dmul>
 80119f2:	a333      	add	r3, pc, #204	; (adr r3, 8011ac0 <__ieee754_pow+0x710>)
 80119f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f8:	4606      	mov	r6, r0
 80119fa:	460f      	mov	r7, r1
 80119fc:	4620      	mov	r0, r4
 80119fe:	4629      	mov	r1, r5
 8011a00:	f7ee fe22 	bl	8000648 <__aeabi_dmul>
 8011a04:	4602      	mov	r2, r0
 8011a06:	460b      	mov	r3, r1
 8011a08:	4630      	mov	r0, r6
 8011a0a:	4639      	mov	r1, r7
 8011a0c:	f7ee fc66 	bl	80002dc <__adddf3>
 8011a10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a12:	4b35      	ldr	r3, [pc, #212]	; (8011ae8 <__ieee754_pow+0x738>)
 8011a14:	4413      	add	r3, r2
 8011a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a1a:	f7ee fc5f 	bl	80002dc <__adddf3>
 8011a1e:	4604      	mov	r4, r0
 8011a20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a22:	460d      	mov	r5, r1
 8011a24:	f7ee fda6 	bl	8000574 <__aeabi_i2d>
 8011a28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a2a:	4b30      	ldr	r3, [pc, #192]	; (8011aec <__ieee754_pow+0x73c>)
 8011a2c:	4413      	add	r3, r2
 8011a2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011a32:	4606      	mov	r6, r0
 8011a34:	460f      	mov	r7, r1
 8011a36:	4622      	mov	r2, r4
 8011a38:	462b      	mov	r3, r5
 8011a3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011a3e:	f7ee fc4d 	bl	80002dc <__adddf3>
 8011a42:	4642      	mov	r2, r8
 8011a44:	464b      	mov	r3, r9
 8011a46:	f7ee fc49 	bl	80002dc <__adddf3>
 8011a4a:	4632      	mov	r2, r6
 8011a4c:	463b      	mov	r3, r7
 8011a4e:	f7ee fc45 	bl	80002dc <__adddf3>
 8011a52:	9802      	ldr	r0, [sp, #8]
 8011a54:	4632      	mov	r2, r6
 8011a56:	463b      	mov	r3, r7
 8011a58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011a5c:	f7ee fc3c 	bl	80002d8 <__aeabi_dsub>
 8011a60:	4642      	mov	r2, r8
 8011a62:	464b      	mov	r3, r9
 8011a64:	f7ee fc38 	bl	80002d8 <__aeabi_dsub>
 8011a68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011a6c:	e607      	b.n	801167e <__ieee754_pow+0x2ce>
 8011a6e:	f04f 0a01 	mov.w	sl, #1
 8011a72:	e6a5      	b.n	80117c0 <__ieee754_pow+0x410>
 8011a74:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8011ac8 <__ieee754_pow+0x718>
 8011a78:	e613      	b.n	80116a2 <__ieee754_pow+0x2f2>
 8011a7a:	bf00      	nop
 8011a7c:	f3af 8000 	nop.w
 8011a80:	4a454eef 	.word	0x4a454eef
 8011a84:	3fca7e28 	.word	0x3fca7e28
 8011a88:	93c9db65 	.word	0x93c9db65
 8011a8c:	3fcd864a 	.word	0x3fcd864a
 8011a90:	a91d4101 	.word	0xa91d4101
 8011a94:	3fd17460 	.word	0x3fd17460
 8011a98:	518f264d 	.word	0x518f264d
 8011a9c:	3fd55555 	.word	0x3fd55555
 8011aa0:	db6fabff 	.word	0xdb6fabff
 8011aa4:	3fdb6db6 	.word	0x3fdb6db6
 8011aa8:	33333303 	.word	0x33333303
 8011aac:	3fe33333 	.word	0x3fe33333
 8011ab0:	e0000000 	.word	0xe0000000
 8011ab4:	3feec709 	.word	0x3feec709
 8011ab8:	dc3a03fd 	.word	0xdc3a03fd
 8011abc:	3feec709 	.word	0x3feec709
 8011ac0:	145b01f5 	.word	0x145b01f5
 8011ac4:	be3e2fe0 	.word	0xbe3e2fe0
 8011ac8:	00000000 	.word	0x00000000
 8011acc:	3ff00000 	.word	0x3ff00000
 8011ad0:	43400000 	.word	0x43400000
 8011ad4:	0003988e 	.word	0x0003988e
 8011ad8:	000bb679 	.word	0x000bb679
 8011adc:	08013a88 	.word	0x08013a88
 8011ae0:	3ff00000 	.word	0x3ff00000
 8011ae4:	40080000 	.word	0x40080000
 8011ae8:	08013aa8 	.word	0x08013aa8
 8011aec:	08013a98 	.word	0x08013a98
 8011af0:	a3b4      	add	r3, pc, #720	; (adr r3, 8011dc4 <__ieee754_pow+0xa14>)
 8011af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011af6:	4640      	mov	r0, r8
 8011af8:	4649      	mov	r1, r9
 8011afa:	f7ee fbef 	bl	80002dc <__adddf3>
 8011afe:	4622      	mov	r2, r4
 8011b00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b04:	462b      	mov	r3, r5
 8011b06:	4630      	mov	r0, r6
 8011b08:	4639      	mov	r1, r7
 8011b0a:	f7ee fbe5 	bl	80002d8 <__aeabi_dsub>
 8011b0e:	4602      	mov	r2, r0
 8011b10:	460b      	mov	r3, r1
 8011b12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b16:	f7ef f827 	bl	8000b68 <__aeabi_dcmpgt>
 8011b1a:	2800      	cmp	r0, #0
 8011b1c:	f47f adfe 	bne.w	801171c <__ieee754_pow+0x36c>
 8011b20:	4aa3      	ldr	r2, [pc, #652]	; (8011db0 <__ieee754_pow+0xa00>)
 8011b22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011b26:	4293      	cmp	r3, r2
 8011b28:	f340 810a 	ble.w	8011d40 <__ieee754_pow+0x990>
 8011b2c:	151b      	asrs	r3, r3, #20
 8011b2e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8011b32:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8011b36:	fa4a f303 	asr.w	r3, sl, r3
 8011b3a:	445b      	add	r3, fp
 8011b3c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011b40:	4e9c      	ldr	r6, [pc, #624]	; (8011db4 <__ieee754_pow+0xa04>)
 8011b42:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011b46:	4116      	asrs	r6, r2
 8011b48:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8011b4c:	2000      	movs	r0, #0
 8011b4e:	ea23 0106 	bic.w	r1, r3, r6
 8011b52:	f1c2 0214 	rsb	r2, r2, #20
 8011b56:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8011b5a:	fa4a fa02 	asr.w	sl, sl, r2
 8011b5e:	f1bb 0f00 	cmp.w	fp, #0
 8011b62:	4602      	mov	r2, r0
 8011b64:	460b      	mov	r3, r1
 8011b66:	4620      	mov	r0, r4
 8011b68:	4629      	mov	r1, r5
 8011b6a:	bfb8      	it	lt
 8011b6c:	f1ca 0a00 	rsblt	sl, sl, #0
 8011b70:	f7ee fbb2 	bl	80002d8 <__aeabi_dsub>
 8011b74:	e9cd 0100 	strd	r0, r1, [sp]
 8011b78:	4642      	mov	r2, r8
 8011b7a:	464b      	mov	r3, r9
 8011b7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011b80:	f7ee fbac 	bl	80002dc <__adddf3>
 8011b84:	2000      	movs	r0, #0
 8011b86:	a378      	add	r3, pc, #480	; (adr r3, 8011d68 <__ieee754_pow+0x9b8>)
 8011b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b8c:	4604      	mov	r4, r0
 8011b8e:	460d      	mov	r5, r1
 8011b90:	f7ee fd5a 	bl	8000648 <__aeabi_dmul>
 8011b94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011b98:	4606      	mov	r6, r0
 8011b9a:	460f      	mov	r7, r1
 8011b9c:	4620      	mov	r0, r4
 8011b9e:	4629      	mov	r1, r5
 8011ba0:	f7ee fb9a 	bl	80002d8 <__aeabi_dsub>
 8011ba4:	4602      	mov	r2, r0
 8011ba6:	460b      	mov	r3, r1
 8011ba8:	4640      	mov	r0, r8
 8011baa:	4649      	mov	r1, r9
 8011bac:	f7ee fb94 	bl	80002d8 <__aeabi_dsub>
 8011bb0:	a36f      	add	r3, pc, #444	; (adr r3, 8011d70 <__ieee754_pow+0x9c0>)
 8011bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bb6:	f7ee fd47 	bl	8000648 <__aeabi_dmul>
 8011bba:	a36f      	add	r3, pc, #444	; (adr r3, 8011d78 <__ieee754_pow+0x9c8>)
 8011bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc0:	4680      	mov	r8, r0
 8011bc2:	4689      	mov	r9, r1
 8011bc4:	4620      	mov	r0, r4
 8011bc6:	4629      	mov	r1, r5
 8011bc8:	f7ee fd3e 	bl	8000648 <__aeabi_dmul>
 8011bcc:	4602      	mov	r2, r0
 8011bce:	460b      	mov	r3, r1
 8011bd0:	4640      	mov	r0, r8
 8011bd2:	4649      	mov	r1, r9
 8011bd4:	f7ee fb82 	bl	80002dc <__adddf3>
 8011bd8:	4604      	mov	r4, r0
 8011bda:	460d      	mov	r5, r1
 8011bdc:	4602      	mov	r2, r0
 8011bde:	460b      	mov	r3, r1
 8011be0:	4630      	mov	r0, r6
 8011be2:	4639      	mov	r1, r7
 8011be4:	f7ee fb7a 	bl	80002dc <__adddf3>
 8011be8:	4632      	mov	r2, r6
 8011bea:	463b      	mov	r3, r7
 8011bec:	4680      	mov	r8, r0
 8011bee:	4689      	mov	r9, r1
 8011bf0:	f7ee fb72 	bl	80002d8 <__aeabi_dsub>
 8011bf4:	4602      	mov	r2, r0
 8011bf6:	460b      	mov	r3, r1
 8011bf8:	4620      	mov	r0, r4
 8011bfa:	4629      	mov	r1, r5
 8011bfc:	f7ee fb6c 	bl	80002d8 <__aeabi_dsub>
 8011c00:	4642      	mov	r2, r8
 8011c02:	4606      	mov	r6, r0
 8011c04:	460f      	mov	r7, r1
 8011c06:	464b      	mov	r3, r9
 8011c08:	4640      	mov	r0, r8
 8011c0a:	4649      	mov	r1, r9
 8011c0c:	f7ee fd1c 	bl	8000648 <__aeabi_dmul>
 8011c10:	a35b      	add	r3, pc, #364	; (adr r3, 8011d80 <__ieee754_pow+0x9d0>)
 8011c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c16:	4604      	mov	r4, r0
 8011c18:	460d      	mov	r5, r1
 8011c1a:	f7ee fd15 	bl	8000648 <__aeabi_dmul>
 8011c1e:	a35a      	add	r3, pc, #360	; (adr r3, 8011d88 <__ieee754_pow+0x9d8>)
 8011c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c24:	f7ee fb58 	bl	80002d8 <__aeabi_dsub>
 8011c28:	4622      	mov	r2, r4
 8011c2a:	462b      	mov	r3, r5
 8011c2c:	f7ee fd0c 	bl	8000648 <__aeabi_dmul>
 8011c30:	a357      	add	r3, pc, #348	; (adr r3, 8011d90 <__ieee754_pow+0x9e0>)
 8011c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c36:	f7ee fb51 	bl	80002dc <__adddf3>
 8011c3a:	4622      	mov	r2, r4
 8011c3c:	462b      	mov	r3, r5
 8011c3e:	f7ee fd03 	bl	8000648 <__aeabi_dmul>
 8011c42:	a355      	add	r3, pc, #340	; (adr r3, 8011d98 <__ieee754_pow+0x9e8>)
 8011c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c48:	f7ee fb46 	bl	80002d8 <__aeabi_dsub>
 8011c4c:	4622      	mov	r2, r4
 8011c4e:	462b      	mov	r3, r5
 8011c50:	f7ee fcfa 	bl	8000648 <__aeabi_dmul>
 8011c54:	a352      	add	r3, pc, #328	; (adr r3, 8011da0 <__ieee754_pow+0x9f0>)
 8011c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c5a:	f7ee fb3f 	bl	80002dc <__adddf3>
 8011c5e:	4622      	mov	r2, r4
 8011c60:	462b      	mov	r3, r5
 8011c62:	f7ee fcf1 	bl	8000648 <__aeabi_dmul>
 8011c66:	4602      	mov	r2, r0
 8011c68:	460b      	mov	r3, r1
 8011c6a:	4640      	mov	r0, r8
 8011c6c:	4649      	mov	r1, r9
 8011c6e:	f7ee fb33 	bl	80002d8 <__aeabi_dsub>
 8011c72:	4604      	mov	r4, r0
 8011c74:	460d      	mov	r5, r1
 8011c76:	4602      	mov	r2, r0
 8011c78:	460b      	mov	r3, r1
 8011c7a:	4640      	mov	r0, r8
 8011c7c:	4649      	mov	r1, r9
 8011c7e:	f7ee fce3 	bl	8000648 <__aeabi_dmul>
 8011c82:	2200      	movs	r2, #0
 8011c84:	e9cd 0100 	strd	r0, r1, [sp]
 8011c88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011c8c:	4620      	mov	r0, r4
 8011c8e:	4629      	mov	r1, r5
 8011c90:	f7ee fb22 	bl	80002d8 <__aeabi_dsub>
 8011c94:	4602      	mov	r2, r0
 8011c96:	460b      	mov	r3, r1
 8011c98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011c9c:	f7ee fdfe 	bl	800089c <__aeabi_ddiv>
 8011ca0:	4632      	mov	r2, r6
 8011ca2:	4604      	mov	r4, r0
 8011ca4:	460d      	mov	r5, r1
 8011ca6:	463b      	mov	r3, r7
 8011ca8:	4640      	mov	r0, r8
 8011caa:	4649      	mov	r1, r9
 8011cac:	f7ee fccc 	bl	8000648 <__aeabi_dmul>
 8011cb0:	4632      	mov	r2, r6
 8011cb2:	463b      	mov	r3, r7
 8011cb4:	f7ee fb12 	bl	80002dc <__adddf3>
 8011cb8:	4602      	mov	r2, r0
 8011cba:	460b      	mov	r3, r1
 8011cbc:	4620      	mov	r0, r4
 8011cbe:	4629      	mov	r1, r5
 8011cc0:	f7ee fb0a 	bl	80002d8 <__aeabi_dsub>
 8011cc4:	4642      	mov	r2, r8
 8011cc6:	464b      	mov	r3, r9
 8011cc8:	f7ee fb06 	bl	80002d8 <__aeabi_dsub>
 8011ccc:	4602      	mov	r2, r0
 8011cce:	460b      	mov	r3, r1
 8011cd0:	2000      	movs	r0, #0
 8011cd2:	4939      	ldr	r1, [pc, #228]	; (8011db8 <__ieee754_pow+0xa08>)
 8011cd4:	f7ee fb00 	bl	80002d8 <__aeabi_dsub>
 8011cd8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8011cdc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8011ce0:	4602      	mov	r2, r0
 8011ce2:	460b      	mov	r3, r1
 8011ce4:	da2f      	bge.n	8011d46 <__ieee754_pow+0x996>
 8011ce6:	4650      	mov	r0, sl
 8011ce8:	ec43 2b10 	vmov	d0, r2, r3
 8011cec:	f000 f9c0 	bl	8012070 <scalbn>
 8011cf0:	ec51 0b10 	vmov	r0, r1, d0
 8011cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011cf8:	f7ff bbf1 	b.w	80114de <__ieee754_pow+0x12e>
 8011cfc:	4b2f      	ldr	r3, [pc, #188]	; (8011dbc <__ieee754_pow+0xa0c>)
 8011cfe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011d02:	429e      	cmp	r6, r3
 8011d04:	f77f af0c 	ble.w	8011b20 <__ieee754_pow+0x770>
 8011d08:	4b2d      	ldr	r3, [pc, #180]	; (8011dc0 <__ieee754_pow+0xa10>)
 8011d0a:	440b      	add	r3, r1
 8011d0c:	4303      	orrs	r3, r0
 8011d0e:	d00b      	beq.n	8011d28 <__ieee754_pow+0x978>
 8011d10:	a325      	add	r3, pc, #148	; (adr r3, 8011da8 <__ieee754_pow+0x9f8>)
 8011d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d1a:	f7ee fc95 	bl	8000648 <__aeabi_dmul>
 8011d1e:	a322      	add	r3, pc, #136	; (adr r3, 8011da8 <__ieee754_pow+0x9f8>)
 8011d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d24:	f7ff bbdb 	b.w	80114de <__ieee754_pow+0x12e>
 8011d28:	4622      	mov	r2, r4
 8011d2a:	462b      	mov	r3, r5
 8011d2c:	f7ee fad4 	bl	80002d8 <__aeabi_dsub>
 8011d30:	4642      	mov	r2, r8
 8011d32:	464b      	mov	r3, r9
 8011d34:	f7ee ff0e 	bl	8000b54 <__aeabi_dcmpge>
 8011d38:	2800      	cmp	r0, #0
 8011d3a:	f43f aef1 	beq.w	8011b20 <__ieee754_pow+0x770>
 8011d3e:	e7e7      	b.n	8011d10 <__ieee754_pow+0x960>
 8011d40:	f04f 0a00 	mov.w	sl, #0
 8011d44:	e718      	b.n	8011b78 <__ieee754_pow+0x7c8>
 8011d46:	4621      	mov	r1, r4
 8011d48:	e7d4      	b.n	8011cf4 <__ieee754_pow+0x944>
 8011d4a:	2000      	movs	r0, #0
 8011d4c:	491a      	ldr	r1, [pc, #104]	; (8011db8 <__ieee754_pow+0xa08>)
 8011d4e:	f7ff bb8f 	b.w	8011470 <__ieee754_pow+0xc0>
 8011d52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d56:	f7ff bb8b 	b.w	8011470 <__ieee754_pow+0xc0>
 8011d5a:	4630      	mov	r0, r6
 8011d5c:	4639      	mov	r1, r7
 8011d5e:	f7ff bb87 	b.w	8011470 <__ieee754_pow+0xc0>
 8011d62:	4693      	mov	fp, r2
 8011d64:	f7ff bb98 	b.w	8011498 <__ieee754_pow+0xe8>
 8011d68:	00000000 	.word	0x00000000
 8011d6c:	3fe62e43 	.word	0x3fe62e43
 8011d70:	fefa39ef 	.word	0xfefa39ef
 8011d74:	3fe62e42 	.word	0x3fe62e42
 8011d78:	0ca86c39 	.word	0x0ca86c39
 8011d7c:	be205c61 	.word	0xbe205c61
 8011d80:	72bea4d0 	.word	0x72bea4d0
 8011d84:	3e663769 	.word	0x3e663769
 8011d88:	c5d26bf1 	.word	0xc5d26bf1
 8011d8c:	3ebbbd41 	.word	0x3ebbbd41
 8011d90:	af25de2c 	.word	0xaf25de2c
 8011d94:	3f11566a 	.word	0x3f11566a
 8011d98:	16bebd93 	.word	0x16bebd93
 8011d9c:	3f66c16c 	.word	0x3f66c16c
 8011da0:	5555553e 	.word	0x5555553e
 8011da4:	3fc55555 	.word	0x3fc55555
 8011da8:	c2f8f359 	.word	0xc2f8f359
 8011dac:	01a56e1f 	.word	0x01a56e1f
 8011db0:	3fe00000 	.word	0x3fe00000
 8011db4:	000fffff 	.word	0x000fffff
 8011db8:	3ff00000 	.word	0x3ff00000
 8011dbc:	4090cbff 	.word	0x4090cbff
 8011dc0:	3f6f3400 	.word	0x3f6f3400
 8011dc4:	652b82fe 	.word	0x652b82fe
 8011dc8:	3c971547 	.word	0x3c971547

08011dcc <__ieee754_sqrt>:
 8011dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dd0:	4955      	ldr	r1, [pc, #340]	; (8011f28 <__ieee754_sqrt+0x15c>)
 8011dd2:	ec55 4b10 	vmov	r4, r5, d0
 8011dd6:	43a9      	bics	r1, r5
 8011dd8:	462b      	mov	r3, r5
 8011dda:	462a      	mov	r2, r5
 8011ddc:	d112      	bne.n	8011e04 <__ieee754_sqrt+0x38>
 8011dde:	ee10 2a10 	vmov	r2, s0
 8011de2:	ee10 0a10 	vmov	r0, s0
 8011de6:	4629      	mov	r1, r5
 8011de8:	f7ee fc2e 	bl	8000648 <__aeabi_dmul>
 8011dec:	4602      	mov	r2, r0
 8011dee:	460b      	mov	r3, r1
 8011df0:	4620      	mov	r0, r4
 8011df2:	4629      	mov	r1, r5
 8011df4:	f7ee fa72 	bl	80002dc <__adddf3>
 8011df8:	4604      	mov	r4, r0
 8011dfa:	460d      	mov	r5, r1
 8011dfc:	ec45 4b10 	vmov	d0, r4, r5
 8011e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e04:	2d00      	cmp	r5, #0
 8011e06:	ee10 0a10 	vmov	r0, s0
 8011e0a:	4621      	mov	r1, r4
 8011e0c:	dc0f      	bgt.n	8011e2e <__ieee754_sqrt+0x62>
 8011e0e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011e12:	4330      	orrs	r0, r6
 8011e14:	d0f2      	beq.n	8011dfc <__ieee754_sqrt+0x30>
 8011e16:	b155      	cbz	r5, 8011e2e <__ieee754_sqrt+0x62>
 8011e18:	ee10 2a10 	vmov	r2, s0
 8011e1c:	4620      	mov	r0, r4
 8011e1e:	4629      	mov	r1, r5
 8011e20:	f7ee fa5a 	bl	80002d8 <__aeabi_dsub>
 8011e24:	4602      	mov	r2, r0
 8011e26:	460b      	mov	r3, r1
 8011e28:	f7ee fd38 	bl	800089c <__aeabi_ddiv>
 8011e2c:	e7e4      	b.n	8011df8 <__ieee754_sqrt+0x2c>
 8011e2e:	151b      	asrs	r3, r3, #20
 8011e30:	d073      	beq.n	8011f1a <__ieee754_sqrt+0x14e>
 8011e32:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011e36:	07dd      	lsls	r5, r3, #31
 8011e38:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8011e3c:	bf48      	it	mi
 8011e3e:	0fc8      	lsrmi	r0, r1, #31
 8011e40:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011e44:	bf44      	itt	mi
 8011e46:	0049      	lslmi	r1, r1, #1
 8011e48:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8011e4c:	2500      	movs	r5, #0
 8011e4e:	1058      	asrs	r0, r3, #1
 8011e50:	0fcb      	lsrs	r3, r1, #31
 8011e52:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8011e56:	0049      	lsls	r1, r1, #1
 8011e58:	2316      	movs	r3, #22
 8011e5a:	462c      	mov	r4, r5
 8011e5c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011e60:	19a7      	adds	r7, r4, r6
 8011e62:	4297      	cmp	r7, r2
 8011e64:	bfde      	ittt	le
 8011e66:	19bc      	addle	r4, r7, r6
 8011e68:	1bd2      	suble	r2, r2, r7
 8011e6a:	19ad      	addle	r5, r5, r6
 8011e6c:	0fcf      	lsrs	r7, r1, #31
 8011e6e:	3b01      	subs	r3, #1
 8011e70:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8011e74:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011e78:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011e7c:	d1f0      	bne.n	8011e60 <__ieee754_sqrt+0x94>
 8011e7e:	f04f 0c20 	mov.w	ip, #32
 8011e82:	469e      	mov	lr, r3
 8011e84:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011e88:	42a2      	cmp	r2, r4
 8011e8a:	eb06 070e 	add.w	r7, r6, lr
 8011e8e:	dc02      	bgt.n	8011e96 <__ieee754_sqrt+0xca>
 8011e90:	d112      	bne.n	8011eb8 <__ieee754_sqrt+0xec>
 8011e92:	428f      	cmp	r7, r1
 8011e94:	d810      	bhi.n	8011eb8 <__ieee754_sqrt+0xec>
 8011e96:	2f00      	cmp	r7, #0
 8011e98:	eb07 0e06 	add.w	lr, r7, r6
 8011e9c:	da42      	bge.n	8011f24 <__ieee754_sqrt+0x158>
 8011e9e:	f1be 0f00 	cmp.w	lr, #0
 8011ea2:	db3f      	blt.n	8011f24 <__ieee754_sqrt+0x158>
 8011ea4:	f104 0801 	add.w	r8, r4, #1
 8011ea8:	1b12      	subs	r2, r2, r4
 8011eaa:	428f      	cmp	r7, r1
 8011eac:	bf88      	it	hi
 8011eae:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8011eb2:	1bc9      	subs	r1, r1, r7
 8011eb4:	4433      	add	r3, r6
 8011eb6:	4644      	mov	r4, r8
 8011eb8:	0052      	lsls	r2, r2, #1
 8011eba:	f1bc 0c01 	subs.w	ip, ip, #1
 8011ebe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8011ec2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011ec6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011eca:	d1dd      	bne.n	8011e88 <__ieee754_sqrt+0xbc>
 8011ecc:	430a      	orrs	r2, r1
 8011ece:	d006      	beq.n	8011ede <__ieee754_sqrt+0x112>
 8011ed0:	1c5c      	adds	r4, r3, #1
 8011ed2:	bf13      	iteet	ne
 8011ed4:	3301      	addne	r3, #1
 8011ed6:	3501      	addeq	r5, #1
 8011ed8:	4663      	moveq	r3, ip
 8011eda:	f023 0301 	bicne.w	r3, r3, #1
 8011ede:	106a      	asrs	r2, r5, #1
 8011ee0:	085b      	lsrs	r3, r3, #1
 8011ee2:	07e9      	lsls	r1, r5, #31
 8011ee4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011ee8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011eec:	bf48      	it	mi
 8011eee:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011ef2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8011ef6:	461c      	mov	r4, r3
 8011ef8:	e780      	b.n	8011dfc <__ieee754_sqrt+0x30>
 8011efa:	0aca      	lsrs	r2, r1, #11
 8011efc:	3815      	subs	r0, #21
 8011efe:	0549      	lsls	r1, r1, #21
 8011f00:	2a00      	cmp	r2, #0
 8011f02:	d0fa      	beq.n	8011efa <__ieee754_sqrt+0x12e>
 8011f04:	02d6      	lsls	r6, r2, #11
 8011f06:	d50a      	bpl.n	8011f1e <__ieee754_sqrt+0x152>
 8011f08:	f1c3 0420 	rsb	r4, r3, #32
 8011f0c:	fa21 f404 	lsr.w	r4, r1, r4
 8011f10:	1e5d      	subs	r5, r3, #1
 8011f12:	4099      	lsls	r1, r3
 8011f14:	4322      	orrs	r2, r4
 8011f16:	1b43      	subs	r3, r0, r5
 8011f18:	e78b      	b.n	8011e32 <__ieee754_sqrt+0x66>
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	e7f0      	b.n	8011f00 <__ieee754_sqrt+0x134>
 8011f1e:	0052      	lsls	r2, r2, #1
 8011f20:	3301      	adds	r3, #1
 8011f22:	e7ef      	b.n	8011f04 <__ieee754_sqrt+0x138>
 8011f24:	46a0      	mov	r8, r4
 8011f26:	e7bf      	b.n	8011ea8 <__ieee754_sqrt+0xdc>
 8011f28:	7ff00000 	.word	0x7ff00000

08011f2c <fabs>:
 8011f2c:	ec51 0b10 	vmov	r0, r1, d0
 8011f30:	ee10 2a10 	vmov	r2, s0
 8011f34:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011f38:	ec43 2b10 	vmov	d0, r2, r3
 8011f3c:	4770      	bx	lr

08011f3e <finite>:
 8011f3e:	ee10 3a90 	vmov	r3, s1
 8011f42:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8011f46:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011f4a:	0fc0      	lsrs	r0, r0, #31
 8011f4c:	4770      	bx	lr

08011f4e <matherr>:
 8011f4e:	2000      	movs	r0, #0
 8011f50:	4770      	bx	lr
 8011f52:	0000      	movs	r0, r0
 8011f54:	0000      	movs	r0, r0
	...

08011f58 <nan>:
 8011f58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011f60 <nan+0x8>
 8011f5c:	4770      	bx	lr
 8011f5e:	bf00      	nop
 8011f60:	00000000 	.word	0x00000000
 8011f64:	7ff80000 	.word	0x7ff80000

08011f68 <rint>:
 8011f68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f6a:	ec51 0b10 	vmov	r0, r1, d0
 8011f6e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011f72:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8011f76:	2e13      	cmp	r6, #19
 8011f78:	460b      	mov	r3, r1
 8011f7a:	ee10 4a10 	vmov	r4, s0
 8011f7e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8011f82:	dc56      	bgt.n	8012032 <rint+0xca>
 8011f84:	2e00      	cmp	r6, #0
 8011f86:	da2b      	bge.n	8011fe0 <rint+0x78>
 8011f88:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8011f8c:	4302      	orrs	r2, r0
 8011f8e:	d023      	beq.n	8011fd8 <rint+0x70>
 8011f90:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8011f94:	4302      	orrs	r2, r0
 8011f96:	4254      	negs	r4, r2
 8011f98:	4314      	orrs	r4, r2
 8011f9a:	0c4b      	lsrs	r3, r1, #17
 8011f9c:	0b24      	lsrs	r4, r4, #12
 8011f9e:	045b      	lsls	r3, r3, #17
 8011fa0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8011fa4:	ea44 0103 	orr.w	r1, r4, r3
 8011fa8:	460b      	mov	r3, r1
 8011faa:	492f      	ldr	r1, [pc, #188]	; (8012068 <rint+0x100>)
 8011fac:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8011fb0:	e9d1 6700 	ldrd	r6, r7, [r1]
 8011fb4:	4602      	mov	r2, r0
 8011fb6:	4639      	mov	r1, r7
 8011fb8:	4630      	mov	r0, r6
 8011fba:	f7ee f98f 	bl	80002dc <__adddf3>
 8011fbe:	e9cd 0100 	strd	r0, r1, [sp]
 8011fc2:	463b      	mov	r3, r7
 8011fc4:	4632      	mov	r2, r6
 8011fc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011fca:	f7ee f985 	bl	80002d8 <__aeabi_dsub>
 8011fce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011fd2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8011fd6:	4639      	mov	r1, r7
 8011fd8:	ec41 0b10 	vmov	d0, r0, r1
 8011fdc:	b003      	add	sp, #12
 8011fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fe0:	4a22      	ldr	r2, [pc, #136]	; (801206c <rint+0x104>)
 8011fe2:	4132      	asrs	r2, r6
 8011fe4:	ea01 0702 	and.w	r7, r1, r2
 8011fe8:	4307      	orrs	r7, r0
 8011fea:	d0f5      	beq.n	8011fd8 <rint+0x70>
 8011fec:	0852      	lsrs	r2, r2, #1
 8011fee:	4011      	ands	r1, r2
 8011ff0:	430c      	orrs	r4, r1
 8011ff2:	d00b      	beq.n	801200c <rint+0xa4>
 8011ff4:	ea23 0202 	bic.w	r2, r3, r2
 8011ff8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011ffc:	2e13      	cmp	r6, #19
 8011ffe:	fa43 f306 	asr.w	r3, r3, r6
 8012002:	bf0c      	ite	eq
 8012004:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8012008:	2400      	movne	r4, #0
 801200a:	4313      	orrs	r3, r2
 801200c:	4916      	ldr	r1, [pc, #88]	; (8012068 <rint+0x100>)
 801200e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8012012:	4622      	mov	r2, r4
 8012014:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012018:	4620      	mov	r0, r4
 801201a:	4629      	mov	r1, r5
 801201c:	f7ee f95e 	bl	80002dc <__adddf3>
 8012020:	e9cd 0100 	strd	r0, r1, [sp]
 8012024:	4622      	mov	r2, r4
 8012026:	462b      	mov	r3, r5
 8012028:	e9dd 0100 	ldrd	r0, r1, [sp]
 801202c:	f7ee f954 	bl	80002d8 <__aeabi_dsub>
 8012030:	e7d2      	b.n	8011fd8 <rint+0x70>
 8012032:	2e33      	cmp	r6, #51	; 0x33
 8012034:	dd07      	ble.n	8012046 <rint+0xde>
 8012036:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801203a:	d1cd      	bne.n	8011fd8 <rint+0x70>
 801203c:	ee10 2a10 	vmov	r2, s0
 8012040:	f7ee f94c 	bl	80002dc <__adddf3>
 8012044:	e7c8      	b.n	8011fd8 <rint+0x70>
 8012046:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801204a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801204e:	40f2      	lsrs	r2, r6
 8012050:	4210      	tst	r0, r2
 8012052:	d0c1      	beq.n	8011fd8 <rint+0x70>
 8012054:	0852      	lsrs	r2, r2, #1
 8012056:	4210      	tst	r0, r2
 8012058:	bf1f      	itttt	ne
 801205a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801205e:	ea20 0202 	bicne.w	r2, r0, r2
 8012062:	4134      	asrne	r4, r6
 8012064:	4314      	orrne	r4, r2
 8012066:	e7d1      	b.n	801200c <rint+0xa4>
 8012068:	08013ab8 	.word	0x08013ab8
 801206c:	000fffff 	.word	0x000fffff

08012070 <scalbn>:
 8012070:	b570      	push	{r4, r5, r6, lr}
 8012072:	ec55 4b10 	vmov	r4, r5, d0
 8012076:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801207a:	4606      	mov	r6, r0
 801207c:	462b      	mov	r3, r5
 801207e:	b9aa      	cbnz	r2, 80120ac <scalbn+0x3c>
 8012080:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012084:	4323      	orrs	r3, r4
 8012086:	d03b      	beq.n	8012100 <scalbn+0x90>
 8012088:	4b31      	ldr	r3, [pc, #196]	; (8012150 <scalbn+0xe0>)
 801208a:	4629      	mov	r1, r5
 801208c:	2200      	movs	r2, #0
 801208e:	ee10 0a10 	vmov	r0, s0
 8012092:	f7ee fad9 	bl	8000648 <__aeabi_dmul>
 8012096:	4b2f      	ldr	r3, [pc, #188]	; (8012154 <scalbn+0xe4>)
 8012098:	429e      	cmp	r6, r3
 801209a:	4604      	mov	r4, r0
 801209c:	460d      	mov	r5, r1
 801209e:	da12      	bge.n	80120c6 <scalbn+0x56>
 80120a0:	a327      	add	r3, pc, #156	; (adr r3, 8012140 <scalbn+0xd0>)
 80120a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120a6:	f7ee facf 	bl	8000648 <__aeabi_dmul>
 80120aa:	e009      	b.n	80120c0 <scalbn+0x50>
 80120ac:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80120b0:	428a      	cmp	r2, r1
 80120b2:	d10c      	bne.n	80120ce <scalbn+0x5e>
 80120b4:	ee10 2a10 	vmov	r2, s0
 80120b8:	4620      	mov	r0, r4
 80120ba:	4629      	mov	r1, r5
 80120bc:	f7ee f90e 	bl	80002dc <__adddf3>
 80120c0:	4604      	mov	r4, r0
 80120c2:	460d      	mov	r5, r1
 80120c4:	e01c      	b.n	8012100 <scalbn+0x90>
 80120c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80120ca:	460b      	mov	r3, r1
 80120cc:	3a36      	subs	r2, #54	; 0x36
 80120ce:	4432      	add	r2, r6
 80120d0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80120d4:	428a      	cmp	r2, r1
 80120d6:	dd0b      	ble.n	80120f0 <scalbn+0x80>
 80120d8:	ec45 4b11 	vmov	d1, r4, r5
 80120dc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012148 <scalbn+0xd8>
 80120e0:	f000 f83c 	bl	801215c <copysign>
 80120e4:	a318      	add	r3, pc, #96	; (adr r3, 8012148 <scalbn+0xd8>)
 80120e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120ea:	ec51 0b10 	vmov	r0, r1, d0
 80120ee:	e7da      	b.n	80120a6 <scalbn+0x36>
 80120f0:	2a00      	cmp	r2, #0
 80120f2:	dd08      	ble.n	8012106 <scalbn+0x96>
 80120f4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80120f8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80120fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012100:	ec45 4b10 	vmov	d0, r4, r5
 8012104:	bd70      	pop	{r4, r5, r6, pc}
 8012106:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801210a:	da0d      	bge.n	8012128 <scalbn+0xb8>
 801210c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012110:	429e      	cmp	r6, r3
 8012112:	ec45 4b11 	vmov	d1, r4, r5
 8012116:	dce1      	bgt.n	80120dc <scalbn+0x6c>
 8012118:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012140 <scalbn+0xd0>
 801211c:	f000 f81e 	bl	801215c <copysign>
 8012120:	a307      	add	r3, pc, #28	; (adr r3, 8012140 <scalbn+0xd0>)
 8012122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012126:	e7e0      	b.n	80120ea <scalbn+0x7a>
 8012128:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801212c:	3236      	adds	r2, #54	; 0x36
 801212e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012132:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012136:	4620      	mov	r0, r4
 8012138:	4629      	mov	r1, r5
 801213a:	2200      	movs	r2, #0
 801213c:	4b06      	ldr	r3, [pc, #24]	; (8012158 <scalbn+0xe8>)
 801213e:	e7b2      	b.n	80120a6 <scalbn+0x36>
 8012140:	c2f8f359 	.word	0xc2f8f359
 8012144:	01a56e1f 	.word	0x01a56e1f
 8012148:	8800759c 	.word	0x8800759c
 801214c:	7e37e43c 	.word	0x7e37e43c
 8012150:	43500000 	.word	0x43500000
 8012154:	ffff3cb0 	.word	0xffff3cb0
 8012158:	3c900000 	.word	0x3c900000

0801215c <copysign>:
 801215c:	ec51 0b10 	vmov	r0, r1, d0
 8012160:	ee11 0a90 	vmov	r0, s3
 8012164:	ee10 2a10 	vmov	r2, s0
 8012168:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801216c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012170:	ea41 0300 	orr.w	r3, r1, r0
 8012174:	ec43 2b10 	vmov	d0, r2, r3
 8012178:	4770      	bx	lr
	...

0801217c <_init>:
 801217c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801217e:	bf00      	nop
 8012180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012182:	bc08      	pop	{r3}
 8012184:	469e      	mov	lr, r3
 8012186:	4770      	bx	lr

08012188 <_fini>:
 8012188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801218a:	bf00      	nop
 801218c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801218e:	bc08      	pop	{r3}
 8012190:	469e      	mov	lr, r3
 8012192:	4770      	bx	lr
