-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NN_pool2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inp_img_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_0_ce0 : OUT STD_LOGIC;
    inp_img_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_0_ce1 : OUT STD_LOGIC;
    inp_img_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_1_ce0 : OUT STD_LOGIC;
    inp_img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_1_ce1 : OUT STD_LOGIC;
    inp_img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_2_ce0 : OUT STD_LOGIC;
    inp_img_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_2_ce1 : OUT STD_LOGIC;
    inp_img_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_3_ce0 : OUT STD_LOGIC;
    inp_img_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_3_ce1 : OUT STD_LOGIC;
    inp_img_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_4_ce0 : OUT STD_LOGIC;
    inp_img_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_4_ce1 : OUT STD_LOGIC;
    inp_img_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_5_ce0 : OUT STD_LOGIC;
    inp_img_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_5_ce1 : OUT STD_LOGIC;
    inp_img_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_6_ce0 : OUT STD_LOGIC;
    inp_img_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_6_ce1 : OUT STD_LOGIC;
    inp_img_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_7_ce0 : OUT STD_LOGIC;
    inp_img_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_7_ce1 : OUT STD_LOGIC;
    inp_img_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_8_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_8_ce0 : OUT STD_LOGIC;
    inp_img_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_8_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_8_ce1 : OUT STD_LOGIC;
    inp_img_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_9_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_9_ce0 : OUT STD_LOGIC;
    inp_img_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_9_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_9_ce1 : OUT STD_LOGIC;
    inp_img_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_10_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_10_ce0 : OUT STD_LOGIC;
    inp_img_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_10_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_10_ce1 : OUT STD_LOGIC;
    inp_img_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_11_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_11_ce0 : OUT STD_LOGIC;
    inp_img_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_11_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_11_ce1 : OUT STD_LOGIC;
    inp_img_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_12_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_12_ce0 : OUT STD_LOGIC;
    inp_img_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_12_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_12_ce1 : OUT STD_LOGIC;
    inp_img_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_13_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_13_ce0 : OUT STD_LOGIC;
    inp_img_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_13_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_13_ce1 : OUT STD_LOGIC;
    inp_img_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_14_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_14_ce0 : OUT STD_LOGIC;
    inp_img_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_14_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_14_ce1 : OUT STD_LOGIC;
    inp_img_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_15_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_15_ce0 : OUT STD_LOGIC;
    inp_img_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_15_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_15_ce1 : OUT STD_LOGIC;
    inp_img_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_16_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_16_ce0 : OUT STD_LOGIC;
    inp_img_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_16_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_16_ce1 : OUT STD_LOGIC;
    inp_img_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_17_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_17_ce0 : OUT STD_LOGIC;
    inp_img_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_17_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_17_ce1 : OUT STD_LOGIC;
    inp_img_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_18_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_18_ce0 : OUT STD_LOGIC;
    inp_img_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_18_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_18_ce1 : OUT STD_LOGIC;
    inp_img_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_19_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_19_ce0 : OUT STD_LOGIC;
    inp_img_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_19_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_19_ce1 : OUT STD_LOGIC;
    inp_img_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_20_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_20_ce0 : OUT STD_LOGIC;
    inp_img_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_20_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_20_ce1 : OUT STD_LOGIC;
    inp_img_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_21_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_21_ce0 : OUT STD_LOGIC;
    inp_img_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_21_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_21_ce1 : OUT STD_LOGIC;
    inp_img_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_22_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_22_ce0 : OUT STD_LOGIC;
    inp_img_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_22_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_22_ce1 : OUT STD_LOGIC;
    inp_img_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_23_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_23_ce0 : OUT STD_LOGIC;
    inp_img_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_23_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_23_ce1 : OUT STD_LOGIC;
    inp_img_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_24_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_24_ce0 : OUT STD_LOGIC;
    inp_img_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_24_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_24_ce1 : OUT STD_LOGIC;
    inp_img_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_25_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_25_ce0 : OUT STD_LOGIC;
    inp_img_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_25_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_25_ce1 : OUT STD_LOGIC;
    inp_img_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_26_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_26_ce0 : OUT STD_LOGIC;
    inp_img_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_26_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    inp_img_26_ce1 : OUT STD_LOGIC;
    inp_img_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_img_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_img_ce0 : OUT STD_LOGIC;
    out_img_we0 : OUT STD_LOGIC;
    out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_999_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_999_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_999_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_999_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_999_p_ce : OUT STD_LOGIC;
    grp_fu_3615_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3615_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3615_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3615_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3615_p_ce : OUT STD_LOGIC;
    grp_fu_3619_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3619_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3619_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3619_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3619_p_ce : OUT STD_LOGIC;
    grp_fu_3623_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3623_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3623_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3623_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3623_p_ce : OUT STD_LOGIC;
    grp_fu_3627_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3627_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3627_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3627_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3627_p_ce : OUT STD_LOGIC;
    grp_fu_3631_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3631_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3631_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3631_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3631_p_ce : OUT STD_LOGIC;
    grp_fu_3635_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3635_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3635_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3635_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3635_p_ce : OUT STD_LOGIC;
    grp_fu_3639_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3639_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3639_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3639_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3639_p_ce : OUT STD_LOGIC;
    grp_fu_3643_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3643_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3643_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3643_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3643_p_ce : OUT STD_LOGIC );
end;


architecture behav of NN_pool2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_1B : STD_LOGIC_VECTOR (12 downto 0) := "0000000011011";
    constant ap_const_lv16_A9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010101001";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal phi_mul_load_reg_1626 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal inp_img_0_load_reg_1850 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal inp_img_1_load_reg_1855 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_2_load_reg_1860 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_3_load_reg_1865 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_4_load_reg_1870 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_5_load_reg_1875 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_6_load_reg_1880 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_7_load_reg_1885 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_8_load_reg_1890 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_9_load_reg_1895 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_10_load_reg_1900 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_11_load_reg_1905 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_12_load_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_13_load_reg_1915 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_14_load_reg_1920 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_15_load_reg_1925 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_16_load_reg_1930 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_17_load_reg_1935 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_18_load_reg_1940 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_19_load_reg_1945 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_20_load_reg_1950 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_21_load_reg_1955 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_22_load_reg_1960 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_23_load_reg_1965 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_24_load_reg_1970 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_25_load_reg_1975 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_img_26_load_reg_1980 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_load24_reg_1985 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_load23_reg_1990 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_load22_reg_1995 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv59_load_reg_2000 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_pool2_Pipeline_L4_fu_683_ap_start : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_ap_done : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_ap_idle : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_ap_ready : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_p_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_942_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_942_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_735_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_735_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_528_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_528_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_321_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_321_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_114_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L4_fu_683_mux_case_114_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_ap_start : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_ap_done : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_ap_idle : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_ap_ready : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_out_img_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_out_img_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_out_img_we0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_out_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce0 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce1 : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_p_out_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_p_out1_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_p_out2_ap_vld : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_ce : STD_LOGIC;
    signal grp_pool2_Pipeline_L4_fu_683_ap_start_reg : STD_LOGIC := '0';
    signal grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal empty_98_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_26190_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_24183_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_22176_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_20169_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_18162_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_16155_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_14148_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_12141_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_10134_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_8127_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_6120_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_4113_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2106_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2599_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2392_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2185_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1978_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1771_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1564_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1357_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1150_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_943_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_736_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_529_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_322_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_115_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_97_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_96_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_udiv2_cast_fu_970_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln51_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul13_fu_88 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln51_3_fu_946_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_mul_fu_92 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln51_4_fu_952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal c_fu_108 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln51_fu_964_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvars_iv59_fu_220 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln51_2_fu_1245_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal inp_img_0_ce0_local : STD_LOGIC;
    signal inp_img_1_ce0_local : STD_LOGIC;
    signal inp_img_2_ce0_local : STD_LOGIC;
    signal inp_img_3_ce0_local : STD_LOGIC;
    signal inp_img_4_ce0_local : STD_LOGIC;
    signal inp_img_5_ce0_local : STD_LOGIC;
    signal inp_img_6_ce0_local : STD_LOGIC;
    signal inp_img_7_ce0_local : STD_LOGIC;
    signal inp_img_8_ce0_local : STD_LOGIC;
    signal inp_img_9_ce0_local : STD_LOGIC;
    signal inp_img_10_ce0_local : STD_LOGIC;
    signal inp_img_11_ce0_local : STD_LOGIC;
    signal inp_img_12_ce0_local : STD_LOGIC;
    signal inp_img_13_ce0_local : STD_LOGIC;
    signal inp_img_14_ce0_local : STD_LOGIC;
    signal inp_img_15_ce0_local : STD_LOGIC;
    signal inp_img_16_ce0_local : STD_LOGIC;
    signal inp_img_17_ce0_local : STD_LOGIC;
    signal inp_img_18_ce0_local : STD_LOGIC;
    signal inp_img_19_ce0_local : STD_LOGIC;
    signal inp_img_20_ce0_local : STD_LOGIC;
    signal inp_img_21_ce0_local : STD_LOGIC;
    signal inp_img_22_ce0_local : STD_LOGIC;
    signal inp_img_23_ce0_local : STD_LOGIC;
    signal inp_img_24_ce0_local : STD_LOGIC;
    signal inp_img_25_ce0_local : STD_LOGIC;
    signal inp_img_26_ce0_local : STD_LOGIC;
    signal grp_fu_2086_ce : STD_LOGIC;
    signal grp_fu_2090_ce : STD_LOGIC;
    signal grp_fu_2094_ce : STD_LOGIC;
    signal grp_fu_2098_ce : STD_LOGIC;
    signal grp_fu_2102_ce : STD_LOGIC;
    signal grp_fu_2106_ce : STD_LOGIC;
    signal grp_fu_2110_ce : STD_LOGIC;
    signal grp_fu_2114_ce : STD_LOGIC;
    signal grp_fu_2118_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component NN_pool2_Pipeline_L4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26190 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24183 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22176 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20169 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18162 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16155 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14148 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12141 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10134 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8127 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6120 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4113 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2106 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2599 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2392 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2185 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1978 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1771 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1564 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1357 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1150 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_943 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_736 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_529 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_322 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_115 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_6_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_7_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_8_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_9_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_10_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_11_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_12_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_13_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_14_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_15_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_16_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_17_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_18_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_19_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_20_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_21_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_22_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_23_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_24_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_25_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_26_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        mux_case_26189_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26189_out_ap_vld : OUT STD_LOGIC;
        mux_case_24182_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24182_out_ap_vld : OUT STD_LOGIC;
        mux_case_22175_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22175_out_ap_vld : OUT STD_LOGIC;
        mux_case_20168_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20168_out_ap_vld : OUT STD_LOGIC;
        mux_case_18161_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18161_out_ap_vld : OUT STD_LOGIC;
        mux_case_16154_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16154_out_ap_vld : OUT STD_LOGIC;
        mux_case_14147_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14147_out_ap_vld : OUT STD_LOGIC;
        mux_case_12140_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12140_out_ap_vld : OUT STD_LOGIC;
        mux_case_10133_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10133_out_ap_vld : OUT STD_LOGIC;
        mux_case_8126_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8126_out_ap_vld : OUT STD_LOGIC;
        mux_case_6119_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6119_out_ap_vld : OUT STD_LOGIC;
        mux_case_4112_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4112_out_ap_vld : OUT STD_LOGIC;
        mux_case_2105_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2105_out_ap_vld : OUT STD_LOGIC;
        mux_case_2598_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2598_out_ap_vld : OUT STD_LOGIC;
        mux_case_2391_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2391_out_ap_vld : OUT STD_LOGIC;
        mux_case_2184_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2184_out_ap_vld : OUT STD_LOGIC;
        mux_case_1977_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1977_out_ap_vld : OUT STD_LOGIC;
        mux_case_1770_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1770_out_ap_vld : OUT STD_LOGIC;
        mux_case_1563_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1563_out_ap_vld : OUT STD_LOGIC;
        mux_case_1356_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1356_out_ap_vld : OUT STD_LOGIC;
        mux_case_1149_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1149_out_ap_vld : OUT STD_LOGIC;
        mux_case_942_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_942_out_ap_vld : OUT STD_LOGIC;
        mux_case_735_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_735_out_ap_vld : OUT STD_LOGIC;
        mux_case_528_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_528_out_ap_vld : OUT STD_LOGIC;
        mux_case_321_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_321_out_ap_vld : OUT STD_LOGIC;
        mux_case_114_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_114_out_ap_vld : OUT STD_LOGIC );
    end component;


    component NN_pool2_Pipeline_L5_L6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26189_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24182_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22175_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20168_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18161_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16154_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14147_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12140_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10133_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8126_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6119_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4112_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2105_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2598_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2391_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2184_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1977_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1770_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1563_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1356_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1149_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_942_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_735_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_528_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_321_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_114_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        phi_mul : IN STD_LOGIC_VECTOR (15 downto 0);
        out_img_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_img_ce0 : OUT STD_LOGIC;
        out_img_we0 : OUT STD_LOGIC;
        out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        indvars_iv59 : IN STD_LOGIC_VECTOR (12 downto 0);
        inp_img_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_0_ce0 : OUT STD_LOGIC;
        inp_img_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_0_ce1 : OUT STD_LOGIC;
        inp_img_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_1_ce0 : OUT STD_LOGIC;
        inp_img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_1_ce1 : OUT STD_LOGIC;
        inp_img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_2_ce0 : OUT STD_LOGIC;
        inp_img_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_2_ce1 : OUT STD_LOGIC;
        inp_img_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_3_ce0 : OUT STD_LOGIC;
        inp_img_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_3_ce1 : OUT STD_LOGIC;
        inp_img_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_4_ce0 : OUT STD_LOGIC;
        inp_img_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_4_ce1 : OUT STD_LOGIC;
        inp_img_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_5_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_5_ce0 : OUT STD_LOGIC;
        inp_img_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_5_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_5_ce1 : OUT STD_LOGIC;
        inp_img_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_6_ce0 : OUT STD_LOGIC;
        inp_img_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_6_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_6_ce1 : OUT STD_LOGIC;
        inp_img_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_7_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_7_ce0 : OUT STD_LOGIC;
        inp_img_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_7_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_7_ce1 : OUT STD_LOGIC;
        inp_img_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_8_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_8_ce0 : OUT STD_LOGIC;
        inp_img_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_8_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_8_ce1 : OUT STD_LOGIC;
        inp_img_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_9_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_9_ce0 : OUT STD_LOGIC;
        inp_img_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_9_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_9_ce1 : OUT STD_LOGIC;
        inp_img_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_10_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_10_ce0 : OUT STD_LOGIC;
        inp_img_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_10_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_10_ce1 : OUT STD_LOGIC;
        inp_img_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_11_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_11_ce0 : OUT STD_LOGIC;
        inp_img_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_11_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_11_ce1 : OUT STD_LOGIC;
        inp_img_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_12_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_12_ce0 : OUT STD_LOGIC;
        inp_img_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_12_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_12_ce1 : OUT STD_LOGIC;
        inp_img_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_13_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_13_ce0 : OUT STD_LOGIC;
        inp_img_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_13_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_13_ce1 : OUT STD_LOGIC;
        inp_img_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_14_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_14_ce0 : OUT STD_LOGIC;
        inp_img_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_14_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_14_ce1 : OUT STD_LOGIC;
        inp_img_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_15_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_15_ce0 : OUT STD_LOGIC;
        inp_img_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_15_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_15_ce1 : OUT STD_LOGIC;
        inp_img_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_16_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_16_ce0 : OUT STD_LOGIC;
        inp_img_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_16_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_16_ce1 : OUT STD_LOGIC;
        inp_img_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_17_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_17_ce0 : OUT STD_LOGIC;
        inp_img_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_17_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_17_ce1 : OUT STD_LOGIC;
        inp_img_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_18_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_18_ce0 : OUT STD_LOGIC;
        inp_img_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_18_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_18_ce1 : OUT STD_LOGIC;
        inp_img_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_19_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_19_ce0 : OUT STD_LOGIC;
        inp_img_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_19_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_19_ce1 : OUT STD_LOGIC;
        inp_img_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_20_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_20_ce0 : OUT STD_LOGIC;
        inp_img_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_20_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_20_ce1 : OUT STD_LOGIC;
        inp_img_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_21_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_21_ce0 : OUT STD_LOGIC;
        inp_img_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_21_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_21_ce1 : OUT STD_LOGIC;
        inp_img_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_22_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_22_ce0 : OUT STD_LOGIC;
        inp_img_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_22_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_22_ce1 : OUT STD_LOGIC;
        inp_img_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_23_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_23_ce0 : OUT STD_LOGIC;
        inp_img_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_23_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_23_ce1 : OUT STD_LOGIC;
        inp_img_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_24_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_24_ce0 : OUT STD_LOGIC;
        inp_img_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_24_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_24_ce1 : OUT STD_LOGIC;
        inp_img_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_25_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_25_ce0 : OUT STD_LOGIC;
        inp_img_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_25_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_25_ce1 : OUT STD_LOGIC;
        inp_img_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_26_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_26_ce0 : OUT STD_LOGIC;
        inp_img_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_26_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        inp_img_26_ce1 : OUT STD_LOGIC;
        inp_img_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_16_out_ap_vld : OUT STD_LOGIC;
        mux_case_26_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_24_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_22_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_20_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_18_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_16_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_14_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_12_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_10_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_8_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_6_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_4_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4_out_o_ap_vld : OUT STD_LOGIC;
        line_buffer_2D_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_18_out_ap_vld : OUT STD_LOGIC;
        mux_case_25_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_25_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_25_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_23_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_23_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_23_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_21_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_21_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_21_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_19_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_19_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_19_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_17_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_17_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_17_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_15_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_15_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_15_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_13_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_13_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_13_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_11_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_11_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_11_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_9_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_9_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_9_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_7_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_7_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_7_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_5_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_5_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_5_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3_out_o_ap_vld : OUT STD_LOGIC;
        line_buffer_2D_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_17_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        grp_fu_2086_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2086_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2086_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2086_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2086_p_ce : OUT STD_LOGIC;
        grp_fu_2090_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2090_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2090_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2090_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2090_p_ce : OUT STD_LOGIC;
        grp_fu_2094_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2094_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2094_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2094_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2094_p_ce : OUT STD_LOGIC;
        grp_fu_2098_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2098_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2098_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2098_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2098_p_ce : OUT STD_LOGIC;
        grp_fu_2102_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2102_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2102_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2102_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2102_p_ce : OUT STD_LOGIC;
        grp_fu_2106_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2106_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2106_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2106_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2106_p_ce : OUT STD_LOGIC;
        grp_fu_2110_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2110_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2110_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2110_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2110_p_ce : OUT STD_LOGIC;
        grp_fu_2114_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2114_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2114_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2114_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2114_p_ce : OUT STD_LOGIC;
        grp_fu_2118_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2118_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2118_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2118_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2118_p_ce : OUT STD_LOGIC );
    end component;


    component NN_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_pool2_Pipeline_L4_fu_683 : component NN_pool2_Pipeline_L4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pool2_Pipeline_L4_fu_683_ap_start,
        ap_done => grp_pool2_Pipeline_L4_fu_683_ap_done,
        ap_idle => grp_pool2_Pipeline_L4_fu_683_ap_idle,
        ap_ready => grp_pool2_Pipeline_L4_fu_683_ap_ready,
        empty => empty_98_fu_216,
        mux_case_26190 => mux_case_26190_fu_212,
        mux_case_24183 => mux_case_24183_fu_208,
        mux_case_22176 => mux_case_22176_fu_204,
        mux_case_20169 => mux_case_20169_fu_200,
        mux_case_18162 => mux_case_18162_fu_196,
        mux_case_16155 => mux_case_16155_fu_192,
        mux_case_14148 => mux_case_14148_fu_188,
        mux_case_12141 => mux_case_12141_fu_184,
        mux_case_10134 => mux_case_10134_fu_180,
        mux_case_8127 => mux_case_8127_fu_176,
        mux_case_6120 => mux_case_6120_fu_172,
        mux_case_4113 => mux_case_4113_fu_168,
        mux_case_2106 => mux_case_2106_fu_164,
        mux_case_2599 => mux_case_2599_fu_160,
        mux_case_2392 => mux_case_2392_fu_156,
        mux_case_2185 => mux_case_2185_fu_152,
        mux_case_1978 => mux_case_1978_fu_148,
        mux_case_1771 => mux_case_1771_fu_144,
        mux_case_1564 => mux_case_1564_fu_140,
        mux_case_1357 => mux_case_1357_fu_136,
        mux_case_1150 => mux_case_1150_fu_132,
        mux_case_943 => mux_case_943_fu_128,
        mux_case_736 => mux_case_736_fu_124,
        mux_case_529 => mux_case_529_fu_120,
        mux_case_322 => mux_case_322_fu_116,
        mux_case_115 => mux_case_115_fu_112,
        inp_img_0_load => inp_img_0_load_reg_1850,
        inp_img_1_load => inp_img_1_load_reg_1855,
        inp_img_2_load => inp_img_2_load_reg_1860,
        inp_img_3_load => inp_img_3_load_reg_1865,
        inp_img_4_load => inp_img_4_load_reg_1870,
        inp_img_5_load => inp_img_5_load_reg_1875,
        inp_img_6_load => inp_img_6_load_reg_1880,
        inp_img_7_load => inp_img_7_load_reg_1885,
        inp_img_8_load => inp_img_8_load_reg_1890,
        inp_img_9_load => inp_img_9_load_reg_1895,
        inp_img_10_load => inp_img_10_load_reg_1900,
        inp_img_11_load => inp_img_11_load_reg_1905,
        inp_img_12_load => inp_img_12_load_reg_1910,
        inp_img_13_load => inp_img_13_load_reg_1915,
        inp_img_14_load => inp_img_14_load_reg_1920,
        inp_img_15_load => inp_img_15_load_reg_1925,
        inp_img_16_load => inp_img_16_load_reg_1930,
        inp_img_17_load => inp_img_17_load_reg_1935,
        inp_img_18_load => inp_img_18_load_reg_1940,
        inp_img_19_load => inp_img_19_load_reg_1945,
        inp_img_20_load => inp_img_20_load_reg_1950,
        inp_img_21_load => inp_img_21_load_reg_1955,
        inp_img_22_load => inp_img_22_load_reg_1960,
        inp_img_23_load => inp_img_23_load_reg_1965,
        inp_img_24_load => inp_img_24_load_reg_1970,
        inp_img_25_load => inp_img_25_load_reg_1975,
        inp_img_26_load => inp_img_26_load_reg_1980,
        p_out => grp_pool2_Pipeline_L4_fu_683_p_out,
        p_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_p_out_ap_vld,
        mux_case_26189_out => grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out,
        mux_case_26189_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out_ap_vld,
        mux_case_24182_out => grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out,
        mux_case_24182_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out_ap_vld,
        mux_case_22175_out => grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out,
        mux_case_22175_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out_ap_vld,
        mux_case_20168_out => grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out,
        mux_case_20168_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out_ap_vld,
        mux_case_18161_out => grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out,
        mux_case_18161_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out_ap_vld,
        mux_case_16154_out => grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out,
        mux_case_16154_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out_ap_vld,
        mux_case_14147_out => grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out,
        mux_case_14147_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out_ap_vld,
        mux_case_12140_out => grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out,
        mux_case_12140_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out_ap_vld,
        mux_case_10133_out => grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out,
        mux_case_10133_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out_ap_vld,
        mux_case_8126_out => grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out,
        mux_case_8126_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out_ap_vld,
        mux_case_6119_out => grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out,
        mux_case_6119_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out_ap_vld,
        mux_case_4112_out => grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out,
        mux_case_4112_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out_ap_vld,
        mux_case_2105_out => grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out,
        mux_case_2105_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out_ap_vld,
        mux_case_2598_out => grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out,
        mux_case_2598_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out_ap_vld,
        mux_case_2391_out => grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out,
        mux_case_2391_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out_ap_vld,
        mux_case_2184_out => grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out,
        mux_case_2184_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out_ap_vld,
        mux_case_1977_out => grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out,
        mux_case_1977_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out_ap_vld,
        mux_case_1770_out => grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out,
        mux_case_1770_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out_ap_vld,
        mux_case_1563_out => grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out,
        mux_case_1563_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out_ap_vld,
        mux_case_1356_out => grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out,
        mux_case_1356_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out_ap_vld,
        mux_case_1149_out => grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out,
        mux_case_1149_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out_ap_vld,
        mux_case_942_out => grp_pool2_Pipeline_L4_fu_683_mux_case_942_out,
        mux_case_942_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_942_out_ap_vld,
        mux_case_735_out => grp_pool2_Pipeline_L4_fu_683_mux_case_735_out,
        mux_case_735_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_735_out_ap_vld,
        mux_case_528_out => grp_pool2_Pipeline_L4_fu_683_mux_case_528_out,
        mux_case_528_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_528_out_ap_vld,
        mux_case_321_out => grp_pool2_Pipeline_L4_fu_683_mux_case_321_out,
        mux_case_321_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_321_out_ap_vld,
        mux_case_114_out => grp_pool2_Pipeline_L4_fu_683_mux_case_114_out,
        mux_case_114_out_ap_vld => grp_pool2_Pipeline_L4_fu_683_mux_case_114_out_ap_vld);

    grp_pool2_Pipeline_L5_L6_fu_795 : component NN_pool2_Pipeline_L5_L6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pool2_Pipeline_L5_L6_fu_795_ap_start,
        ap_done => grp_pool2_Pipeline_L5_L6_fu_795_ap_done,
        ap_idle => grp_pool2_Pipeline_L5_L6_fu_795_ap_idle,
        ap_ready => grp_pool2_Pipeline_L5_L6_fu_795_ap_ready,
        p_reload => grp_pool2_Pipeline_L4_fu_683_p_out,
        mux_case_26189_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out,
        mux_case_24182_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out,
        mux_case_22175_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out,
        mux_case_20168_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out,
        mux_case_18161_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out,
        mux_case_16154_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out,
        mux_case_14147_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out,
        mux_case_12140_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out,
        mux_case_10133_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out,
        mux_case_8126_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out,
        mux_case_6119_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out,
        mux_case_4112_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out,
        mux_case_2105_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out,
        mux_case_2598_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out,
        mux_case_2391_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out,
        mux_case_2184_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out,
        mux_case_1977_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out,
        mux_case_1770_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out,
        mux_case_1563_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out,
        mux_case_1356_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out,
        mux_case_1149_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out,
        mux_case_942_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_942_out,
        mux_case_735_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_735_out,
        mux_case_528_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_528_out,
        mux_case_321_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_321_out,
        mux_case_114_reload => grp_pool2_Pipeline_L4_fu_683_mux_case_114_out,
        empty_26 => p_load22_reg_1995,
        empty_27 => p_load23_reg_1990,
        empty => p_load24_reg_1985,
        phi_mul => phi_mul_load_reg_1626,
        out_img_address0 => grp_pool2_Pipeline_L5_L6_fu_795_out_img_address0,
        out_img_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_out_img_ce0,
        out_img_we0 => grp_pool2_Pipeline_L5_L6_fu_795_out_img_we0,
        out_img_d0 => grp_pool2_Pipeline_L5_L6_fu_795_out_img_d0,
        indvars_iv59 => indvars_iv59_load_reg_2000,
        inp_img_0_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address0,
        inp_img_0_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce0,
        inp_img_0_q0 => inp_img_0_q0,
        inp_img_0_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address1,
        inp_img_0_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce1,
        inp_img_0_q1 => inp_img_0_q1,
        inp_img_1_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address0,
        inp_img_1_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce0,
        inp_img_1_q0 => inp_img_1_q0,
        inp_img_1_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address1,
        inp_img_1_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce1,
        inp_img_1_q1 => inp_img_1_q1,
        inp_img_2_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address0,
        inp_img_2_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce0,
        inp_img_2_q0 => inp_img_2_q0,
        inp_img_2_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address1,
        inp_img_2_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce1,
        inp_img_2_q1 => inp_img_2_q1,
        inp_img_3_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address0,
        inp_img_3_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce0,
        inp_img_3_q0 => inp_img_3_q0,
        inp_img_3_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address1,
        inp_img_3_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce1,
        inp_img_3_q1 => inp_img_3_q1,
        inp_img_4_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address0,
        inp_img_4_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce0,
        inp_img_4_q0 => inp_img_4_q0,
        inp_img_4_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address1,
        inp_img_4_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce1,
        inp_img_4_q1 => inp_img_4_q1,
        inp_img_5_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address0,
        inp_img_5_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce0,
        inp_img_5_q0 => inp_img_5_q0,
        inp_img_5_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address1,
        inp_img_5_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce1,
        inp_img_5_q1 => inp_img_5_q1,
        inp_img_6_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address0,
        inp_img_6_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce0,
        inp_img_6_q0 => inp_img_6_q0,
        inp_img_6_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address1,
        inp_img_6_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce1,
        inp_img_6_q1 => inp_img_6_q1,
        inp_img_7_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address0,
        inp_img_7_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce0,
        inp_img_7_q0 => inp_img_7_q0,
        inp_img_7_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address1,
        inp_img_7_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce1,
        inp_img_7_q1 => inp_img_7_q1,
        inp_img_8_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address0,
        inp_img_8_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce0,
        inp_img_8_q0 => inp_img_8_q0,
        inp_img_8_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address1,
        inp_img_8_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce1,
        inp_img_8_q1 => inp_img_8_q1,
        inp_img_9_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address0,
        inp_img_9_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce0,
        inp_img_9_q0 => inp_img_9_q0,
        inp_img_9_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address1,
        inp_img_9_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce1,
        inp_img_9_q1 => inp_img_9_q1,
        inp_img_10_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address0,
        inp_img_10_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce0,
        inp_img_10_q0 => inp_img_10_q0,
        inp_img_10_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address1,
        inp_img_10_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce1,
        inp_img_10_q1 => inp_img_10_q1,
        inp_img_11_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address0,
        inp_img_11_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce0,
        inp_img_11_q0 => inp_img_11_q0,
        inp_img_11_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address1,
        inp_img_11_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce1,
        inp_img_11_q1 => inp_img_11_q1,
        inp_img_12_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address0,
        inp_img_12_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce0,
        inp_img_12_q0 => inp_img_12_q0,
        inp_img_12_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address1,
        inp_img_12_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce1,
        inp_img_12_q1 => inp_img_12_q1,
        inp_img_13_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address0,
        inp_img_13_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce0,
        inp_img_13_q0 => inp_img_13_q0,
        inp_img_13_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address1,
        inp_img_13_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce1,
        inp_img_13_q1 => inp_img_13_q1,
        inp_img_14_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address0,
        inp_img_14_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce0,
        inp_img_14_q0 => inp_img_14_q0,
        inp_img_14_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address1,
        inp_img_14_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce1,
        inp_img_14_q1 => inp_img_14_q1,
        inp_img_15_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address0,
        inp_img_15_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce0,
        inp_img_15_q0 => inp_img_15_q0,
        inp_img_15_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address1,
        inp_img_15_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce1,
        inp_img_15_q1 => inp_img_15_q1,
        inp_img_16_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address0,
        inp_img_16_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce0,
        inp_img_16_q0 => inp_img_16_q0,
        inp_img_16_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address1,
        inp_img_16_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce1,
        inp_img_16_q1 => inp_img_16_q1,
        inp_img_17_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address0,
        inp_img_17_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce0,
        inp_img_17_q0 => inp_img_17_q0,
        inp_img_17_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address1,
        inp_img_17_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce1,
        inp_img_17_q1 => inp_img_17_q1,
        inp_img_18_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address0,
        inp_img_18_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce0,
        inp_img_18_q0 => inp_img_18_q0,
        inp_img_18_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address1,
        inp_img_18_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce1,
        inp_img_18_q1 => inp_img_18_q1,
        inp_img_19_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address0,
        inp_img_19_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce0,
        inp_img_19_q0 => inp_img_19_q0,
        inp_img_19_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address1,
        inp_img_19_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce1,
        inp_img_19_q1 => inp_img_19_q1,
        inp_img_20_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address0,
        inp_img_20_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce0,
        inp_img_20_q0 => inp_img_20_q0,
        inp_img_20_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address1,
        inp_img_20_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce1,
        inp_img_20_q1 => inp_img_20_q1,
        inp_img_21_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address0,
        inp_img_21_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce0,
        inp_img_21_q0 => inp_img_21_q0,
        inp_img_21_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address1,
        inp_img_21_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce1,
        inp_img_21_q1 => inp_img_21_q1,
        inp_img_22_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address0,
        inp_img_22_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce0,
        inp_img_22_q0 => inp_img_22_q0,
        inp_img_22_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address1,
        inp_img_22_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce1,
        inp_img_22_q1 => inp_img_22_q1,
        inp_img_23_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address0,
        inp_img_23_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce0,
        inp_img_23_q0 => inp_img_23_q0,
        inp_img_23_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address1,
        inp_img_23_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce1,
        inp_img_23_q1 => inp_img_23_q1,
        inp_img_24_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address0,
        inp_img_24_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce0,
        inp_img_24_q0 => inp_img_24_q0,
        inp_img_24_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address1,
        inp_img_24_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce1,
        inp_img_24_q1 => inp_img_24_q1,
        inp_img_25_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address0,
        inp_img_25_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce0,
        inp_img_25_q0 => inp_img_25_q0,
        inp_img_25_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address1,
        inp_img_25_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce1,
        inp_img_25_q1 => inp_img_25_q1,
        inp_img_26_address0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address0,
        inp_img_26_ce0 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce0,
        inp_img_26_q0 => inp_img_26_q0,
        inp_img_26_address1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address1,
        inp_img_26_ce1 => grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce1,
        inp_img_26_q1 => inp_img_26_q1,
        line_buffer_2D_16_out => grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out,
        line_buffer_2D_16_out_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out_ap_vld,
        mux_case_26_out_i => mux_case_26190_fu_212,
        mux_case_26_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o,
        mux_case_26_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o_ap_vld,
        mux_case_24_out_i => mux_case_24183_fu_208,
        mux_case_24_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o,
        mux_case_24_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o_ap_vld,
        mux_case_22_out_i => mux_case_22176_fu_204,
        mux_case_22_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o,
        mux_case_22_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o_ap_vld,
        mux_case_20_out_i => mux_case_20169_fu_200,
        mux_case_20_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o,
        mux_case_20_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o_ap_vld,
        mux_case_18_out_i => mux_case_18162_fu_196,
        mux_case_18_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o,
        mux_case_18_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o_ap_vld,
        mux_case_16_out_i => mux_case_16155_fu_192,
        mux_case_16_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o,
        mux_case_16_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o_ap_vld,
        mux_case_14_out_i => mux_case_14148_fu_188,
        mux_case_14_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o,
        mux_case_14_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o_ap_vld,
        mux_case_12_out_i => mux_case_12141_fu_184,
        mux_case_12_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o,
        mux_case_12_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o_ap_vld,
        mux_case_10_out_i => mux_case_10134_fu_180,
        mux_case_10_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o,
        mux_case_10_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o_ap_vld,
        mux_case_8_out_i => mux_case_8127_fu_176,
        mux_case_8_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o,
        mux_case_8_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o_ap_vld,
        mux_case_6_out_i => mux_case_6120_fu_172,
        mux_case_6_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o,
        mux_case_6_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o_ap_vld,
        mux_case_4_out_i => mux_case_4113_fu_168,
        mux_case_4_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o,
        mux_case_4_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o_ap_vld,
        line_buffer_2D_18_out => grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out,
        line_buffer_2D_18_out_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out_ap_vld,
        mux_case_25_out_i => mux_case_2599_fu_160,
        mux_case_25_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o,
        mux_case_25_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o_ap_vld,
        mux_case_23_out_i => mux_case_2392_fu_156,
        mux_case_23_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o,
        mux_case_23_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o_ap_vld,
        mux_case_21_out_i => mux_case_2185_fu_152,
        mux_case_21_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o,
        mux_case_21_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o_ap_vld,
        mux_case_19_out_i => mux_case_1978_fu_148,
        mux_case_19_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o,
        mux_case_19_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o_ap_vld,
        mux_case_17_out_i => mux_case_1771_fu_144,
        mux_case_17_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o,
        mux_case_17_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o_ap_vld,
        mux_case_15_out_i => mux_case_1564_fu_140,
        mux_case_15_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o,
        mux_case_15_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o_ap_vld,
        mux_case_13_out_i => mux_case_1357_fu_136,
        mux_case_13_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o,
        mux_case_13_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o_ap_vld,
        mux_case_11_out_i => mux_case_1150_fu_132,
        mux_case_11_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o,
        mux_case_11_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o_ap_vld,
        mux_case_9_out_i => mux_case_943_fu_128,
        mux_case_9_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o,
        mux_case_9_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o_ap_vld,
        mux_case_7_out_i => mux_case_736_fu_124,
        mux_case_7_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o,
        mux_case_7_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o_ap_vld,
        mux_case_5_out_i => mux_case_529_fu_120,
        mux_case_5_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o,
        mux_case_5_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o_ap_vld,
        mux_case_3_out_i => mux_case_322_fu_116,
        mux_case_3_out_o => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o,
        mux_case_3_out_o_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o_ap_vld,
        line_buffer_2D_17_out => grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out,
        line_buffer_2D_17_out_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out_ap_vld,
        p_out => grp_pool2_Pipeline_L5_L6_fu_795_p_out,
        p_out_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_p_out_ap_vld,
        p_out1 => grp_pool2_Pipeline_L5_L6_fu_795_p_out1,
        p_out1_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_p_out1_ap_vld,
        p_out2 => grp_pool2_Pipeline_L5_L6_fu_795_p_out2,
        p_out2_ap_vld => grp_pool2_Pipeline_L5_L6_fu_795_p_out2_ap_vld,
        grp_fu_2086_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din0,
        grp_fu_2086_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din1,
        grp_fu_2086_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_opcode,
        grp_fu_2086_p_dout0 => grp_fu_999_p_dout0,
        grp_fu_2086_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_ce,
        grp_fu_2090_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din0,
        grp_fu_2090_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din1,
        grp_fu_2090_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_opcode,
        grp_fu_2090_p_dout0 => grp_fu_3615_p_dout0,
        grp_fu_2090_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_ce,
        grp_fu_2094_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din0,
        grp_fu_2094_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din1,
        grp_fu_2094_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_opcode,
        grp_fu_2094_p_dout0 => grp_fu_3619_p_dout0,
        grp_fu_2094_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_ce,
        grp_fu_2098_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din0,
        grp_fu_2098_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din1,
        grp_fu_2098_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_opcode,
        grp_fu_2098_p_dout0 => grp_fu_3623_p_dout0,
        grp_fu_2098_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_ce,
        grp_fu_2102_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din0,
        grp_fu_2102_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din1,
        grp_fu_2102_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_opcode,
        grp_fu_2102_p_dout0 => grp_fu_3627_p_dout0,
        grp_fu_2102_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_ce,
        grp_fu_2106_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din0,
        grp_fu_2106_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din1,
        grp_fu_2106_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_opcode,
        grp_fu_2106_p_dout0 => grp_fu_3631_p_dout0,
        grp_fu_2106_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_ce,
        grp_fu_2110_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din0,
        grp_fu_2110_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din1,
        grp_fu_2110_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_opcode,
        grp_fu_2110_p_dout0 => grp_fu_3635_p_dout0,
        grp_fu_2110_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_ce,
        grp_fu_2114_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din0,
        grp_fu_2114_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din1,
        grp_fu_2114_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_opcode,
        grp_fu_2114_p_dout0 => grp_fu_3639_p_dout0,
        grp_fu_2114_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_ce,
        grp_fu_2118_p_din0 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din0,
        grp_fu_2118_p_din1 => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din1,
        grp_fu_2118_p_opcode => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_opcode,
        grp_fu_2118_p_dout0 => grp_fu_3643_p_dout0,
        grp_fu_2118_p_ce => grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pool2_Pipeline_L4_fu_683_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pool2_Pipeline_L4_fu_683_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_pool2_Pipeline_L4_fu_683_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pool2_Pipeline_L4_fu_683_ap_ready = ap_const_logic_1)) then 
                    grp_pool2_Pipeline_L4_fu_683_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pool2_Pipeline_L5_L6_fu_795_ap_ready = ap_const_logic_1)) then 
                    grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                c_fu_108 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln51_fu_958_p2 = ap_const_lv1_0))) then 
                c_fu_108 <= add_ln51_fu_964_p2;
            end if; 
        end if;
    end process;

    indvars_iv59_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvars_iv59_fu_220 <= ap_const_lv13_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                indvars_iv59_fu_220 <= add_ln51_2_fu_1245_p2;
            end if; 
        end if;
    end process;

    phi_mul13_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul13_fu_88 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln51_fu_958_p2 = ap_const_lv1_0))) then 
                phi_mul13_fu_88 <= add_ln51_3_fu_946_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_fu_92 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln51_fu_958_p2 = ap_const_lv1_0))) then 
                phi_mul_fu_92 <= add_ln51_4_fu_952_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_p_out1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                empty_96_fu_100 <= grp_pool2_Pipeline_L5_L6_fu_795_p_out1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_p_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                empty_97_fu_104 <= grp_pool2_Pipeline_L5_L6_fu_795_p_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                empty_98_fu_216 <= grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_p_out2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                empty_fu_96 <= grp_pool2_Pipeline_L5_L6_fu_795_p_out2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                indvars_iv59_load_reg_2000 <= indvars_iv59_fu_220;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                inp_img_0_load_reg_1850 <= inp_img_0_q0;
                inp_img_10_load_reg_1900 <= inp_img_10_q0;
                inp_img_11_load_reg_1905 <= inp_img_11_q0;
                inp_img_12_load_reg_1910 <= inp_img_12_q0;
                inp_img_13_load_reg_1915 <= inp_img_13_q0;
                inp_img_14_load_reg_1920 <= inp_img_14_q0;
                inp_img_15_load_reg_1925 <= inp_img_15_q0;
                inp_img_16_load_reg_1930 <= inp_img_16_q0;
                inp_img_17_load_reg_1935 <= inp_img_17_q0;
                inp_img_18_load_reg_1940 <= inp_img_18_q0;
                inp_img_19_load_reg_1945 <= inp_img_19_q0;
                inp_img_1_load_reg_1855 <= inp_img_1_q0;
                inp_img_20_load_reg_1950 <= inp_img_20_q0;
                inp_img_21_load_reg_1955 <= inp_img_21_q0;
                inp_img_22_load_reg_1960 <= inp_img_22_q0;
                inp_img_23_load_reg_1965 <= inp_img_23_q0;
                inp_img_24_load_reg_1970 <= inp_img_24_q0;
                inp_img_25_load_reg_1975 <= inp_img_25_q0;
                inp_img_26_load_reg_1980 <= inp_img_26_q0;
                inp_img_2_load_reg_1860 <= inp_img_2_q0;
                inp_img_3_load_reg_1865 <= inp_img_3_q0;
                inp_img_4_load_reg_1870 <= inp_img_4_q0;
                inp_img_5_load_reg_1875 <= inp_img_5_q0;
                inp_img_6_load_reg_1880 <= inp_img_6_q0;
                inp_img_7_load_reg_1885 <= inp_img_7_q0;
                inp_img_8_load_reg_1890 <= inp_img_8_q0;
                inp_img_9_load_reg_1895 <= inp_img_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_10134_fu_180 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_1150_fu_132 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_115_fu_112 <= grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_12141_fu_184 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_1357_fu_136 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_14148_fu_188 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_1564_fu_140 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_16155_fu_192 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_1771_fu_144 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_18162_fu_196 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_1978_fu_148 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_20169_fu_200 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_2106_fu_164 <= grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_2185_fu_152 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_22176_fu_204 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_2392_fu_156 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_24183_fu_208 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_2599_fu_160 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_26190_fu_212 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_322_fu_116 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_4113_fu_168 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_529_fu_120 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_6120_fu_172 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_736_fu_124 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_8127_fu_176 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                mux_case_943_fu_128 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                p_load22_reg_1995 <= empty_97_fu_104;
                p_load23_reg_1990 <= empty_96_fu_100;
                p_load24_reg_1985 <= empty_fu_96;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                phi_mul_load_reg_1626 <= phi_mul_fu_92;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, grp_pool2_Pipeline_L4_fu_683_ap_done, grp_pool2_Pipeline_L5_L6_fu_795_ap_done, ap_CS_fsm_state6, icmp_ln51_fu_958_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln51_fu_958_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_pool2_Pipeline_L4_fu_683_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_pool2_Pipeline_L5_L6_fu_795_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln51_2_fu_1245_p2 <= std_logic_vector(unsigned(indvars_iv59_fu_220) + unsigned(ap_const_lv13_1B));
    add_ln51_3_fu_946_p2 <= std_logic_vector(unsigned(phi_mul13_fu_88) + unsigned(ap_const_lv13_1B));
    add_ln51_4_fu_952_p2 <= std_logic_vector(unsigned(phi_mul_fu_92) + unsigned(ap_const_lv16_A9));
    add_ln51_fu_964_p2 <= std_logic_vector(unsigned(c_fu_108) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_pool2_Pipeline_L4_fu_683_ap_done)
    begin
        if ((grp_pool2_Pipeline_L4_fu_683_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_ap_done)
    begin
        if ((grp_pool2_Pipeline_L5_L6_fu_795_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln51_fu_958_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln51_fu_958_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_958_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln51_fu_958_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2086_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2086_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_ce;
        else 
            grp_fu_2086_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2090_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2090_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_ce;
        else 
            grp_fu_2090_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2094_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2094_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_ce;
        else 
            grp_fu_2094_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2098_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2098_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_ce;
        else 
            grp_fu_2098_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2102_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2102_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_ce;
        else 
            grp_fu_2102_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2106_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2106_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_ce;
        else 
            grp_fu_2106_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2110_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2110_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_ce;
        else 
            grp_fu_2110_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2114_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2114_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_ce;
        else 
            grp_fu_2114_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2118_ce_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2118_ce <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_ce;
        else 
            grp_fu_2118_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_3615_p_ce <= grp_fu_2090_ce;
    grp_fu_3615_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din0;
    grp_fu_3615_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din1;
    grp_fu_3615_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_opcode;
    grp_fu_3619_p_ce <= grp_fu_2094_ce;
    grp_fu_3619_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din0;
    grp_fu_3619_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din1;
    grp_fu_3619_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_opcode;
    grp_fu_3623_p_ce <= grp_fu_2098_ce;
    grp_fu_3623_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din0;
    grp_fu_3623_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din1;
    grp_fu_3623_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_opcode;
    grp_fu_3627_p_ce <= grp_fu_2102_ce;
    grp_fu_3627_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din0;
    grp_fu_3627_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din1;
    grp_fu_3627_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_opcode;
    grp_fu_3631_p_ce <= grp_fu_2106_ce;
    grp_fu_3631_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din0;
    grp_fu_3631_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din1;
    grp_fu_3631_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_opcode;
    grp_fu_3635_p_ce <= grp_fu_2110_ce;
    grp_fu_3635_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din0;
    grp_fu_3635_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din1;
    grp_fu_3635_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_opcode;
    grp_fu_3639_p_ce <= grp_fu_2114_ce;
    grp_fu_3639_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din0;
    grp_fu_3639_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din1;
    grp_fu_3639_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_opcode;
    grp_fu_3643_p_ce <= grp_fu_2118_ce;
    grp_fu_3643_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din0;
    grp_fu_3643_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din1;
    grp_fu_3643_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_opcode;
    grp_fu_999_p_ce <= grp_fu_2086_ce;
    grp_fu_999_p_din0 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din0;
    grp_fu_999_p_din1 <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din1;
    grp_fu_999_p_opcode <= grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_opcode;
    grp_pool2_Pipeline_L4_fu_683_ap_start <= grp_pool2_Pipeline_L4_fu_683_ap_start_reg;
    grp_pool2_Pipeline_L5_L6_fu_795_ap_start <= grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg;
    icmp_ln51_fu_958_p2 <= "1" when (c_fu_108 = ap_const_lv9_100) else "0";

    inp_img_0_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_0_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address0;
        else 
            inp_img_0_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_0_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address1;

    inp_img_0_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce0, ap_CS_fsm_state6, inp_img_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_0_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce0;
        else 
            inp_img_0_ce0 <= inp_img_0_ce0_local;
        end if; 
    end process;


    inp_img_0_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_0_ce0_local <= ap_const_logic_1;
        else 
            inp_img_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_0_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_0_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce1;
        else 
            inp_img_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_10_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_10_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address0;
        else 
            inp_img_10_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_10_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address1;

    inp_img_10_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce0, ap_CS_fsm_state6, inp_img_10_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_10_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce0;
        else 
            inp_img_10_ce0 <= inp_img_10_ce0_local;
        end if; 
    end process;


    inp_img_10_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_10_ce0_local <= ap_const_logic_1;
        else 
            inp_img_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_10_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_10_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce1;
        else 
            inp_img_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_11_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_11_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address0;
        else 
            inp_img_11_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_11_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address1;

    inp_img_11_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce0, ap_CS_fsm_state6, inp_img_11_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_11_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce0;
        else 
            inp_img_11_ce0 <= inp_img_11_ce0_local;
        end if; 
    end process;


    inp_img_11_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_11_ce0_local <= ap_const_logic_1;
        else 
            inp_img_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_11_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_11_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce1;
        else 
            inp_img_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_12_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_12_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address0;
        else 
            inp_img_12_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_12_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address1;

    inp_img_12_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce0, ap_CS_fsm_state6, inp_img_12_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_12_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce0;
        else 
            inp_img_12_ce0 <= inp_img_12_ce0_local;
        end if; 
    end process;


    inp_img_12_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_12_ce0_local <= ap_const_logic_1;
        else 
            inp_img_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_12_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_12_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce1;
        else 
            inp_img_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_13_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_13_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address0;
        else 
            inp_img_13_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_13_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address1;

    inp_img_13_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce0, ap_CS_fsm_state6, inp_img_13_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_13_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce0;
        else 
            inp_img_13_ce0 <= inp_img_13_ce0_local;
        end if; 
    end process;


    inp_img_13_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_13_ce0_local <= ap_const_logic_1;
        else 
            inp_img_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_13_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_13_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce1;
        else 
            inp_img_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_14_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_14_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address0;
        else 
            inp_img_14_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_14_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address1;

    inp_img_14_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce0, ap_CS_fsm_state6, inp_img_14_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_14_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce0;
        else 
            inp_img_14_ce0 <= inp_img_14_ce0_local;
        end if; 
    end process;


    inp_img_14_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_14_ce0_local <= ap_const_logic_1;
        else 
            inp_img_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_14_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_14_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce1;
        else 
            inp_img_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_15_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_15_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address0;
        else 
            inp_img_15_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_15_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address1;

    inp_img_15_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce0, ap_CS_fsm_state6, inp_img_15_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_15_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce0;
        else 
            inp_img_15_ce0 <= inp_img_15_ce0_local;
        end if; 
    end process;


    inp_img_15_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_15_ce0_local <= ap_const_logic_1;
        else 
            inp_img_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_15_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_15_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce1;
        else 
            inp_img_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_16_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_16_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address0;
        else 
            inp_img_16_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_16_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address1;

    inp_img_16_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce0, ap_CS_fsm_state6, inp_img_16_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_16_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce0;
        else 
            inp_img_16_ce0 <= inp_img_16_ce0_local;
        end if; 
    end process;


    inp_img_16_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_16_ce0_local <= ap_const_logic_1;
        else 
            inp_img_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_16_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_16_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce1;
        else 
            inp_img_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_17_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_17_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address0;
        else 
            inp_img_17_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_17_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address1;

    inp_img_17_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce0, ap_CS_fsm_state6, inp_img_17_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_17_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce0;
        else 
            inp_img_17_ce0 <= inp_img_17_ce0_local;
        end if; 
    end process;


    inp_img_17_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_17_ce0_local <= ap_const_logic_1;
        else 
            inp_img_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_17_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_17_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce1;
        else 
            inp_img_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_18_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_18_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address0;
        else 
            inp_img_18_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_18_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address1;

    inp_img_18_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce0, ap_CS_fsm_state6, inp_img_18_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_18_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce0;
        else 
            inp_img_18_ce0 <= inp_img_18_ce0_local;
        end if; 
    end process;


    inp_img_18_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_18_ce0_local <= ap_const_logic_1;
        else 
            inp_img_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_18_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_18_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce1;
        else 
            inp_img_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_19_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_19_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address0;
        else 
            inp_img_19_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_19_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address1;

    inp_img_19_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce0, ap_CS_fsm_state6, inp_img_19_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_19_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce0;
        else 
            inp_img_19_ce0 <= inp_img_19_ce0_local;
        end if; 
    end process;


    inp_img_19_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_19_ce0_local <= ap_const_logic_1;
        else 
            inp_img_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_19_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_19_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce1;
        else 
            inp_img_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_1_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address0;
        else 
            inp_img_1_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_1_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address1;

    inp_img_1_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce0, ap_CS_fsm_state6, inp_img_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_1_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce0;
        else 
            inp_img_1_ce0 <= inp_img_1_ce0_local;
        end if; 
    end process;


    inp_img_1_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_1_ce0_local <= ap_const_logic_1;
        else 
            inp_img_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_1_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce1;
        else 
            inp_img_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_20_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_20_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address0;
        else 
            inp_img_20_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_20_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address1;

    inp_img_20_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce0, ap_CS_fsm_state6, inp_img_20_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_20_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce0;
        else 
            inp_img_20_ce0 <= inp_img_20_ce0_local;
        end if; 
    end process;


    inp_img_20_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_20_ce0_local <= ap_const_logic_1;
        else 
            inp_img_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_20_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_20_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce1;
        else 
            inp_img_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_21_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_21_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address0;
        else 
            inp_img_21_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_21_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address1;

    inp_img_21_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce0, ap_CS_fsm_state6, inp_img_21_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_21_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce0;
        else 
            inp_img_21_ce0 <= inp_img_21_ce0_local;
        end if; 
    end process;


    inp_img_21_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_21_ce0_local <= ap_const_logic_1;
        else 
            inp_img_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_21_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_21_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce1;
        else 
            inp_img_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_22_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_22_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address0;
        else 
            inp_img_22_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_22_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address1;

    inp_img_22_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce0, ap_CS_fsm_state6, inp_img_22_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_22_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce0;
        else 
            inp_img_22_ce0 <= inp_img_22_ce0_local;
        end if; 
    end process;


    inp_img_22_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_22_ce0_local <= ap_const_logic_1;
        else 
            inp_img_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_22_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_22_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce1;
        else 
            inp_img_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_23_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_23_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address0;
        else 
            inp_img_23_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_23_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address1;

    inp_img_23_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce0, ap_CS_fsm_state6, inp_img_23_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_23_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce0;
        else 
            inp_img_23_ce0 <= inp_img_23_ce0_local;
        end if; 
    end process;


    inp_img_23_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_23_ce0_local <= ap_const_logic_1;
        else 
            inp_img_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_23_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_23_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce1;
        else 
            inp_img_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_24_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_24_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address0;
        else 
            inp_img_24_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_24_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address1;

    inp_img_24_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce0, ap_CS_fsm_state6, inp_img_24_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_24_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce0;
        else 
            inp_img_24_ce0 <= inp_img_24_ce0_local;
        end if; 
    end process;


    inp_img_24_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_24_ce0_local <= ap_const_logic_1;
        else 
            inp_img_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_24_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_24_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce1;
        else 
            inp_img_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_25_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_25_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address0;
        else 
            inp_img_25_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_25_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address1;

    inp_img_25_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce0, ap_CS_fsm_state6, inp_img_25_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_25_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce0;
        else 
            inp_img_25_ce0 <= inp_img_25_ce0_local;
        end if; 
    end process;


    inp_img_25_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_25_ce0_local <= ap_const_logic_1;
        else 
            inp_img_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_25_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_25_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce1;
        else 
            inp_img_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_26_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_26_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address0;
        else 
            inp_img_26_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_26_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address1;

    inp_img_26_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce0, ap_CS_fsm_state6, inp_img_26_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_26_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce0;
        else 
            inp_img_26_ce0 <= inp_img_26_ce0_local;
        end if; 
    end process;


    inp_img_26_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_26_ce0_local <= ap_const_logic_1;
        else 
            inp_img_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_26_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_26_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce1;
        else 
            inp_img_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_2_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address0;
        else 
            inp_img_2_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_2_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address1;

    inp_img_2_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce0, ap_CS_fsm_state6, inp_img_2_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_2_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce0;
        else 
            inp_img_2_ce0 <= inp_img_2_ce0_local;
        end if; 
    end process;


    inp_img_2_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_2_ce0_local <= ap_const_logic_1;
        else 
            inp_img_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_2_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce1;
        else 
            inp_img_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_3_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_3_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address0;
        else 
            inp_img_3_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_3_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address1;

    inp_img_3_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce0, ap_CS_fsm_state6, inp_img_3_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_3_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce0;
        else 
            inp_img_3_ce0 <= inp_img_3_ce0_local;
        end if; 
    end process;


    inp_img_3_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_3_ce0_local <= ap_const_logic_1;
        else 
            inp_img_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_3_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_3_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce1;
        else 
            inp_img_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_4_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_4_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address0;
        else 
            inp_img_4_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_4_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address1;

    inp_img_4_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce0, ap_CS_fsm_state6, inp_img_4_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_4_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce0;
        else 
            inp_img_4_ce0 <= inp_img_4_ce0_local;
        end if; 
    end process;


    inp_img_4_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_4_ce0_local <= ap_const_logic_1;
        else 
            inp_img_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_4_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_4_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce1;
        else 
            inp_img_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_5_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_5_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address0;
        else 
            inp_img_5_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_5_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address1;

    inp_img_5_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce0, ap_CS_fsm_state6, inp_img_5_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_5_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce0;
        else 
            inp_img_5_ce0 <= inp_img_5_ce0_local;
        end if; 
    end process;


    inp_img_5_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_5_ce0_local <= ap_const_logic_1;
        else 
            inp_img_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_5_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_5_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce1;
        else 
            inp_img_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_6_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_6_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address0;
        else 
            inp_img_6_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_6_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address1;

    inp_img_6_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce0, ap_CS_fsm_state6, inp_img_6_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_6_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce0;
        else 
            inp_img_6_ce0 <= inp_img_6_ce0_local;
        end if; 
    end process;


    inp_img_6_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_6_ce0_local <= ap_const_logic_1;
        else 
            inp_img_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_6_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_6_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce1;
        else 
            inp_img_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_7_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_7_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address0;
        else 
            inp_img_7_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_7_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address1;

    inp_img_7_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce0, ap_CS_fsm_state6, inp_img_7_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_7_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce0;
        else 
            inp_img_7_ce0 <= inp_img_7_ce0_local;
        end if; 
    end process;


    inp_img_7_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_7_ce0_local <= ap_const_logic_1;
        else 
            inp_img_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_7_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_7_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce1;
        else 
            inp_img_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_8_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_8_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address0;
        else 
            inp_img_8_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_8_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address1;

    inp_img_8_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce0, ap_CS_fsm_state6, inp_img_8_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_8_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce0;
        else 
            inp_img_8_ce0 <= inp_img_8_ce0_local;
        end if; 
    end process;


    inp_img_8_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_8_ce0_local <= ap_const_logic_1;
        else 
            inp_img_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_8_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_8_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce1;
        else 
            inp_img_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_9_address0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address0, ap_CS_fsm_state6, p_udiv2_cast_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_9_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address0;
        else 
            inp_img_9_address0 <= p_udiv2_cast_fu_970_p1(13 - 1 downto 0);
        end if; 
    end process;

    inp_img_9_address1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address1;

    inp_img_9_ce0_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce0, ap_CS_fsm_state6, inp_img_9_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_9_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce0;
        else 
            inp_img_9_ce0 <= inp_img_9_ce0_local;
        end if; 
    end process;


    inp_img_9_ce0_local_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inp_img_9_ce0_local <= ap_const_logic_1;
        else 
            inp_img_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_9_ce1_assign_proc : process(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inp_img_9_ce1 <= grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce1;
        else 
            inp_img_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    out_img_address0 <= grp_pool2_Pipeline_L5_L6_fu_795_out_img_address0;
    out_img_ce0 <= grp_pool2_Pipeline_L5_L6_fu_795_out_img_ce0;
    out_img_d0 <= grp_pool2_Pipeline_L5_L6_fu_795_out_img_d0;
    out_img_we0 <= grp_pool2_Pipeline_L5_L6_fu_795_out_img_we0;
    p_udiv2_cast_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul13_fu_88),64));
end behav;
