

================================================================
== Vivado HLS Report for 'subconv_1x1_4'
================================================================
* Date:           Tue Dec 11 23:53:05 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1638337|  1638337|  1638337|  1638337|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1638336|  1638336|     17066|          -|          -|    96|    no    |
        | + Loop 1.1          |    17064|    17064|      4266|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |     4264|     4264|      1066|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1  |     1056|     1056|        11|          -|          -|    96|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     332|    211|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     307|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1053|   1334|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U87  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U89  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U88  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |ci_3_fu_288_p2       |     +    |      0|  26|  12|           7|           1|
    |co_9_fu_174_p2       |     +    |      0|  26|  12|           7|           1|
    |h_9_fu_233_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_110_fu_243_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_111_fu_272_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_113_fu_310_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_114_fu_323_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_115_fu_333_p2    |     +    |      0|  50|  20|          15|          15|
    |w_9_fu_262_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_108_fu_209_p2    |     -    |      0|  50|  20|          15|          15|
    |tmp_15_fu_378_p2     |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_256_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond2_fu_227_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond3_fu_168_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_282_p2   |   icmp   |      0|   0|   4|           7|           7|
    |notlhs_fu_360_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_366_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_13_fu_372_p2     |    or    |      0|   0|   2|           1|           1|
    |output_r_d0          |  select  |      0|   0|  32|           1|          32|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 332| 211|         148|         137|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_143     |    9|          2|    7|         14|
    |co_reg_98      |    9|          2|    7|         14|
    |grp_fu_154_p1  |   15|          3|   32|         96|
    |h_reg_109      |    9|          2|    3|          6|
    |sum_reg_131    |    9|          2|   32|         64|
    |w_reg_120      |    9|          2|    3|          6|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   85|        224|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  23|   0|   23|          0|
    |bias_addr_reg_409     |   7|   0|    7|          0|
    |bias_load_reg_488     |  32|   0|   32|          0|
    |ci_3_reg_453          |   7|   0|    7|          0|
    |ci_reg_143            |   7|   0|    7|          0|
    |co_9_reg_394          |   7|   0|    7|          0|
    |co_reg_98             |   7|   0|    7|          0|
    |h_9_reg_417           |   3|   0|    3|          0|
    |h_reg_109             |   3|   0|    3|          0|
    |input_load_reg_473    |  32|   0|   32|          0|
    |output_addr_reg_445   |  11|   0|   11|          0|
    |result_reg_493        |  32|   0|   32|          0|
    |sum_reg_131           |  32|   0|   32|          0|
    |tmp_108_reg_399       |  10|   0|   15|          5|
    |tmp_14_reg_500        |   1|   0|    1|          0|
    |tmp_158_cast_reg_404  |   7|   0|   10|          3|
    |tmp_161_cast_reg_427  |  10|   0|   12|          2|
    |tmp_85_cast_reg_440   |   3|   0|   12|          9|
    |tmp_87_reg_478        |  32|   0|   32|          0|
    |tmp_cast_reg_422      |   3|   0|   10|          7|
    |w_9_reg_435           |   3|   0|    3|          0|
    |w_reg_120             |   3|   0|    3|          0|
    |weight_load_reg_468   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 307|   0|  333|         26|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_1x1_4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_1x1_4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_1x1_4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_1x1_4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_1x1_4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_1x1_4 | return value |
|input_r_address0   | out |   11|  ap_memory |    input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r    |     array    |
|weight_address0    | out |   14|  ap_memory |     weight    |     array    |
|weight_ce0         | out |    1|  ap_memory |     weight    |     array    |
|weight_q0          |  in |   32|  ap_memory |     weight    |     array    |
|bias_address0      | out |    7|  ap_memory |      bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |      bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |      bias     |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

