// Seed: 1567482790
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  assign id_3 = 1;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2 (
    input  supply1 id_0,
    input  supply0 id_1,
    input  supply0 id_2,
    output supply1 id_3
);
endmodule
module module_3 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5
);
  wire id_7;
  xor (id_0, id_3, id_4, id_7);
  module_2(
      id_3, id_2, id_4, id_0
  );
endmodule
