 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:41:57 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32lvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db)
    saed32rvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)

Number of ports:                          199
Number of nets:                          1849
Number of cells:                         1597
Number of combinational cells:           1398
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        211
Number of references:                      52

Combinational area:               3048.203133
Buf/Inv area:                      278.541826
Noncombinational area:            1290.543273
Macro/Black Box area:                0.000000
Net Interconnect area:            1061.798167

Total cell area:                  4338.746406
Total area:                       5400.544573
1
