// Seed: 3589650447
module module_0 (
    output tri id_0,
    output wire id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    output wor id_5,
    output tri1 id_6,
    input tri0 id_7,
    output wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wire id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply1 id_16
);
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3
    , id_9,
    output supply1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wand id_7
);
  wire id_10;
  module_0(
      id_6,
      id_5,
      id_1,
      id_1,
      id_4,
      id_5,
      id_6,
      id_1,
      id_5,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_7
  );
  assign id_4 = 1;
  specify
    (negedge id_11 => (id_12  : 1)) = (1, id_12);
    (posedge id_13 => (id_14 +: id_2)) = (1, id_0);
  endspecify
endmodule
