{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 18:36:41 2007 " "Info: Processing started: Tue Apr 10 18:36:41 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SAMul1 -c SAMul1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAMul1 -c SAMul1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "en " "Info: Assuming node \"en\" is an undefined clock" {  } { { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "en register acc\[10\] register acc\[44\] 9.04 MHz 110.655 ns Internal " "Info: Clock \"en\" has Internal fmax of 9.04 MHz between source register \"acc\[10\]\" and destination register \"acc\[44\]\" (period= 110.655 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "110.341 ns + Longest register register " "Info: + Longest register to register delay is 110.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc\[10\] 1 REG LC_X20_Y14_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y14_N0; Fanout = 5; REG Node = 'acc\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc[10] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.408 ns) + CELL(0.564 ns) 3.972 ns Add0~708 2 COMB LC_X13_Y11_N2 2 " "Info: 2: + IC(3.408 ns) + CELL(0.564 ns) = 3.972 ns; Loc. = LC_X13_Y11_N2; Fanout = 2; COMB Node = 'Add0~708'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { acc[10] Add0~708 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 4.050 ns Add0~710 3 COMB LC_X13_Y11_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 4.050 ns; Loc. = LC_X13_Y11_N3; Fanout = 2; COMB Node = 'Add0~710'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add0~708 Add0~710 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 4.228 ns Add0~712 4 COMB LC_X13_Y11_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 4.228 ns; Loc. = LC_X13_Y11_N4; Fanout = 6; COMB Node = 'Add0~712'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~710 Add0~712 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.849 ns Add0~719 5 COMB LC_X13_Y11_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.621 ns) = 4.849 ns; Loc. = LC_X13_Y11_N8; Fanout = 1; COMB Node = 'Add0~719'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~712 Add0~719 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.114 ns) 6.225 ns acc~5899 6 COMB LC_X13_Y7_N7 4 " "Info: 6: + IC(1.262 ns) + CELL(0.114 ns) = 6.225 ns; Loc. = LC_X13_Y7_N7; Fanout = 4; COMB Node = 'acc~5899'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { Add0~719 acc~5899 } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.432 ns) 8.205 ns Add1~3215COUT1 7 COMB LC_X8_Y11_N8 2 " "Info: 7: + IC(1.548 ns) + CELL(0.432 ns) = 8.205 ns; Loc. = LC_X8_Y11_N8; Fanout = 2; COMB Node = 'Add1~3215COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { acc~5899 Add1~3215COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 8.813 ns Add1~3217 8 COMB LC_X8_Y11_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.608 ns) = 8.813 ns; Loc. = LC_X8_Y11_N9; Fanout = 1; COMB Node = 'Add1~3217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add1~3215COUT1 Add1~3217 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.292 ns) 10.594 ns Add1~3219 9 COMB LC_X16_Y11_N7 4 " "Info: 9: + IC(1.489 ns) + CELL(0.292 ns) = 10.594 ns; Loc. = LC_X16_Y11_N7; Fanout = 4; COMB Node = 'Add1~3219'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { Add1~3217 Add1~3219 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.575 ns) 12.709 ns Add2~3793COUT1 10 COMB LC_X10_Y11_N8 2 " "Info: 10: + IC(1.540 ns) + CELL(0.575 ns) = 12.709 ns; Loc. = LC_X10_Y11_N8; Fanout = 2; COMB Node = 'Add2~3793COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { Add1~3219 Add2~3793COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.317 ns Add2~3795 11 COMB LC_X10_Y11_N9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.608 ns) = 13.317 ns; Loc. = LC_X10_Y11_N9; Fanout = 1; COMB Node = 'Add2~3795'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add2~3793COUT1 Add2~3795 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.292 ns) 15.192 ns Add2~3797 12 COMB LC_X12_Y13_N3 3 " "Info: 12: + IC(1.583 ns) + CELL(0.292 ns) = 15.192 ns; Loc. = LC_X12_Y13_N3; Fanout = 3; COMB Node = 'Add2~3797'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { Add2~3795 Add2~3797 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.692 ns) 17.567 ns Add3~4340 13 COMB LC_X11_Y8_N9 6 " "Info: 13: + IC(1.683 ns) + CELL(0.692 ns) = 17.567 ns; Loc. = LC_X11_Y8_N9; Fanout = 6; COMB Node = 'Add3~4340'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { Add2~3797 Add3~4340 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 18.246 ns Add3~4342 14 COMB LC_X11_Y7_N0 1 " "Info: 14: + IC(0.000 ns) + CELL(0.679 ns) = 18.246 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'Add3~4342'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add3~4340 Add3~4342 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.114 ns) 19.563 ns Add3~4344 15 COMB LC_X12_Y10_N9 3 " "Info: 15: + IC(1.203 ns) + CELL(0.114 ns) = 19.563 ns; Loc. = LC_X12_Y10_N9; Fanout = 3; COMB Node = 'Add3~4344'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { Add3~4342 Add3~4344 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.692 ns) 21.489 ns Add4~4856 16 COMB LC_X12_Y8_N9 6 " "Info: 16: + IC(1.234 ns) + CELL(0.692 ns) = 21.489 ns; Loc. = LC_X12_Y8_N9; Fanout = 6; COMB Node = 'Add4~4856'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { Add3~4344 Add4~4856 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 22.168 ns Add4~4864 17 COMB LC_X12_Y7_N2 1 " "Info: 17: + IC(0.000 ns) + CELL(0.679 ns) = 22.168 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; COMB Node = 'Add4~4864'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add4~4856 Add4~4864 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.114 ns) 24.644 ns Add4~4866 18 COMB LC_X22_Y10_N8 4 " "Info: 18: + IC(2.362 ns) + CELL(0.114 ns) = 24.644 ns; Loc. = LC_X22_Y10_N8; Fanout = 4; COMB Node = 'Add4~4866'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Add4~4864 Add4~4866 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.432 ns) 26.637 ns Add5~5347COUT1 19 COMB LC_X14_Y10_N2 2 " "Info: 19: + IC(1.561 ns) + CELL(0.432 ns) = 26.637 ns; Loc. = LC_X14_Y10_N2; Fanout = 2; COMB Node = 'Add5~5347COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { Add4~4866 Add5~5347COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 27.245 ns Add5~5349 20 COMB LC_X14_Y10_N3 1 " "Info: 20: + IC(0.000 ns) + CELL(0.608 ns) = 27.245 ns; Loc. = LC_X14_Y10_N3; Fanout = 1; COMB Node = 'Add5~5349'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add5~5347COUT1 Add5~5349 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.114 ns) 29.467 ns Add5~5351 21 COMB LC_X19_Y13_N6 4 " "Info: 21: + IC(2.108 ns) + CELL(0.114 ns) = 29.467 ns; Loc. = LC_X19_Y13_N6; Fanout = 4; COMB Node = 'Add5~5351'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { Add5~5349 Add5~5351 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.442 ns) 31.615 ns Add6~5800 22 COMB LC_X15_Y10_N7 1 " "Info: 22: + IC(1.706 ns) + CELL(0.442 ns) = 31.615 ns; Loc. = LC_X15_Y10_N7; Fanout = 1; COMB Node = 'Add6~5800'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { Add5~5351 Add6~5800 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.292 ns) 33.635 ns Add6~5802 23 COMB LC_X19_Y13_N7 4 " "Info: 23: + IC(1.728 ns) + CELL(0.292 ns) = 33.635 ns; Loc. = LC_X19_Y13_N7; Fanout = 4; COMB Node = 'Add6~5802'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Add6~5800 Add6~5802 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.575 ns) 36.358 ns Add7~6221COUT1 24 COMB LC_X16_Y8_N7 2 " "Info: 24: + IC(2.148 ns) + CELL(0.575 ns) = 36.358 ns; Loc. = LC_X16_Y8_N7; Fanout = 2; COMB Node = 'Add7~6221COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { Add6~5802 Add7~6221COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.438 ns Add7~6224COUT1 25 COMB LC_X16_Y8_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 36.438 ns; Loc. = LC_X16_Y8_N8; Fanout = 2; COMB Node = 'Add7~6224COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add7~6221COUT1 Add7~6224COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 37.046 ns Add7~6226 26 COMB LC_X16_Y8_N9 1 " "Info: 26: + IC(0.000 ns) + CELL(0.608 ns) = 37.046 ns; Loc. = LC_X16_Y8_N9; Fanout = 1; COMB Node = 'Add7~6226'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add7~6224COUT1 Add7~6226 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.292 ns) 39.684 ns Add7~6228 27 COMB LC_X21_Y15_N9 4 " "Info: 27: + IC(2.346 ns) + CELL(0.292 ns) = 39.684 ns; Loc. = LC_X21_Y15_N9; Fanout = 4; COMB Node = 'Add7~6228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { Add7~6226 Add7~6228 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.564 ns) 41.888 ns Add8~6616 28 COMB LC_X19_Y11_N8 2 " "Info: 28: + IC(1.640 ns) + CELL(0.564 ns) = 41.888 ns; Loc. = LC_X19_Y11_N8; Fanout = 2; COMB Node = 'Add8~6616'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { Add7~6228 Add8~6616 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 42.159 ns Add8~6619 29 COMB LC_X19_Y11_N9 6 " "Info: 29: + IC(0.000 ns) + CELL(0.271 ns) = 42.159 ns; Loc. = LC_X19_Y11_N9; Fanout = 6; COMB Node = 'Add8~6619'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Add8~6616 Add8~6619 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 42.838 ns Add8~6621 30 COMB LC_X19_Y10_N0 1 " "Info: 30: + IC(0.000 ns) + CELL(0.679 ns) = 42.838 ns; Loc. = LC_X19_Y10_N0; Fanout = 1; COMB Node = 'Add8~6621'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add8~6619 Add8~6621 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.114 ns) 45.024 ns Add8~6623 31 COMB LC_X14_Y7_N8 4 " "Info: 31: + IC(2.072 ns) + CELL(0.114 ns) = 45.024 ns; Loc. = LC_X14_Y7_N8; Fanout = 4; COMB Node = 'Add8~6623'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { Add8~6621 Add8~6623 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(0.442 ns) 47.881 ns Add9~6979 32 COMB LC_X20_Y12_N0 1 " "Info: 32: + IC(2.415 ns) + CELL(0.442 ns) = 47.881 ns; Loc. = LC_X20_Y12_N0; Fanout = 1; COMB Node = 'Add9~6979'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Add8~6623 Add9~6979 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.114 ns) 50.475 ns Add9~6981 33 COMB LC_X14_Y7_N9 3 " "Info: 33: + IC(2.480 ns) + CELL(0.114 ns) = 50.475 ns; Loc. = LC_X14_Y7_N9; Fanout = 3; COMB Node = 'Add9~6981'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { Add9~6979 Add9~6981 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.442 ns) 52.897 ns Add10~7306 34 COMB LC_X21_Y10_N9 1 " "Info: 34: + IC(1.980 ns) + CELL(0.442 ns) = 52.897 ns; Loc. = LC_X21_Y10_N9; Fanout = 1; COMB Node = 'Add10~7306'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { Add9~6981 Add10~7306 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.114 ns) 55.072 ns Add10~7308 35 COMB LC_X14_Y7_N3 3 " "Info: 35: + IC(2.061 ns) + CELL(0.114 ns) = 55.072 ns; Loc. = LC_X14_Y7_N3; Fanout = 3; COMB Node = 'Add10~7308'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Add10~7306 Add10~7308 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.692 ns) 58.391 ns Add11~7603 36 COMB LC_X19_Y17_N9 6 " "Info: 36: + IC(2.627 ns) + CELL(0.692 ns) = 58.391 ns; Loc. = LC_X19_Y17_N9; Fanout = 6; COMB Node = 'Add11~7603'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { Add10~7308 Add11~7603 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 59.070 ns Add11~7605 37 COMB LC_X19_Y16_N0 1 " "Info: 37: + IC(0.000 ns) + CELL(0.679 ns) = 59.070 ns; Loc. = LC_X19_Y16_N0; Fanout = 1; COMB Node = 'Add11~7605'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add11~7603 Add11~7605 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.114 ns) 61.305 ns Add11~7607 38 COMB LC_X19_Y7_N2 3 " "Info: 38: + IC(2.121 ns) + CELL(0.114 ns) = 61.305 ns; Loc. = LC_X19_Y7_N2; Fanout = 3; COMB Node = 'Add11~7607'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { Add11~7605 Add11~7607 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(0.692 ns) 64.103 ns Add12~7871 39 COMB LC_X20_Y17_N9 6 " "Info: 39: + IC(2.106 ns) + CELL(0.692 ns) = 64.103 ns; Loc. = LC_X20_Y17_N9; Fanout = 6; COMB Node = 'Add12~7871'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { Add11~7607 Add12~7871 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 64.782 ns Add12~7873 40 COMB LC_X20_Y16_N0 1 " "Info: 40: + IC(0.000 ns) + CELL(0.679 ns) = 64.782 ns; Loc. = LC_X20_Y16_N0; Fanout = 1; COMB Node = 'Add12~7873'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add12~7871 Add12~7873 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.292 ns) 66.764 ns Add12~7875 41 COMB LC_X16_Y12_N7 4 " "Info: 41: + IC(1.690 ns) + CELL(0.292 ns) = 66.764 ns; Loc. = LC_X16_Y12_N7; Fanout = 4; COMB Node = 'Add12~7875'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { Add12~7873 Add12~7875 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.432 ns) 68.824 ns Add13~4636COUT1 42 COMB LC_X22_Y12_N0 2 " "Info: 42: + IC(1.628 ns) + CELL(0.432 ns) = 68.824 ns; Loc. = LC_X22_Y12_N0; Fanout = 2; COMB Node = 'Add13~4636COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { Add12~7875 Add13~4636COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.904 ns Add13~4639COUT1 43 COMB LC_X22_Y12_N1 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 68.904 ns; Loc. = LC_X22_Y12_N1; Fanout = 2; COMB Node = 'Add13~4639COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add13~4636COUT1 Add13~4639COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 68.984 ns Add13~4642COUT1 44 COMB LC_X22_Y12_N2 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 68.984 ns; Loc. = LC_X22_Y12_N2; Fanout = 2; COMB Node = 'Add13~4642COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add13~4639COUT1 Add13~4642COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 69.592 ns Add13~4644 45 COMB LC_X22_Y12_N3 1 " "Info: 45: + IC(0.000 ns) + CELL(0.608 ns) = 69.592 ns; Loc. = LC_X22_Y12_N3; Fanout = 1; COMB Node = 'Add13~4644'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add13~4642COUT1 Add13~4644 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.292 ns) 71.458 ns Add13~4646 46 COMB LC_X25_Y16_N2 4 " "Info: 46: + IC(1.574 ns) + CELL(0.292 ns) = 71.458 ns; Loc. = LC_X25_Y16_N2; Fanout = 4; COMB Node = 'Add13~4646'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { Add13~4644 Add13~4646 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.432 ns) 73.436 ns Add14~1180COUT1 47 COMB LC_X23_Y12_N2 2 " "Info: 47: + IC(1.546 ns) + CELL(0.432 ns) = 73.436 ns; Loc. = LC_X23_Y12_N2; Fanout = 2; COMB Node = 'Add14~1180COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { Add13~4646 Add14~1180COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.516 ns Add14~1183COUT1 48 COMB LC_X23_Y12_N3 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 73.516 ns; Loc. = LC_X23_Y12_N3; Fanout = 2; COMB Node = 'Add14~1183COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add14~1180COUT1 Add14~1183COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 74.124 ns Add14~1185 49 COMB LC_X23_Y12_N4 1 " "Info: 49: + IC(0.000 ns) + CELL(0.608 ns) = 74.124 ns; Loc. = LC_X23_Y12_N4; Fanout = 1; COMB Node = 'Add14~1185'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add14~1183COUT1 Add14~1185 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.114 ns) 75.796 ns Add14~1187 50 COMB LC_X27_Y13_N8 3 " "Info: 50: + IC(1.558 ns) + CELL(0.114 ns) = 75.796 ns; Loc. = LC_X27_Y13_N8; Fanout = 3; COMB Node = 'Add14~1187'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { Add14~1185 Add14~1187 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.583 ns) 77.944 ns Add15~1132 51 COMB LC_X24_Y12_N4 6 " "Info: 51: + IC(1.565 ns) + CELL(0.583 ns) = 77.944 ns; Loc. = LC_X24_Y12_N4; Fanout = 6; COMB Node = 'Add15~1132'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { Add14~1187 Add15~1132 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 78.565 ns Add15~1134 52 COMB LC_X24_Y12_N5 1 " "Info: 52: + IC(0.000 ns) + CELL(0.621 ns) = 78.565 ns; Loc. = LC_X24_Y12_N5; Fanout = 1; COMB Node = 'Add15~1134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add15~1132 Add15~1134 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.114 ns) 80.250 ns Add15~1136 53 COMB LC_X27_Y16_N2 3 " "Info: 53: + IC(1.571 ns) + CELL(0.114 ns) = 80.250 ns; Loc. = LC_X27_Y16_N2; Fanout = 3; COMB Node = 'Add15~1136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { Add15~1134 Add15~1136 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.692 ns) 82.361 ns Add16~1082 54 COMB LC_X22_Y16_N9 6 " "Info: 54: + IC(1.419 ns) + CELL(0.692 ns) = 82.361 ns; Loc. = LC_X22_Y16_N9; Fanout = 6; COMB Node = 'Add16~1082'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { Add15~1136 Add16~1082 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 83.040 ns Add16~1084 55 COMB LC_X22_Y15_N0 1 " "Info: 55: + IC(0.000 ns) + CELL(0.679 ns) = 83.040 ns; Loc. = LC_X22_Y15_N0; Fanout = 1; COMB Node = 'Add16~1084'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add16~1082 Add16~1084 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(0.114 ns) 85.139 ns Add16~1086 56 COMB LC_X24_Y10_N6 4 " "Info: 56: + IC(1.985 ns) + CELL(0.114 ns) = 85.139 ns; Loc. = LC_X24_Y10_N6; Fanout = 4; COMB Node = 'Add16~1086'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Add16~1084 Add16~1086 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.590 ns) 87.410 ns Add17~1032 57 COMB LC_X24_Y15_N0 1 " "Info: 57: + IC(1.681 ns) + CELL(0.590 ns) = 87.410 ns; Loc. = LC_X24_Y15_N0; Fanout = 1; COMB Node = 'Add17~1032'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { Add16~1086 Add17~1032 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.114 ns) 89.182 ns Add17~1034 58 COMB LC_X24_Y10_N7 3 " "Info: 58: + IC(1.658 ns) + CELL(0.114 ns) = 89.182 ns; Loc. = LC_X24_Y10_N7; Fanout = 3; COMB Node = 'Add17~1034'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { Add17~1032 Add17~1034 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.442 ns) 91.565 ns Add18~981 59 COMB LC_X26_Y16_N9 1 " "Info: 59: + IC(1.941 ns) + CELL(0.442 ns) = 91.565 ns; Loc. = LC_X26_Y16_N9; Fanout = 1; COMB Node = 'Add18~981'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { Add17~1034 Add18~981 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.114 ns) 93.672 ns Add18~983 60 COMB LC_X24_Y10_N3 3 " "Info: 60: + IC(1.993 ns) + CELL(0.114 ns) = 93.672 ns; Loc. = LC_X24_Y10_N3; Fanout = 3; COMB Node = 'Add18~983'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { Add18~981 Add18~983 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.692 ns) 95.920 ns Add19~932 61 COMB LC_X26_Y13_N9 6 " "Info: 61: + IC(1.556 ns) + CELL(0.692 ns) = 95.920 ns; Loc. = LC_X26_Y13_N9; Fanout = 6; COMB Node = 'Add19~932'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { Add18~983 Add19~932 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 96.599 ns Add19~934 62 COMB LC_X26_Y12_N0 1 " "Info: 62: + IC(0.000 ns) + CELL(0.679 ns) = 96.599 ns; Loc. = LC_X26_Y12_N0; Fanout = 1; COMB Node = 'Add19~934'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add19~932 Add19~934 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.114 ns) 97.931 ns Add19~936 63 COMB LC_X25_Y15_N9 3 " "Info: 63: + IC(1.218 ns) + CELL(0.114 ns) = 97.931 ns; Loc. = LC_X25_Y15_N9; Fanout = 3; COMB Node = 'Add19~936'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { Add19~934 Add19~936 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.272 ns) + CELL(0.442 ns) 100.645 ns Add20~885 64 COMB LC_X27_Y9_N9 1 " "Info: 64: + IC(2.272 ns) + CELL(0.442 ns) = 100.645 ns; Loc. = LC_X27_Y9_N9; Fanout = 1; COMB Node = 'Add20~885'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { Add19~936 Add20~885 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.114 ns) 102.757 ns Add20~887 65 COMB LC_X25_Y15_N4 3 " "Info: 65: + IC(1.998 ns) + CELL(0.114 ns) = 102.757 ns; Loc. = LC_X25_Y15_N4; Fanout = 3; COMB Node = 'Add20~887'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { Add20~885 Add20~887 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.692 ns) 105.080 ns Add21~842 66 COMB LC_X26_Y9_N9 6 " "Info: 66: + IC(1.631 ns) + CELL(0.692 ns) = 105.080 ns; Loc. = LC_X26_Y9_N9; Fanout = 6; COMB Node = 'Add21~842'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { Add20~887 Add21~842 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 105.759 ns Add21~844 67 COMB LC_X26_Y8_N0 1 " "Info: 67: + IC(0.000 ns) + CELL(0.679 ns) = 105.759 ns; Loc. = LC_X26_Y8_N0; Fanout = 1; COMB Node = 'Add21~844'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add21~842 Add21~844 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.114 ns) 107.139 ns Add21~846 68 COMB LC_X27_Y12_N6 3 " "Info: 68: + IC(1.266 ns) + CELL(0.114 ns) = 107.139 ns; Loc. = LC_X27_Y12_N6; Fanout = 3; COMB Node = 'Add21~846'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { Add21~844 Add21~846 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.692 ns) 109.366 ns acc\[38\]~5877 69 COMB LC_X25_Y9_N9 6 " "Info: 69: + IC(1.535 ns) + CELL(0.692 ns) = 109.366 ns; Loc. = LC_X25_Y9_N9; Fanout = 6; COMB Node = 'acc\[38\]~5877'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { Add21~846 acc[38]~5877 } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 109.502 ns acc\[43\]~5882 70 COMB LC_X25_Y8_N4 2 " "Info: 70: + IC(0.000 ns) + CELL(0.136 ns) = 109.502 ns; Loc. = LC_X25_Y8_N4; Fanout = 2; COMB Node = 'acc\[43\]~5882'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { acc[38]~5877 acc[43]~5882 } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 110.341 ns acc\[44\] 71 REG LC_X25_Y8_N5 5 " "Info: 71: + IC(0.000 ns) + CELL(0.839 ns) = 110.341 ns; Loc. = LC_X25_Y8_N5; Fanout = 5; REG Node = 'acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { acc[43]~5882 acc[44] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.645 ns ( 25.96 % ) " "Info: Total cell delay = 28.645 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "81.696 ns ( 74.04 % ) " "Info: Total interconnect delay = 81.696 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "110.341 ns" { acc[10] Add0~708 Add0~710 Add0~712 Add0~719 acc~5899 Add1~3215COUT1 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "110.341 ns" { acc[10] Add0~708 Add0~710 Add0~712 Add0~719 acc~5899 Add1~3215COUT1 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } { 0.000ns 3.408ns 0.000ns 0.000ns 0.000ns 1.262ns 1.548ns 0.000ns 1.489ns 1.540ns 0.000ns 1.583ns 1.683ns 0.000ns 1.203ns 1.234ns 0.000ns 2.362ns 1.561ns 0.000ns 2.108ns 1.706ns 1.728ns 2.148ns 0.000ns 0.000ns 2.346ns 1.640ns 0.000ns 0.000ns 2.072ns 2.415ns 2.480ns 1.980ns 2.061ns 2.627ns 0.000ns 2.121ns 2.106ns 0.000ns 1.690ns 1.628ns 0.000ns 0.000ns 0.000ns 1.574ns 1.546ns 0.000ns 0.000ns 1.558ns 1.565ns 0.000ns 1.571ns 1.419ns 0.000ns 1.985ns 1.681ns 1.658ns 1.941ns 1.993ns 1.556ns 0.000ns 1.218ns 2.272ns 1.998ns 1.631ns 0.000ns 1.266ns 1.535ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.621ns 0.114ns 0.432ns 0.608ns 0.292ns 0.575ns 0.608ns 0.292ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.432ns 0.608ns 0.114ns 0.442ns 0.292ns 0.575ns 0.080ns 0.608ns 0.292ns 0.564ns 0.271ns 0.679ns 0.114ns 0.442ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.292ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.114ns 0.583ns 0.621ns 0.114ns 0.692ns 0.679ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.053 ns - Smallest " "Info: - Smallest clock skew is -0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.909 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 70; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns acc\[44\] 2 REG LC_X25_Y8_N5 5 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X25_Y8_N5; Fanout = 5; REG Node = 'acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { en acc[44] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { en acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { en en~out0 acc[44] } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 70; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns acc\[10\] 2 REG LC_X20_Y14_N0 5 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X20_Y14_N0; Fanout = 5; REG Node = 'acc\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { en acc[10] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en acc[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 acc[10] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { en acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { en en~out0 acc[44] } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en acc[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 acc[10] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "110.341 ns" { acc[10] Add0~708 Add0~710 Add0~712 Add0~719 acc~5899 Add1~3215COUT1 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "110.341 ns" { acc[10] Add0~708 Add0~710 Add0~712 Add0~719 acc~5899 Add1~3215COUT1 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } { 0.000ns 3.408ns 0.000ns 0.000ns 0.000ns 1.262ns 1.548ns 0.000ns 1.489ns 1.540ns 0.000ns 1.583ns 1.683ns 0.000ns 1.203ns 1.234ns 0.000ns 2.362ns 1.561ns 0.000ns 2.108ns 1.706ns 1.728ns 2.148ns 0.000ns 0.000ns 2.346ns 1.640ns 0.000ns 0.000ns 2.072ns 2.415ns 2.480ns 1.980ns 2.061ns 2.627ns 0.000ns 2.121ns 2.106ns 0.000ns 1.690ns 1.628ns 0.000ns 0.000ns 0.000ns 1.574ns 1.546ns 0.000ns 0.000ns 1.558ns 1.565ns 0.000ns 1.571ns 1.419ns 0.000ns 1.985ns 1.681ns 1.658ns 1.941ns 1.993ns 1.556ns 0.000ns 1.218ns 2.272ns 1.998ns 1.631ns 0.000ns 1.266ns 1.535ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.621ns 0.114ns 0.432ns 0.608ns 0.292ns 0.575ns 0.608ns 0.292ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.432ns 0.608ns 0.114ns 0.442ns 0.292ns 0.575ns 0.080ns 0.608ns 0.292ns 0.564ns 0.271ns 0.679ns 0.114ns 0.442ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.292ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.114ns 0.583ns 0.621ns 0.114ns 0.692ns 0.679ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.136ns 0.839ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { en acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { en en~out0 acc[44] } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en acc[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 acc[10] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "acc\[44\] a\[3\] en 114.128 ns register " "Info: tsu for register \"acc\[44\]\" (data pin = \"a\[3\]\", clock pin = \"en\") is 114.128 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "117.000 ns + Longest pin register " "Info: + Longest pin to register delay is 117.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns a\[3\] 1 PIN PIN_11 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 66; PIN Node = 'a\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.678 ns) + CELL(0.575 ns) 9.722 ns Add0~694COUT1 2 COMB LC_X13_Y12_N5 2 " "Info: 2: + IC(7.678 ns) + CELL(0.575 ns) = 9.722 ns; Loc. = LC_X13_Y12_N5; Fanout = 2; COMB Node = 'Add0~694COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { a[3] Add0~694COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.802 ns Add0~696COUT1 3 COMB LC_X13_Y12_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 9.802 ns; Loc. = LC_X13_Y12_N6; Fanout = 2; COMB Node = 'Add0~696COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~694COUT1 Add0~696COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.882 ns Add0~698COUT1 4 COMB LC_X13_Y12_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.882 ns; Loc. = LC_X13_Y12_N7; Fanout = 2; COMB Node = 'Add0~698COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~696COUT1 Add0~698COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.962 ns Add0~700COUT1 5 COMB LC_X13_Y12_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.962 ns; Loc. = LC_X13_Y12_N8; Fanout = 2; COMB Node = 'Add0~700COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~698COUT1 Add0~700COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 10.220 ns Add0~702 6 COMB LC_X13_Y12_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 10.220 ns; Loc. = LC_X13_Y12_N9; Fanout = 6; COMB Node = 'Add0~702'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Add0~700COUT1 Add0~702 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 10.899 ns Add0~705 7 COMB LC_X13_Y11_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 10.899 ns; Loc. = LC_X13_Y11_N1; Fanout = 1; COMB Node = 'Add0~705'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add0~702 Add0~705 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.114 ns) 12.570 ns acc~5892 8 COMB LC_X11_Y12_N0 4 " "Info: 8: + IC(1.557 ns) + CELL(0.114 ns) = 12.570 ns; Loc. = LC_X11_Y12_N0; Fanout = 4; COMB Node = 'acc~5892'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { Add0~705 acc~5892 } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.423 ns) 14.517 ns Add1~3194 9 COMB LC_X8_Y11_N1 2 " "Info: 9: + IC(1.524 ns) + CELL(0.423 ns) = 14.517 ns; Loc. = LC_X8_Y11_N1; Fanout = 2; COMB Node = 'Add1~3194'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { acc~5892 Add1~3194 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 14.595 ns Add1~3197 10 COMB LC_X8_Y11_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.078 ns) = 14.595 ns; Loc. = LC_X8_Y11_N2; Fanout = 2; COMB Node = 'Add1~3197'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add1~3194 Add1~3197 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 14.673 ns Add1~3200 11 COMB LC_X8_Y11_N3 2 " "Info: 11: + IC(0.000 ns) + CELL(0.078 ns) = 14.673 ns; Loc. = LC_X8_Y11_N3; Fanout = 2; COMB Node = 'Add1~3200'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add1~3197 Add1~3200 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 14.851 ns Add1~3203 12 COMB LC_X8_Y11_N4 6 " "Info: 12: + IC(0.000 ns) + CELL(0.178 ns) = 14.851 ns; Loc. = LC_X8_Y11_N4; Fanout = 6; COMB Node = 'Add1~3203'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add1~3200 Add1~3203 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 15.472 ns Add1~3217 13 COMB LC_X8_Y11_N9 1 " "Info: 13: + IC(0.000 ns) + CELL(0.621 ns) = 15.472 ns; Loc. = LC_X8_Y11_N9; Fanout = 1; COMB Node = 'Add1~3217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add1~3203 Add1~3217 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.292 ns) 17.253 ns Add1~3219 14 COMB LC_X16_Y11_N7 4 " "Info: 14: + IC(1.489 ns) + CELL(0.292 ns) = 17.253 ns; Loc. = LC_X16_Y11_N7; Fanout = 4; COMB Node = 'Add1~3219'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { Add1~3217 Add1~3219 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.575 ns) 19.368 ns Add2~3793COUT1 15 COMB LC_X10_Y11_N8 2 " "Info: 15: + IC(1.540 ns) + CELL(0.575 ns) = 19.368 ns; Loc. = LC_X10_Y11_N8; Fanout = 2; COMB Node = 'Add2~3793COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { Add1~3219 Add2~3793COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 19.976 ns Add2~3795 16 COMB LC_X10_Y11_N9 1 " "Info: 16: + IC(0.000 ns) + CELL(0.608 ns) = 19.976 ns; Loc. = LC_X10_Y11_N9; Fanout = 1; COMB Node = 'Add2~3795'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add2~3793COUT1 Add2~3795 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.292 ns) 21.851 ns Add2~3797 17 COMB LC_X12_Y13_N3 3 " "Info: 17: + IC(1.583 ns) + CELL(0.292 ns) = 21.851 ns; Loc. = LC_X12_Y13_N3; Fanout = 3; COMB Node = 'Add2~3797'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { Add2~3795 Add2~3797 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.692 ns) 24.226 ns Add3~4340 18 COMB LC_X11_Y8_N9 6 " "Info: 18: + IC(1.683 ns) + CELL(0.692 ns) = 24.226 ns; Loc. = LC_X11_Y8_N9; Fanout = 6; COMB Node = 'Add3~4340'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { Add2~3797 Add3~4340 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 24.905 ns Add3~4342 19 COMB LC_X11_Y7_N0 1 " "Info: 19: + IC(0.000 ns) + CELL(0.679 ns) = 24.905 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'Add3~4342'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add3~4340 Add3~4342 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.114 ns) 26.222 ns Add3~4344 20 COMB LC_X12_Y10_N9 3 " "Info: 20: + IC(1.203 ns) + CELL(0.114 ns) = 26.222 ns; Loc. = LC_X12_Y10_N9; Fanout = 3; COMB Node = 'Add3~4344'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { Add3~4342 Add3~4344 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.692 ns) 28.148 ns Add4~4856 21 COMB LC_X12_Y8_N9 6 " "Info: 21: + IC(1.234 ns) + CELL(0.692 ns) = 28.148 ns; Loc. = LC_X12_Y8_N9; Fanout = 6; COMB Node = 'Add4~4856'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { Add3~4344 Add4~4856 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 28.827 ns Add4~4864 22 COMB LC_X12_Y7_N2 1 " "Info: 22: + IC(0.000 ns) + CELL(0.679 ns) = 28.827 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; COMB Node = 'Add4~4864'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add4~4856 Add4~4864 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.114 ns) 31.303 ns Add4~4866 23 COMB LC_X22_Y10_N8 4 " "Info: 23: + IC(2.362 ns) + CELL(0.114 ns) = 31.303 ns; Loc. = LC_X22_Y10_N8; Fanout = 4; COMB Node = 'Add4~4866'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Add4~4864 Add4~4866 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.432 ns) 33.296 ns Add5~5347COUT1 24 COMB LC_X14_Y10_N2 2 " "Info: 24: + IC(1.561 ns) + CELL(0.432 ns) = 33.296 ns; Loc. = LC_X14_Y10_N2; Fanout = 2; COMB Node = 'Add5~5347COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { Add4~4866 Add5~5347COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 33.904 ns Add5~5349 25 COMB LC_X14_Y10_N3 1 " "Info: 25: + IC(0.000 ns) + CELL(0.608 ns) = 33.904 ns; Loc. = LC_X14_Y10_N3; Fanout = 1; COMB Node = 'Add5~5349'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add5~5347COUT1 Add5~5349 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.114 ns) 36.126 ns Add5~5351 26 COMB LC_X19_Y13_N6 4 " "Info: 26: + IC(2.108 ns) + CELL(0.114 ns) = 36.126 ns; Loc. = LC_X19_Y13_N6; Fanout = 4; COMB Node = 'Add5~5351'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { Add5~5349 Add5~5351 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.442 ns) 38.274 ns Add6~5800 27 COMB LC_X15_Y10_N7 1 " "Info: 27: + IC(1.706 ns) + CELL(0.442 ns) = 38.274 ns; Loc. = LC_X15_Y10_N7; Fanout = 1; COMB Node = 'Add6~5800'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { Add5~5351 Add6~5800 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.292 ns) 40.294 ns Add6~5802 28 COMB LC_X19_Y13_N7 4 " "Info: 28: + IC(1.728 ns) + CELL(0.292 ns) = 40.294 ns; Loc. = LC_X19_Y13_N7; Fanout = 4; COMB Node = 'Add6~5802'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Add6~5800 Add6~5802 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.575 ns) 43.017 ns Add7~6221COUT1 29 COMB LC_X16_Y8_N7 2 " "Info: 29: + IC(2.148 ns) + CELL(0.575 ns) = 43.017 ns; Loc. = LC_X16_Y8_N7; Fanout = 2; COMB Node = 'Add7~6221COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { Add6~5802 Add7~6221COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.097 ns Add7~6224COUT1 30 COMB LC_X16_Y8_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 43.097 ns; Loc. = LC_X16_Y8_N8; Fanout = 2; COMB Node = 'Add7~6224COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add7~6221COUT1 Add7~6224COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 43.705 ns Add7~6226 31 COMB LC_X16_Y8_N9 1 " "Info: 31: + IC(0.000 ns) + CELL(0.608 ns) = 43.705 ns; Loc. = LC_X16_Y8_N9; Fanout = 1; COMB Node = 'Add7~6226'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add7~6224COUT1 Add7~6226 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.292 ns) 46.343 ns Add7~6228 32 COMB LC_X21_Y15_N9 4 " "Info: 32: + IC(2.346 ns) + CELL(0.292 ns) = 46.343 ns; Loc. = LC_X21_Y15_N9; Fanout = 4; COMB Node = 'Add7~6228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { Add7~6226 Add7~6228 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.564 ns) 48.547 ns Add8~6616 33 COMB LC_X19_Y11_N8 2 " "Info: 33: + IC(1.640 ns) + CELL(0.564 ns) = 48.547 ns; Loc. = LC_X19_Y11_N8; Fanout = 2; COMB Node = 'Add8~6616'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { Add7~6228 Add8~6616 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 48.818 ns Add8~6619 34 COMB LC_X19_Y11_N9 6 " "Info: 34: + IC(0.000 ns) + CELL(0.271 ns) = 48.818 ns; Loc. = LC_X19_Y11_N9; Fanout = 6; COMB Node = 'Add8~6619'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Add8~6616 Add8~6619 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 49.497 ns Add8~6621 35 COMB LC_X19_Y10_N0 1 " "Info: 35: + IC(0.000 ns) + CELL(0.679 ns) = 49.497 ns; Loc. = LC_X19_Y10_N0; Fanout = 1; COMB Node = 'Add8~6621'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add8~6619 Add8~6621 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.114 ns) 51.683 ns Add8~6623 36 COMB LC_X14_Y7_N8 4 " "Info: 36: + IC(2.072 ns) + CELL(0.114 ns) = 51.683 ns; Loc. = LC_X14_Y7_N8; Fanout = 4; COMB Node = 'Add8~6623'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { Add8~6621 Add8~6623 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(0.442 ns) 54.540 ns Add9~6979 37 COMB LC_X20_Y12_N0 1 " "Info: 37: + IC(2.415 ns) + CELL(0.442 ns) = 54.540 ns; Loc. = LC_X20_Y12_N0; Fanout = 1; COMB Node = 'Add9~6979'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Add8~6623 Add9~6979 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.114 ns) 57.134 ns Add9~6981 38 COMB LC_X14_Y7_N9 3 " "Info: 38: + IC(2.480 ns) + CELL(0.114 ns) = 57.134 ns; Loc. = LC_X14_Y7_N9; Fanout = 3; COMB Node = 'Add9~6981'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { Add9~6979 Add9~6981 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.442 ns) 59.556 ns Add10~7306 39 COMB LC_X21_Y10_N9 1 " "Info: 39: + IC(1.980 ns) + CELL(0.442 ns) = 59.556 ns; Loc. = LC_X21_Y10_N9; Fanout = 1; COMB Node = 'Add10~7306'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { Add9~6981 Add10~7306 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.114 ns) 61.731 ns Add10~7308 40 COMB LC_X14_Y7_N3 3 " "Info: 40: + IC(2.061 ns) + CELL(0.114 ns) = 61.731 ns; Loc. = LC_X14_Y7_N3; Fanout = 3; COMB Node = 'Add10~7308'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Add10~7306 Add10~7308 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.692 ns) 65.050 ns Add11~7603 41 COMB LC_X19_Y17_N9 6 " "Info: 41: + IC(2.627 ns) + CELL(0.692 ns) = 65.050 ns; Loc. = LC_X19_Y17_N9; Fanout = 6; COMB Node = 'Add11~7603'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { Add10~7308 Add11~7603 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 65.729 ns Add11~7605 42 COMB LC_X19_Y16_N0 1 " "Info: 42: + IC(0.000 ns) + CELL(0.679 ns) = 65.729 ns; Loc. = LC_X19_Y16_N0; Fanout = 1; COMB Node = 'Add11~7605'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add11~7603 Add11~7605 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.114 ns) 67.964 ns Add11~7607 43 COMB LC_X19_Y7_N2 3 " "Info: 43: + IC(2.121 ns) + CELL(0.114 ns) = 67.964 ns; Loc. = LC_X19_Y7_N2; Fanout = 3; COMB Node = 'Add11~7607'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { Add11~7605 Add11~7607 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(0.692 ns) 70.762 ns Add12~7871 44 COMB LC_X20_Y17_N9 6 " "Info: 44: + IC(2.106 ns) + CELL(0.692 ns) = 70.762 ns; Loc. = LC_X20_Y17_N9; Fanout = 6; COMB Node = 'Add12~7871'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { Add11~7607 Add12~7871 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 71.441 ns Add12~7873 45 COMB LC_X20_Y16_N0 1 " "Info: 45: + IC(0.000 ns) + CELL(0.679 ns) = 71.441 ns; Loc. = LC_X20_Y16_N0; Fanout = 1; COMB Node = 'Add12~7873'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add12~7871 Add12~7873 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.292 ns) 73.423 ns Add12~7875 46 COMB LC_X16_Y12_N7 4 " "Info: 46: + IC(1.690 ns) + CELL(0.292 ns) = 73.423 ns; Loc. = LC_X16_Y12_N7; Fanout = 4; COMB Node = 'Add12~7875'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { Add12~7873 Add12~7875 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.432 ns) 75.483 ns Add13~4636COUT1 47 COMB LC_X22_Y12_N0 2 " "Info: 47: + IC(1.628 ns) + CELL(0.432 ns) = 75.483 ns; Loc. = LC_X22_Y12_N0; Fanout = 2; COMB Node = 'Add13~4636COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { Add12~7875 Add13~4636COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 75.563 ns Add13~4639COUT1 48 COMB LC_X22_Y12_N1 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 75.563 ns; Loc. = LC_X22_Y12_N1; Fanout = 2; COMB Node = 'Add13~4639COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add13~4636COUT1 Add13~4639COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 75.643 ns Add13~4642COUT1 49 COMB LC_X22_Y12_N2 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 75.643 ns; Loc. = LC_X22_Y12_N2; Fanout = 2; COMB Node = 'Add13~4642COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add13~4639COUT1 Add13~4642COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 76.251 ns Add13~4644 50 COMB LC_X22_Y12_N3 1 " "Info: 50: + IC(0.000 ns) + CELL(0.608 ns) = 76.251 ns; Loc. = LC_X22_Y12_N3; Fanout = 1; COMB Node = 'Add13~4644'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add13~4642COUT1 Add13~4644 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.292 ns) 78.117 ns Add13~4646 51 COMB LC_X25_Y16_N2 4 " "Info: 51: + IC(1.574 ns) + CELL(0.292 ns) = 78.117 ns; Loc. = LC_X25_Y16_N2; Fanout = 4; COMB Node = 'Add13~4646'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { Add13~4644 Add13~4646 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.432 ns) 80.095 ns Add14~1180COUT1 52 COMB LC_X23_Y12_N2 2 " "Info: 52: + IC(1.546 ns) + CELL(0.432 ns) = 80.095 ns; Loc. = LC_X23_Y12_N2; Fanout = 2; COMB Node = 'Add14~1180COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { Add13~4646 Add14~1180COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 80.175 ns Add14~1183COUT1 53 COMB LC_X23_Y12_N3 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 80.175 ns; Loc. = LC_X23_Y12_N3; Fanout = 2; COMB Node = 'Add14~1183COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add14~1180COUT1 Add14~1183COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 80.783 ns Add14~1185 54 COMB LC_X23_Y12_N4 1 " "Info: 54: + IC(0.000 ns) + CELL(0.608 ns) = 80.783 ns; Loc. = LC_X23_Y12_N4; Fanout = 1; COMB Node = 'Add14~1185'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add14~1183COUT1 Add14~1185 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.114 ns) 82.455 ns Add14~1187 55 COMB LC_X27_Y13_N8 3 " "Info: 55: + IC(1.558 ns) + CELL(0.114 ns) = 82.455 ns; Loc. = LC_X27_Y13_N8; Fanout = 3; COMB Node = 'Add14~1187'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { Add14~1185 Add14~1187 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.583 ns) 84.603 ns Add15~1132 56 COMB LC_X24_Y12_N4 6 " "Info: 56: + IC(1.565 ns) + CELL(0.583 ns) = 84.603 ns; Loc. = LC_X24_Y12_N4; Fanout = 6; COMB Node = 'Add15~1132'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { Add14~1187 Add15~1132 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 85.224 ns Add15~1134 57 COMB LC_X24_Y12_N5 1 " "Info: 57: + IC(0.000 ns) + CELL(0.621 ns) = 85.224 ns; Loc. = LC_X24_Y12_N5; Fanout = 1; COMB Node = 'Add15~1134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add15~1132 Add15~1134 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.114 ns) 86.909 ns Add15~1136 58 COMB LC_X27_Y16_N2 3 " "Info: 58: + IC(1.571 ns) + CELL(0.114 ns) = 86.909 ns; Loc. = LC_X27_Y16_N2; Fanout = 3; COMB Node = 'Add15~1136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { Add15~1134 Add15~1136 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.692 ns) 89.020 ns Add16~1082 59 COMB LC_X22_Y16_N9 6 " "Info: 59: + IC(1.419 ns) + CELL(0.692 ns) = 89.020 ns; Loc. = LC_X22_Y16_N9; Fanout = 6; COMB Node = 'Add16~1082'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { Add15~1136 Add16~1082 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 89.699 ns Add16~1084 60 COMB LC_X22_Y15_N0 1 " "Info: 60: + IC(0.000 ns) + CELL(0.679 ns) = 89.699 ns; Loc. = LC_X22_Y15_N0; Fanout = 1; COMB Node = 'Add16~1084'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add16~1082 Add16~1084 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(0.114 ns) 91.798 ns Add16~1086 61 COMB LC_X24_Y10_N6 4 " "Info: 61: + IC(1.985 ns) + CELL(0.114 ns) = 91.798 ns; Loc. = LC_X24_Y10_N6; Fanout = 4; COMB Node = 'Add16~1086'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Add16~1084 Add16~1086 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.590 ns) 94.069 ns Add17~1032 62 COMB LC_X24_Y15_N0 1 " "Info: 62: + IC(1.681 ns) + CELL(0.590 ns) = 94.069 ns; Loc. = LC_X24_Y15_N0; Fanout = 1; COMB Node = 'Add17~1032'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { Add16~1086 Add17~1032 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.114 ns) 95.841 ns Add17~1034 63 COMB LC_X24_Y10_N7 3 " "Info: 63: + IC(1.658 ns) + CELL(0.114 ns) = 95.841 ns; Loc. = LC_X24_Y10_N7; Fanout = 3; COMB Node = 'Add17~1034'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { Add17~1032 Add17~1034 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.442 ns) 98.224 ns Add18~981 64 COMB LC_X26_Y16_N9 1 " "Info: 64: + IC(1.941 ns) + CELL(0.442 ns) = 98.224 ns; Loc. = LC_X26_Y16_N9; Fanout = 1; COMB Node = 'Add18~981'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { Add17~1034 Add18~981 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.114 ns) 100.331 ns Add18~983 65 COMB LC_X24_Y10_N3 3 " "Info: 65: + IC(1.993 ns) + CELL(0.114 ns) = 100.331 ns; Loc. = LC_X24_Y10_N3; Fanout = 3; COMB Node = 'Add18~983'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { Add18~981 Add18~983 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.692 ns) 102.579 ns Add19~932 66 COMB LC_X26_Y13_N9 6 " "Info: 66: + IC(1.556 ns) + CELL(0.692 ns) = 102.579 ns; Loc. = LC_X26_Y13_N9; Fanout = 6; COMB Node = 'Add19~932'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { Add18~983 Add19~932 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 103.258 ns Add19~934 67 COMB LC_X26_Y12_N0 1 " "Info: 67: + IC(0.000 ns) + CELL(0.679 ns) = 103.258 ns; Loc. = LC_X26_Y12_N0; Fanout = 1; COMB Node = 'Add19~934'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add19~932 Add19~934 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.114 ns) 104.590 ns Add19~936 68 COMB LC_X25_Y15_N9 3 " "Info: 68: + IC(1.218 ns) + CELL(0.114 ns) = 104.590 ns; Loc. = LC_X25_Y15_N9; Fanout = 3; COMB Node = 'Add19~936'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { Add19~934 Add19~936 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.272 ns) + CELL(0.442 ns) 107.304 ns Add20~885 69 COMB LC_X27_Y9_N9 1 " "Info: 69: + IC(2.272 ns) + CELL(0.442 ns) = 107.304 ns; Loc. = LC_X27_Y9_N9; Fanout = 1; COMB Node = 'Add20~885'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { Add19~936 Add20~885 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.114 ns) 109.416 ns Add20~887 70 COMB LC_X25_Y15_N4 3 " "Info: 70: + IC(1.998 ns) + CELL(0.114 ns) = 109.416 ns; Loc. = LC_X25_Y15_N4; Fanout = 3; COMB Node = 'Add20~887'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { Add20~885 Add20~887 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.692 ns) 111.739 ns Add21~842 71 COMB LC_X26_Y9_N9 6 " "Info: 71: + IC(1.631 ns) + CELL(0.692 ns) = 111.739 ns; Loc. = LC_X26_Y9_N9; Fanout = 6; COMB Node = 'Add21~842'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { Add20~887 Add21~842 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 112.418 ns Add21~844 72 COMB LC_X26_Y8_N0 1 " "Info: 72: + IC(0.000 ns) + CELL(0.679 ns) = 112.418 ns; Loc. = LC_X26_Y8_N0; Fanout = 1; COMB Node = 'Add21~844'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add21~842 Add21~844 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.114 ns) 113.798 ns Add21~846 73 COMB LC_X27_Y12_N6 3 " "Info: 73: + IC(1.266 ns) + CELL(0.114 ns) = 113.798 ns; Loc. = LC_X27_Y12_N6; Fanout = 3; COMB Node = 'Add21~846'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { Add21~844 Add21~846 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.692 ns) 116.025 ns acc\[38\]~5877 74 COMB LC_X25_Y9_N9 6 " "Info: 74: + IC(1.535 ns) + CELL(0.692 ns) = 116.025 ns; Loc. = LC_X25_Y9_N9; Fanout = 6; COMB Node = 'acc\[38\]~5877'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { Add21~846 acc[38]~5877 } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 116.161 ns acc\[43\]~5882 75 COMB LC_X25_Y8_N4 2 " "Info: 75: + IC(0.000 ns) + CELL(0.136 ns) = 116.161 ns; Loc. = LC_X25_Y8_N4; Fanout = 2; COMB Node = 'acc\[43\]~5882'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { acc[38]~5877 acc[43]~5882 } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 117.000 ns acc\[44\] 76 REG LC_X25_Y8_N5 5 " "Info: 76: + IC(0.000 ns) + CELL(0.839 ns) = 117.000 ns; Loc. = LC_X25_Y8_N5; Fanout = 5; REG Node = 'acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { acc[43]~5882 acc[44] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.763 ns ( 26.29 % ) " "Info: Total cell delay = 30.763 ns ( 26.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "86.237 ns ( 73.71 % ) " "Info: Total interconnect delay = 86.237 ns ( 73.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "117.000 ns" { a[3] Add0~694COUT1 Add0~696COUT1 Add0~698COUT1 Add0~700COUT1 Add0~702 Add0~705 acc~5892 Add1~3194 Add1~3197 Add1~3200 Add1~3203 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "117.000 ns" { a[3] a[3]~out0 Add0~694COUT1 Add0~696COUT1 Add0~698COUT1 Add0~700COUT1 Add0~702 Add0~705 acc~5892 Add1~3194 Add1~3197 Add1~3200 Add1~3203 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } { 0.000ns 0.000ns 7.678ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.557ns 1.524ns 0.000ns 0.000ns 0.000ns 0.000ns 1.489ns 1.540ns 0.000ns 1.583ns 1.683ns 0.000ns 1.203ns 1.234ns 0.000ns 2.362ns 1.561ns 0.000ns 2.108ns 1.706ns 1.728ns 2.148ns 0.000ns 0.000ns 2.346ns 1.640ns 0.000ns 0.000ns 2.072ns 2.415ns 2.480ns 1.980ns 2.061ns 2.627ns 0.000ns 2.121ns 2.106ns 0.000ns 1.690ns 1.628ns 0.000ns 0.000ns 0.000ns 1.574ns 1.546ns 0.000ns 0.000ns 1.558ns 1.565ns 0.000ns 1.571ns 1.419ns 0.000ns 1.985ns 1.681ns 1.658ns 1.941ns 1.993ns 1.556ns 0.000ns 1.218ns 2.272ns 1.998ns 1.631ns 0.000ns 1.266ns 1.535ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.679ns 0.114ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.292ns 0.575ns 0.608ns 0.292ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.432ns 0.608ns 0.114ns 0.442ns 0.292ns 0.575ns 0.080ns 0.608ns 0.292ns 0.564ns 0.271ns 0.679ns 0.114ns 0.442ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.292ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.114ns 0.583ns 0.621ns 0.114ns 0.692ns 0.679ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 70; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns acc\[44\] 2 REG LC_X25_Y8_N5 5 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X25_Y8_N5; Fanout = 5; REG Node = 'acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { en acc[44] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { en acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { en en~out0 acc[44] } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "117.000 ns" { a[3] Add0~694COUT1 Add0~696COUT1 Add0~698COUT1 Add0~700COUT1 Add0~702 Add0~705 acc~5892 Add1~3194 Add1~3197 Add1~3200 Add1~3203 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "117.000 ns" { a[3] a[3]~out0 Add0~694COUT1 Add0~696COUT1 Add0~698COUT1 Add0~700COUT1 Add0~702 Add0~705 acc~5892 Add1~3194 Add1~3197 Add1~3200 Add1~3203 Add1~3217 Add1~3219 Add2~3793COUT1 Add2~3795 Add2~3797 Add3~4340 Add3~4342 Add3~4344 Add4~4856 Add4~4864 Add4~4866 Add5~5347COUT1 Add5~5349 Add5~5351 Add6~5800 Add6~5802 Add7~6221COUT1 Add7~6224COUT1 Add7~6226 Add7~6228 Add8~6616 Add8~6619 Add8~6621 Add8~6623 Add9~6979 Add9~6981 Add10~7306 Add10~7308 Add11~7603 Add11~7605 Add11~7607 Add12~7871 Add12~7873 Add12~7875 Add13~4636COUT1 Add13~4639COUT1 Add13~4642COUT1 Add13~4644 Add13~4646 Add14~1180COUT1 Add14~1183COUT1 Add14~1185 Add14~1187 Add15~1132 Add15~1134 Add15~1136 Add16~1082 Add16~1084 Add16~1086 Add17~1032 Add17~1034 Add18~981 Add18~983 Add19~932 Add19~934 Add19~936 Add20~885 Add20~887 Add21~842 Add21~844 Add21~846 acc[38]~5877 acc[43]~5882 acc[44] } { 0.000ns 0.000ns 7.678ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.557ns 1.524ns 0.000ns 0.000ns 0.000ns 0.000ns 1.489ns 1.540ns 0.000ns 1.583ns 1.683ns 0.000ns 1.203ns 1.234ns 0.000ns 2.362ns 1.561ns 0.000ns 2.108ns 1.706ns 1.728ns 2.148ns 0.000ns 0.000ns 2.346ns 1.640ns 0.000ns 0.000ns 2.072ns 2.415ns 2.480ns 1.980ns 2.061ns 2.627ns 0.000ns 2.121ns 2.106ns 0.000ns 1.690ns 1.628ns 0.000ns 0.000ns 0.000ns 1.574ns 1.546ns 0.000ns 0.000ns 1.558ns 1.565ns 0.000ns 1.571ns 1.419ns 0.000ns 1.985ns 1.681ns 1.658ns 1.941ns 1.993ns 1.556ns 0.000ns 1.218ns 2.272ns 1.998ns 1.631ns 0.000ns 1.266ns 1.535ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.679ns 0.114ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.292ns 0.575ns 0.608ns 0.292ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.432ns 0.608ns 0.114ns 0.442ns 0.292ns 0.575ns 0.080ns 0.608ns 0.292ns 0.564ns 0.271ns 0.679ns 0.114ns 0.442ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.292ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.114ns 0.583ns 0.621ns 0.114ns 0.692ns 0.679ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.136ns 0.839ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { en acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { en en~out0 acc[44] } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "en c\[16\] acc\[16\] 10.056 ns register " "Info: tco from clock \"en\" to destination pin \"c\[16\]\" through register \"acc\[16\]\" is 10.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 2.962 ns + Longest register " "Info: + Longest clock path from clock \"en\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 70; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns acc\[16\] 2 REG LC_X22_Y14_N2 5 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X22_Y14_N2; Fanout = 5; REG Node = 'acc\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { en acc[16] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en acc[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 acc[16] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.870 ns + Longest register pin " "Info: + Longest register to pin delay is 6.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc\[16\] 1 REG LC_X22_Y14_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y14_N2; Fanout = 5; REG Node = 'acc\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc[16] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.762 ns) + CELL(2.108 ns) 6.870 ns c\[16\] 2 PIN PIN_93 0 " "Info: 2: + IC(4.762 ns) + CELL(2.108 ns) = 6.870 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'c\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { acc[16] c[16] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 30.68 % ) " "Info: Total cell delay = 2.108 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.762 ns ( 69.32 % ) " "Info: Total interconnect delay = 4.762 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { acc[16] c[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.870 ns" { acc[16] c[16] } { 0.000ns 4.762ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en acc[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 acc[16] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { acc[16] c[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.870 ns" { acc[16] c[16] } { 0.000ns 4.762ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "acc\[27\] b\[21\] en -0.370 ns register " "Info: th for register \"acc\[27\]\" (data pin = \"b\[21\]\", clock pin = \"en\") is -0.370 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.942 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 70; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns acc\[27\] 2 REG LC_X25_Y10_N8 4 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X25_Y10_N8; Fanout = 4; REG Node = 'acc\[27\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { en acc[27] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { en acc[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { en en~out0 acc[27] } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.327 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns b\[21\] 1 PIN PIN_153 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 25; PIN Node = 'b\[21\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[21] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.292 ns) 2.775 ns Add21~813 2 COMB LC_X25_Y10_N2 4 " "Info: 2: + IC(1.014 ns) + CELL(0.292 ns) = 2.775 ns; Loc. = LC_X25_Y10_N2; Fanout = 4; COMB Node = 'Add21~813'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { b[21] Add21~813 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.115 ns) 3.327 ns acc\[27\] 3 REG LC_X25_Y10_N8 4 " "Info: 3: + IC(0.437 ns) + CELL(0.115 ns) = 3.327 ns; Loc. = LC_X25_Y10_N8; Fanout = 4; REG Node = 'acc\[27\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { Add21~813 acc[27] } "NODE_NAME" } } { "SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 56.39 % ) " "Info: Total cell delay = 1.876 ns ( 56.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 43.61 % ) " "Info: Total interconnect delay = 1.451 ns ( 43.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { b[21] Add21~813 acc[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { b[21] b[21]~out0 Add21~813 acc[27] } { 0.000ns 0.000ns 1.014ns 0.437ns } { 0.000ns 1.469ns 0.292ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { en acc[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { en en~out0 acc[27] } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { b[21] Add21~813 acc[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { b[21] b[21]~out0 Add21~813 acc[27] } { 0.000ns 0.000ns 1.014ns 0.437ns } { 0.000ns 1.469ns 0.292ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "114 " "Info: Allocated 114 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 18:36:44 2007 " "Info: Processing ended: Tue Apr 10 18:36:44 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
