<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='41' type='const llvm::R600RegisterInfo'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='72' u='a' c='_ZNK4llvm13R600InstrInfo15getRegisterInfoEv'/>
<offset>640</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='32' u='w' c='_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='59' u='m' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='60' u='m' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='78' u='m' c='_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='208' u='a' c='_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='212' u='a' c='_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='328' u='m' c='_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='342' u='m' c='_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='420' u='m' c='_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='603' u='m' c='_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='604' u='m' c='_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1051' u='m' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1053' u='m' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1058' u='m' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1060' u='m' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
