Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:12:07 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.300        0.000                      0                 2850        0.101        0.000                      0                 2850        3.000        0.000                       0                  1102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.300        0.000                      0                 2850        0.101        0.000                      0                 2850        3.000        0.000                       0                  1102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 2.823ns (42.471%)  route 3.824ns (57.529%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.579    add0/out_reg[23]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    add0/out_reg[27]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.019 r  add0/out_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.295     7.314    add0/add0_out[29]
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.306     7.620 r  add0/out[29]_i_1__0/O
                         net (fo=1, routed)           0.000     7.620    sum0/out_reg[29]_1
    SLICE_X33Y40         FDRE                                         r  sum0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X33Y40         FDRE                                         r  sum0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.031     7.920    sum0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 2.816ns (42.368%)  route 3.830ns (57.632%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.579    add0/out_reg[23]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    add0/out_reg[27]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.011 r  add0/out_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.302     7.312    add0/add0_out[31]
    SLICE_X35Y40         LUT2 (Prop_lut2_I0_O)        0.307     7.619 r  add0/out[31]_i_3__1/O
                         net (fo=1, routed)           0.000     7.619    sum0/out_reg[31]_1
    SLICE_X35Y40         FDRE                                         r  sum0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X35Y40         FDRE                                         r  sum0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031     7.920    sum0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.582ns (39.284%)  route 3.991ns (60.716%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.777 r  add0/out_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.462     7.239    add0/add0_out[23]
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.307     7.546 r  add0/out[23]_i_1__0/O
                         net (fo=1, routed)           0.000     7.546    sum0/out_reg[23]_1
    SLICE_X35Y38         FDRE                                         r  sum0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X35Y38         FDRE                                         r  sum0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.032     7.921    sum0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.531ns (53.667%)  route 3.048ns (46.333%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm8/clk
    SLICE_X22Y35         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm8/out_reg[0]/Q
                         net (fo=50, routed)          0.492     1.983    fsm8/fsm8_out[0]
    SLICE_X23Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.107 f  fsm8/z_addr0[3]_INST_0_i_12/O
                         net (fo=13, routed)          0.701     2.808    fsm8/go_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.124     2.932 r  fsm8/y_addr0[1]_INST_0_i_3/O
                         net (fo=49, routed)          0.323     3.255    fsm7/done_reg
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.379 r  fsm7/out[1]_i_2/O
                         net (fo=39, routed)          0.345     3.724    fsm6/out_reg[1]_2
    SLICE_X27Y35         LUT5 (Prop_lut5_I0_O)        0.124     3.848 r  fsm6/out[31]_i_1__2/O
                         net (fo=93, routed)          0.601     4.449    add2/tmp0_write_en
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.573 r  add2/out[7]_i_13/O
                         net (fo=1, routed)           0.000     4.573    add2/out[7]_i_13_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.123 r  add2/out_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.123    add2/out_reg[7]_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  add2/out_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.237    add2/out_reg[11]_i_6_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  add2/out_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.351    add2/out_reg[15]_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  add2/out_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.465    add2/out_reg[19]_i_6_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.687 f  add2/out_reg[23]_i_6/O[0]
                         net (fo=1, routed)           0.587     6.273    fsm6/out[16]
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.299     6.572 r  fsm6/out[23]_i_5__8/O
                         net (fo=1, routed)           0.000     6.572    fsm6/out[23]_i_5__8_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.104 r  fsm6/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    fsm6/out_reg[23]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  fsm6/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    add2/out_reg[31][0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.552 r  add2/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.552    tmp0/sub4_out[29]
    SLICE_X29Y41         FDRE                                         r  tmp0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    tmp0/clk
    SLICE_X29Y41         FDRE                                         r  tmp0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.062     7.951    tmp0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 2.708ns (41.436%)  route 3.827ns (58.564%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.579    add0/out_reg[23]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    add0/out_reg[27]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.915 r  add0/out_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.299     7.213    add0/add0_out[28]
    SLICE_X35Y40         LUT2 (Prop_lut2_I0_O)        0.295     7.508 r  add0/out[28]_i_1__0/O
                         net (fo=1, routed)           0.000     7.508    sum0/out_reg[28]_1
    SLICE_X35Y40         FDRE                                         r  sum0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X35Y40         FDRE                                         r  sum0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031     7.920    sum0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 2.734ns (41.549%)  route 3.846ns (58.451%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.579    add0/out_reg[23]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.696 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    add0/out_reg[27]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.935 r  add0/out_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.317     7.252    add0/add0_out[30]
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.301     7.553 r  add0/out[30]_i_1__0/O
                         net (fo=1, routed)           0.000     7.553    sum0/out_reg[30]_1
    SLICE_X34Y40         FDRE                                         r  sum0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X34Y40         FDRE                                         r  sum0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.077     7.966    sum0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 2.706ns (41.440%)  route 3.824ns (58.560%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.579    add0/out_reg[23]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.902 r  add0/out_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.295     7.197    add0/add0_out[25]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.503 r  add0/out[25]_i_1__0/O
                         net (fo=1, routed)           0.000     7.503    sum0/out_reg[25]_1
    SLICE_X33Y39         FDRE                                         r  sum0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X33Y39         FDRE                                         r  sum0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.031     7.920    sum0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 2.699ns (41.336%)  route 3.830ns (58.664%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.579    add0/out_reg[23]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.894 r  add0/out_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.302     7.195    add0/add0_out[27]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.307     7.502 r  add0/out[27]_i_1__0/O
                         net (fo=1, routed)           0.000     7.502    sum0/out_reg[27]_1
    SLICE_X35Y39         FDRE                                         r  sum0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X35Y39         FDRE                                         r  sum0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031     7.920    sum0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 3.510ns (53.519%)  route 3.048ns (46.481%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm8/clk
    SLICE_X22Y35         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm8/out_reg[0]/Q
                         net (fo=50, routed)          0.492     1.983    fsm8/fsm8_out[0]
    SLICE_X23Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.107 f  fsm8/z_addr0[3]_INST_0_i_12/O
                         net (fo=13, routed)          0.701     2.808    fsm8/go_0
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.124     2.932 r  fsm8/y_addr0[1]_INST_0_i_3/O
                         net (fo=49, routed)          0.323     3.255    fsm7/done_reg
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.379 r  fsm7/out[1]_i_2/O
                         net (fo=39, routed)          0.345     3.724    fsm6/out_reg[1]_2
    SLICE_X27Y35         LUT5 (Prop_lut5_I0_O)        0.124     3.848 r  fsm6/out[31]_i_1__2/O
                         net (fo=93, routed)          0.601     4.449    add2/tmp0_write_en
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.573 r  add2/out[7]_i_13/O
                         net (fo=1, routed)           0.000     4.573    add2/out[7]_i_13_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.123 r  add2/out_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.123    add2/out_reg[7]_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  add2/out_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.237    add2/out_reg[11]_i_6_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  add2/out_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.351    add2/out_reg[15]_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.465 r  add2/out_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.465    add2/out_reg[19]_i_6_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.687 f  add2/out_reg[23]_i_6/O[0]
                         net (fo=1, routed)           0.587     6.273    fsm6/out[16]
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.299     6.572 r  fsm6/out[23]_i_5__8/O
                         net (fo=1, routed)           0.000     6.572    fsm6/out[23]_i_5__8_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.104 r  fsm6/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    fsm6/out_reg[23]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  fsm6/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    add2/out_reg[31][0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  add2/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.531    tmp0/sub4_out[31]
    SLICE_X29Y41         FDRE                                         r  tmp0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    tmp0/clk
    SLICE_X29Y41         FDRE                                         r  tmp0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.062     7.951    tmp0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.617ns (40.310%)  route 3.875ns (59.690%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.973     0.973    fsm0/clk
    SLICE_X35Y33         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.844     2.273    fsm0/fsm0_out[15]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124     2.397 f  fsm0/out[31]_i_10__3/O
                         net (fo=1, routed)           0.816     3.213    fsm0/out[31]_i_10__3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  fsm0/out[31]_i_5__5/O
                         net (fo=4, routed)           0.437     3.774    fsm0/out[31]_i_5__5_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.124     3.898 f  fsm0/r_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.680     4.578    fsm1/out_tmp_reg__0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.702 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=180, routed)         0.752     5.454    add0/out_reg[31]_i_5_0
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  add0/out[7]_i_9/O
                         net (fo=1, routed)           0.000     5.578    add0/out[7]_i_9_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.111 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.111    add0/out_reg[7]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.228 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.228    add0/out_reg[11]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.345 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.345    add0/out_reg[15]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.462 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.462    add0/out_reg[19]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.579 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.579    add0/out_reg[23]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 r  add0/out_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.346     7.164    add0/add0_out[26]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.301     7.465 r  add0/out[26]_i_1__0/O
                         net (fo=1, routed)           0.000     7.465    sum0/out_reg[26]_1
    SLICE_X33Y39         FDRE                                         r  sum0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1105, unset)         0.924     7.924    sum0/clk
    SLICE_X33Y39         FDRE                                         r  sum0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.032     7.921    sum0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 div0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    div0/clk
    SLICE_X15Y38         FDRE                                         r  div0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    fsm8/Q[1]
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.652 r  fsm8/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.652    alpha0/D[1]
    SLICE_X14Y38         FDRE                                         r  alpha0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    alpha0/clk
    SLICE_X14Y38         FDRE                                         r  alpha0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.120     0.552    alpha0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    div0/clk
    SLICE_X19Y43         FDRE                                         r  div0/quotient_msk_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[29]/Q
                         net (fo=3, routed)           0.077     0.628    div0/quotient_msk_reg_n_0_[29]
    SLICE_X18Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.673 r  div0/quotient[29]_i_1/O
                         net (fo=1, routed)           0.000     0.673    div0/quotient[29]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  div0/quotient_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    div0/clk
    SLICE_X18Y43         FDRE                                         r  div0/quotient_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.121     0.553    div0/quotient_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 div0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    div0/clk
    SLICE_X19Y44         FDRE                                         r  div0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[31]/Q
                         net (fo=1, routed)           0.080     0.631    fsm8/Q[30]
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.676 r  fsm8/out[31]_i_2__0/O
                         net (fo=1, routed)           0.000     0.676    alpha0/D[31]
    SLICE_X18Y44         FDRE                                         r  alpha0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    alpha0/clk
    SLICE_X18Y44         FDRE                                         r  alpha0/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.121     0.553    alpha0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    div0/clk
    SLICE_X15Y43         FDRE                                         r  div0/quotient_msk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[16]/Q
                         net (fo=3, routed)           0.079     0.631    div0/quotient_msk_reg_n_0_[16]
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.676 r  div0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.000     0.676    div0/quotient[16]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  div0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    div0/clk
    SLICE_X14Y43         FDRE                                         r  div0/quotient_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zRead00/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    zRead00/clk
    SLICE_X13Y44         FDRE                                         r  zRead00/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[15]/Q
                         net (fo=1, routed)           0.102     0.653    yWrite10/out_reg[15]_1
    SLICE_X14Y44         FDRE                                         r  yWrite10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    yWrite10/clk
    SLICE_X14Y44         FDRE                                         r  yWrite10/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.075     0.507    yWrite10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    div0/clk
    SLICE_X19Y43         FDRE                                         r  div0/quotient_msk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[30]/Q
                         net (fo=3, routed)           0.112     0.664    div0/quotient_msk_reg_n_0_[30]
    SLICE_X18Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.709 r  div0/quotient[30]_i_1/O
                         net (fo=1, routed)           0.000     0.709    div0/quotient[30]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  div0/quotient_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    div0/clk
    SLICE_X18Y43         FDRE                                         r  div0/quotient_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.121     0.553    div0/quotient_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 zRead00/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    zRead00/clk
    SLICE_X15Y45         FDRE                                         r  zRead00/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[25]/Q
                         net (fo=1, routed)           0.110     0.661    yWrite10/out_reg[25]_1
    SLICE_X15Y44         FDRE                                         r  yWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    yWrite10/clk
    SLICE_X15Y44         FDRE                                         r  yWrite10/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.072     0.504    yWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    mult2/clk
    SLICE_X36Y35         FDRE                                         r  mult2/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult2/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.055     0.614    mult2/p_1_in[9]
    SLICE_X36Y35         FDRE                                         r  mult2/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    mult2/clk
    SLICE_X36Y35         FDRE                                         r  mult2/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.023     0.455    mult2/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            beta0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    mult0/clk
    SLICE_X21Y47         FDRE                                         r  mult0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[10]/Q
                         net (fo=1, routed)           0.110     0.661    beta0/out[10]
    SLICE_X21Y46         FDRE                                         r  beta0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    beta0/clk
    SLICE_X21Y46         FDRE                                         r  beta0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.070     0.502    beta0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            beta0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.410     0.410    mult0/clk
    SLICE_X21Y47         FDRE                                         r  mult0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[7]/Q
                         net (fo=1, routed)           0.110     0.661    beta0/out[7]
    SLICE_X21Y46         FDRE                                         r  beta0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1105, unset)         0.432     0.432    beta0/clk
    SLICE_X21Y46         FDRE                                         r  beta0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.070     0.502    beta0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y16   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y19   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y14   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y14   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y18   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y19   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y13   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y13   mult3/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X21Y45  mult0/out_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X21Y47  mult0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y45  mult0/out_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y47  mult0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y48  mult0/out_tmp_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y48  mult0/out_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y45  mult0/out_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y45  mult0/out_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y45  mult0/out_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y47  mult0/out_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y49  mult0/out_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y48  mult0/out_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y48  mult0/out_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y45  mult0/out_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y45  mult0/out_tmp_reg[2]/C



