
---------- Begin Simulation Statistics ----------
final_tick                                13349874500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39926                       # Simulator instruction rate (inst/s)
host_mem_usage                                 912952                       # Number of bytes of host memory used
host_op_rate                                    47770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   250.46                       # Real time elapsed on the host
host_tick_rate                               53301265                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013350                       # Number of seconds simulated
sim_ticks                                 13349874500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.544470                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1367335                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1431098                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                814                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114677                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2081137                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              99926                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          124216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            24290                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2897327                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311738                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10051                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3195777                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3230644                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             93417                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                313979                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1304150                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     22305083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.537345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.425895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17692172     79.32%     79.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2081992      9.33%     88.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       892143      4.00%     92.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       520108      2.33%     94.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       373872      1.68%     96.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       152899      0.69%     97.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       158312      0.71%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       119606      0.54%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       313979      1.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22305083                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.669987                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.669987                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                712496                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 21361                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1344896                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13716133                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18872568                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2778630                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  94136                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 58598                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 65216                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2897327                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1818113                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3269541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 79973                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         3934                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11908780                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  990                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           308                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  230882                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.108515                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           19132832                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1778999                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.446024                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           22523046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.625979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.852897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19573728     86.91%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   373835      1.66%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   356834      1.58%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   393731      1.75%     91.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   259626      1.15%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   313362      1.39%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   276674      1.23%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   237139      1.05%     96.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   738117      3.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22523046                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      2163437                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     16773167                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     21180937                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull      1030654                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     599573950                       # number of prefetches that crossed the page
system.cpu.idleCycles                         4176824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122096                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2530640                       # Number of branches executed
system.cpu.iew.exec_nop                         24580                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.480704                       # Inst execution rate
system.cpu.iew.exec_refs                      4484917                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1552155                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  142652                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2941328                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                638                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9802                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1586067                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13290493                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2932762                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             95888                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12834728                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1337                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 61202                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  94136                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 63053                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            28166                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          554                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          573                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        99684                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       356019                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        74269                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            573                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        69130                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          52966                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11399276                       # num instructions consuming a value
system.cpu.iew.wb_count                      12610773                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.557028                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6349719                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.472316                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12653399                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15511784                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9235831                       # number of integer regfile writes
system.cpu.ipc                               0.374534                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.374534                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                56      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8276469     64.01%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110241      0.85%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10053      0.08%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 219      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                119      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                183      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  99      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2973970     23.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1559117     12.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12930616                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      104682                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008096                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26747     25.55%     25.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.02%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     25.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  45293     43.27%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32619     31.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13032199                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48485573                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12608295                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14562948                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13265275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12930616                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 638                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1301296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2726                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1022754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      22523046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.574106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.330130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17411846     77.31%     77.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1901186      8.44%     85.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1186469      5.27%     91.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              783697      3.48%     94.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              488712      2.17%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              339193      1.51%     98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              261388      1.16%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              118180      0.52%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               32375      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22523046                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.484295                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3043                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6113                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2478                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              4811                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             32218                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            45788                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2941328                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1586067                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9619065                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         26699870                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  227560                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  77296                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 18931724                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  20652                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1377                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20042395                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13573897                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13400658                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2773993                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 152038                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  94136                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                278495                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1626063                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         16461234                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         217138                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14431                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    336541                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            631                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3243                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     35278068                       # The number of ROB reads
system.cpu.rob.rob_writes                    26797859                       # The number of ROB writes
system.cpu.timesIdled                          667758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2141                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     603                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17656                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          105                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2395739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4792520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6717                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10650                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10650                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6717                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           275                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1111680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1111680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17642    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17642                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22403500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           91975000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2382769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2362426                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13710                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2362444                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20326                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          301                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7087309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       101987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7189296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    302391360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4055296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              306446656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              18                       # Total snoops (count)
system.tol2bus.snoopTraffic                       448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2396795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006619                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2396690    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    105      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2396795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5059595875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             37.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52007890                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3543678473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            26.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               800541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                21999                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher      1556568                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2379108                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              800541                       # number of overall hits
system.l2.overall_hits::.cpu.data               21999                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher      1556568                       # number of overall hits
system.l2.overall_hits::total                 2379108                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12037                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5331                       # number of overall misses
system.l2.overall_misses::.cpu.data             12037                       # number of overall misses
system.l2.overall_misses::total                 17368                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    423842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    930835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1354677500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    423842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    930835500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1354677500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           805872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher      1556568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2396476                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          805872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher      1556568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2396476                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.353655                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007247                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.353655                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007247                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79505.158507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77331.187173                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77998.474205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79505.158507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77331.187173                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77998.474205                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   3                       # number of writebacks
system.l2.writebacks::total                         3                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    370446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    810465500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1180911500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    370446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    810465500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1180911500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.353655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007247                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.353655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007247                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69502.063790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67331.187173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67997.437669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69502.063790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67331.187173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67997.437669                       # average overall mshr miss latency
system.l2.replacements                             14                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29328                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29328                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2362321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2362321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2362321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2362321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3060                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10650                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    819542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     819542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76952.347418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76952.347418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    713042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    713042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66952.347418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66952.347418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         800541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher      1556568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2357109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    423842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    423842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       805872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher      1556568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2362440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79505.158507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79505.158507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    370446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    370446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69502.063790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69502.063790                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    111293000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    111293000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80240.086518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80240.086518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     97423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     97423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70240.086518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70240.086518                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                26                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          275                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             275                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          301                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           301                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.913621                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.913621                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          275                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          275                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5229500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5229500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.913621                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.913621                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19016.363636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19016.363636                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12181.146098                       # Cycle average of tags in use
system.l2.tags.total_refs                     4792135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    271.539835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     190.050406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3887.312116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8103.783576                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.118631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.247308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.371739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9926                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.537354                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38356936                       # Number of tag accesses
system.l2.tags.data_accesses                 38356936                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         341120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         770368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1111488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       341120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        341120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          25552300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          57706011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              83258311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     25552300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25552300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          14382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                14382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          14382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         25552300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         57706011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83272693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000586500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17367                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    141160250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   86835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               466791500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8128.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26878.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13779                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.779264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.301197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.296881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          932     25.98%     25.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          953     26.56%     52.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          513     14.30%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          358      9.98%     76.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          362     10.09%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          139      3.87%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           72      2.01%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      1.11%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          219      6.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3588                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1111488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1111488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        83.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     83.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13334990500                       # Total gap between requests
system.mem_ctrls.avgGap                     767702.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       341120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       770368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 25552300.135855212808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 57706010.644519545138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            3                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    151139250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    315652250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28356.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26223.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11659620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6197235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61375440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1053492960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2082349080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3372794880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6587869215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.477989                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8747947000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    445640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4156287500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13958700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7419225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62624940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1053492960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2324218320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3169115520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6630829665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.696030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8215040500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    445640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4689194000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       936021                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           936021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       936021                       # number of overall hits
system.cpu.icache.overall_hits::total          936021                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       882064                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         882064                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       882064                       # number of overall misses
system.cpu.icache.overall_misses::total        882064                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12500519938                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12500519938                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12500519938                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12500519938                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1818085                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1818085                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1818085                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1818085                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.485161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.485161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.485161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.485161                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14171.896754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14171.896754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14171.896754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14171.896754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       197648                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             23041                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.578100                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches           1426618                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      2362427                       # number of writebacks
system.cpu.icache.writebacks::total           2362427                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        76190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        76190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        76190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        76190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       805874                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       805874                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       805874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher      1556570                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2362444                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10954476987                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10954476987                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10954476987                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  18948597976                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29903074963                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.443254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.443254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.443254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     1.299413                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13593.287520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13593.287520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13593.287520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12173.302824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12657.686262                       # average overall mshr miss latency
system.cpu.icache.replacements                2362427                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       936021                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          936021                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       882064                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        882064                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12500519938                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12500519938                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1818085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1818085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.485161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.485161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14171.896754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14171.896754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        76190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        76190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       805874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       805874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10954476987                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10954476987                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.443254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.443254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13593.287520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13593.287520                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher      1556570                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total      1556570                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  18948597976                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  18948597976                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12173.302824                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12173.302824                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3298464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2362443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.396209                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     5.786662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    10.212419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.361666                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.638276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5998613                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5998613                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4176827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4176827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4182721                       # number of overall hits
system.cpu.dcache.overall_hits::total         4182721                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       129563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         129563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       129570                       # number of overall misses
system.cpu.dcache.overall_misses::total        129570                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5699910736                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5699910736                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5699910736                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5699910736                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4306390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4306390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4312291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4312291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030047                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43993.352547                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43993.352547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43990.975812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43990.975812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33807                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               950                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              97                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.586316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    54.298969                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29328                       # number of writebacks
system.cpu.dcache.writebacks::total             29328                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        95235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        95235                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95235                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34335                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1226345365                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1226345365                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1226678365                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1226678365                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007962                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35724.346452                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35724.346452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35726.761759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35726.761759                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33313                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2744177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2744177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        50335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1418245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1418245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2794512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2794512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28176.129929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28176.129929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        30018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    343610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    343610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16912.462470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16912.462470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1432647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1432647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4275130348                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4275130348                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54099.823444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54099.823444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        65217                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        65217                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    876404977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    876404977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63480.007026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63480.007026                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5894                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5894                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5901                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5901                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       333000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       333000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001186                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001186                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6534888                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6534888                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31877.502439                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31877.502439                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6329888                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6329888                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30877.502439                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30877.502439                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          586                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          586                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       281000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       281000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.010135                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010135                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 46833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.052410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4218194                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34337                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.846900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.052410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8661203                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8661203                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13349874500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  13349874500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
