--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_FrequencyDivider/Comp_FrequencyDivider.ise
-intstyle ise -e 3 -s 4 -xml Comp_FrequencyDivider Comp_FrequencyDivider.ncd -o
Comp_FrequencyDivider.twr Comp_FrequencyDivider.pcf -ucf
Comp_FrequencyDivider.ucf

Design file:              Comp_FrequencyDivider.ncd
Physical constraint file: Comp_FrequencyDivider.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock SysCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out1        |    9.165(F)|SysCLK_BUFGP      |   0.000|
out2        |    9.017(F)|SysCLK_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock SysCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysCLK         |         |         |         |    6.069|
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 10 22:40:13 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



