<HTML>
<HEAD>
<TITLE>Microchip MPLAB XC8 C Compiler: 16F18313 Support Information</TITLE>
<LINK rel=stylesheet href="" type="text/css">
</HEAD>
<BODY>
<a name="top"><h2 class="">16F18313 Support Information</h2>
<h3 class="">#pragma config Usage</h3>
<h4 class="">#pragma config &lt;setting&gt;=&lt;named value&gt;</h4>
For example:<br>
<code>// FEXTOSC External Oscillator mode Selection bits: EC (external clock) above 8 MHz<br>// Power-up default value for COSC bits: EXTOSC operating per FEXTOSC bits<br>// Clock Out Enable bit: CLKOUT function is disabled; I/O or oscillator function on OSC2<br>// Clock Switch Enable bit: Writing to NOSC and NDIV is allowed<br>// Fail-Safe Clock Monitor Enable: Fail-Safe Clock Monitor is enabled<br>#pragma config FEXTOSC = ECH, RSTOSC = EXT1X, CLKOUTEN = OFF, CSWEN = ON, FCMEN = ON</code><h4 class="">#pragma config &lt;setting&gt;=&lt;literal constant&gt;</h4>
For example:<br>
<code>// FEXTOSC External Oscillator mode Selection bits: EC (external clock) above 8 MHz<br>// Power-up default value for COSC bits: EXTOSC operating per FEXTOSC bits<br>// Clock Out Enable bit: CLKOUT function is disabled; I/O or oscillator function on OSC2<br>// Clock Switch Enable bit: Writing to NOSC and NDIV is allowed<br>// Fail-Safe Clock Monitor Enable: Fail-Safe Clock Monitor is enabled<br>#pragma config FEXTOSC = 0x7, RSTOSC = 0x7, CLKOUTEN = 0x1, CSWEN = 0x1, FCMEN = 0x1</code><h4 class="">#pragma config &lt;register&gt;=&lt;literal constant&gt;</h4>
For example:
<br>
<code>// FEXTOSC External Oscillator mode Selection bits: EC (external clock) above 8 MHz<br>// Power-up default value for COSC bits: EXTOSC operating per FEXTOSC bits<br>// Clock Out Enable bit: CLKOUT function is disabled; I/O or oscillator function on OSC2<br>// Clock Switch Enable bit: Writing to NOSC and NDIV is allowed<br>// Fail-Safe Clock Monitor Enable: Fail-Safe Clock Monitor is enabled<br>#pragma config CONFIG1 = 0xFFFF</code><br>
<br>
For example:
<br>
<code>// IDLOC @ 0x8000<br>
#pragma config IDLOC0 = 0x3FFF</code><br>
<br>
<small><a href="#top">Back to top</a></small>
<h3 class="">#pragma config Settings</h3>
<h4 class="">Register: CONFIG1 @ 0x8007 </h4>
<table class="">
<tr><td><b>FEXTOSC =</b></td><td><b>FEXTOSC External Oscillator mode Selection bits</b></td><td><b></b></td></tr>
<tr><td>ECH</td><td>EC (external clock) above 8 MHz</td><td></td></tr>
<tr><td>ECM</td><td>EC (external clock) for 100 kHz to 8 MHz</td><td></td></tr>
<tr><td>ECL</td><td>EC (external clock) below 100 kHz</td><td></td></tr>
<tr><td>OFF</td><td>Oscillator not enabled</td><td></td></tr>
<tr><td>HS</td><td>HS (crystal oscillator) above 4 MHz</td><td></td></tr>
<tr><td>XT</td><td>XT (crystal oscillator) from 100 kHz to 4 MHz</td><td></td></tr>
<tr><td>LP</td><td>LP (crystal oscillator) optimized for 32.768 kHz</td><td></td></table>
<table class="">
<tr><td><b>RSTOSC =</b></td><td><b>Power-up default value for COSC bits</b></td><td><b></b></td></tr>
<tr><td>EXT1X</td><td>EXTOSC operating per FEXTOSC bits</td><td></td></tr>
<tr><td>HFINT1</td><td>HFINTOSC (1MHz)</td><td></td></tr>
<tr><td>LFINT</td><td>LFINTOSC (31kHz)</td><td></td></tr>
<tr><td>SOSC</td><td>SOSC (31kHz)</td><td></td></tr>
<tr><td>EXT4X</td><td>EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits</td><td></td></tr>
<tr><td>HFINT32</td><td>HFINTOSC with 2x PLL (32MHz)</td><td></td></table>
<table class="">
<tr><td><b>CLKOUTEN =</b></td><td><b>Clock Out Enable bit</b></td><td><b></b></td></tr>
<tr><td>OFF</td><td>CLKOUT function is disabled; I/O or oscillator function on OSC2</td><td></td></tr>
<tr><td>ON</td><td>CLKOUT function is enabled; FOSC/4 clock appears at OSC2</td><td></td></table>
<table class="">
<tr><td><b>CSWEN =</b></td><td><b>Clock Switch Enable bit</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>Writing to NOSC and NDIV is allowed</td><td></td></tr>
<tr><td>OFF</td><td>The NOSC and NDIV bits cannot be changed by user software</td><td></td></table>
<table class="">
<tr><td><b>FCMEN =</b></td><td><b>Fail-Safe Clock Monitor Enable</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>Fail-Safe Clock Monitor is enabled</td><td></td></tr>
<tr><td>OFF</td><td>Fail-Safe Clock Monitor is disabled</td><td></td></table>
<h4 class="">Register: CONFIG2 @ 0x8008 </h4>
<table class="">
<tr><td><b>MCLRE =</b></td><td><b>Master Clear Enable bit</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>MCLR/VPP pin function is MCLR; Weak pull-up enabled</td><td></td></tr>
<tr><td>OFF</td><td>MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of port pin's WPU control bit.</td><td></td></table>
<table class="">
<tr><td><b>PWRTE =</b></td><td><b>Power-up Timer Enable bit</b></td><td><b></b></td></tr>
<tr><td>OFF</td><td>PWRT disabled</td><td></td></tr>
<tr><td>ON</td><td>PWRT enabled</td><td></td></table>
<table class="">
<tr><td><b>WDTE =</b></td><td><b>Watchdog Timer Enable bits</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>WDT enabled, SWDTEN is ignored</td><td></td></tr>
<tr><td>SLEEP</td><td>WDT enabled while running and disabled while in SLEEP/IDLE; SWDTEN is ignored</td><td></td></tr>
<tr><td>SWDTEN</td><td>WDT controlled by the SWDTEN bit in the WDTCON register</td><td></td></tr>
<tr><td>OFF</td><td>WDT disabled; SWDTEN is ignored</td><td></td></table>
<table class="">
<tr><td><b>LPBOREN =</b></td><td><b>Low-power BOR enable bit</b></td><td><b></b></td></tr>
<tr><td>OFF</td><td>ULPBOR disabled</td><td></td></tr>
<tr><td>ON</td><td>ULPBOR enabled</td><td></td></table>
<table class="">
<tr><td><b>BOREN =</b></td><td><b>Brown-out Reset Enable bits</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>Brown-out Reset enabled, SBOREN bit ignored</td><td></td></tr>
<tr><td>SLEEP</td><td>Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored</td><td></td></tr>
<tr><td>SBOREN</td><td>Brown-out Reset enabled according to SBOREN</td><td></td></tr>
<tr><td>OFF</td><td>Brown-out Reset disabled</td><td></td></table>
<table class="">
<tr><td><b>BORV =</b></td><td><b>Brown-out Reset Voltage selection bit</b></td><td><b></b></td></tr>
<tr><td>LOW</td><td>Brown-out voltage (Vbor) set to 2.45V</td><td></td></tr>
<tr><td>HIGH</td><td>Brown-out voltage (Vbor) set to 2.7V</td><td></td></table>
<table class="">
<tr><td><b>PPS1WAY =</b></td><td><b>PPSLOCK bit One-Way Set Enable bit</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>The PPSLOCK bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle</td><td></td></tr>
<tr><td>OFF</td><td>The PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)</td><td></td></table>
<table class="">
<tr><td><b>STVREN =</b></td><td><b>Stack Overflow/Underflow Reset Enable bit</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>Stack Overflow or Underflow will cause a Reset</td><td></td></tr>
<tr><td>OFF</td><td>Stack Overflow or Underflow will not cause a Reset</td><td></td></table>
<table class="">
<tr><td><b>DEBUG =</b></td><td><b>Debugger enable bit</b></td><td><b></b></td></tr>
<tr><td>OFF</td><td>Background debugger disabled</td><td></td></tr>
<tr><td>ON</td><td>Background debugger enabled</td><td></td></table>
<h4 class="">Register: CONFIG3 @ 0x8009 </h4>
<table class="">
<tr><td><b>WRT =</b></td><td><b>User NVM self-write protection bits</b></td><td><b></b></td></tr>
<tr><td>OFF</td><td>Write protection off</td><td></td></tr>
<tr><td>BOOT</td><td>0000h to 01FFh write-protected, 0200h to 07FFh may be modified</td><td></td></tr>
<tr><td>HALF</td><td>0000h to 03FFh write-protected, 0400h to 07FFh may be modified</td><td></td></tr>
<tr><td>ALL</td><td>0000h to 07FFh write protected, no addresses may be modified</td><td></td></table>
<table class="">
<tr><td><b>LVP =</b></td><td><b>Low Voltage Programming Enable bit</b></td><td><b></b></td></tr>
<tr><td>ON</td><td>Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit is ignored.</td><td></td></tr>
<tr><td>OFF</td><td>HV on MCLR/VPP must be used for programming.</td><td></td></table>
<h4 class="">Register: CONFIG4 @ 0x800A </h4>
<table class="">
<tr><td><b>CP =</b></td><td><b>User NVM Program Memory Code Protection bit</b></td><td><b></b></td></tr>
<tr><td>OFF</td><td>User NVM code protection disabled</td><td></td></tr>
<tr><td>ON</td><td>User NVM code protection enabled</td><td></td></table>
<table class="">
<tr><td><b>CPD =</b></td><td><b>Data NVM Memory Code Protection bit</b></td><td><b></b></td></tr>
<tr><td>OFF</td><td>Data NVM code protection disabled</td><td></td></tr>
<tr><td>ON</td><td>Data NVM code protection enabled</td><td></td></table>
<h4 class="">Register: IDLOC0 @ 0x8000 </h4>
<h4 class="">Register: IDLOC1 @ 0x8001 </h4>
<h4 class="">Register: IDLOC2 @ 0x8002 </h4>
<h4 class="">Register: IDLOC3 @ 0x8003 </h4>
<small><a href="#top">Back to top</a></small>
<small><a href="#top">Back to top</a></small>
</BODY>
</HTML>
