
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.1
// timestamp : Thu Dec 28 21:59:52 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/vedvyas/rvi-code-forks/riscv-ctg/sample_cgfs/srmcfg.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file is used for the test of CSR-combination coverpoint described in srmcfg covergroup.

#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_ZICSR")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//$cond;def TEST_CASE_1=True;",srmcfg)


RVTEST_SIGBASE(x28, signature_x28_0)


inst_0_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0f80)


inst_0_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 0, x28)


inst_0_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_1_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x7ff)


inst_1_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 8, x28)


inst_1_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_2_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x8000000)


inst_2_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 16, x28)


inst_2_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_3_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xff00000)


inst_3_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 24, x28)


inst_3_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_4_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0e00)


inst_4_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 32, x28)


inst_4_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_5_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0ff0)


inst_5_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 40, x28)


inst_5_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_6_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff)


inst_6_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 48, x28)


inst_6_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_7_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0dff)


inst_7_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 56, x28)


inst_7_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_8_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xc000000)


inst_8_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 64, x28)


inst_8_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_9_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff07ff)


inst_9_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 72, x28)


inst_9_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_10_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0000)


inst_10_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 80, x28)


inst_10_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_11_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0fef)


inst_11_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 88, x28)


inst_11_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_12_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xffe0fff)


inst_12_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 96, x28)


inst_12_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_13_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xbff0fff)


inst_13_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 104, x28)


inst_13_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_14_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0fdf)


inst_14_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 112, x28)


inst_14_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_15_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x70fff)


inst_15_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 120, x28)


inst_15_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_16_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xff)


inst_16_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 128, x28)


inst_16_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_17_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x7f)


inst_17_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 136, x28)


inst_17_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_18_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x7ff0fff)


inst_18_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 144, x28)


inst_18_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_19_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0ff8)


inst_19_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 152, x28)


inst_19_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_20_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0ffe)


inst_20_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 160, x28)


inst_20_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_21_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x1f)


inst_21_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 168, x28)


inst_21_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_22_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xeff0fff)


inst_22_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 176, x28)


inst_22_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_23_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0fc0)


inst_23_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 184, x28)


inst_23_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_24_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x30fff)


inst_24_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 192, x28)


inst_24_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_25_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfc00000)


inst_25_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 200, x28)


inst_25_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_26_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xff70fff)


inst_26_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 208, x28)


inst_26_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_27_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0ffd)


inst_27_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 216, x28)


inst_27_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_28_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x3)


inst_28_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 224, x28)


inst_28_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_29_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x3ff0fff)


inst_29_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 232, x28)


inst_29_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_30_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0800)


inst_30_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 240, x28)


inst_30_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_31_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xf7f0fff)


inst_31_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 248, x28)


inst_31_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_32_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x3f0fff)


inst_32_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 256, x28)


inst_32_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_33_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0fe0)


inst_33_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 264, x28)


inst_33_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_34_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0fff)


inst_34_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 272, x28)


inst_34_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_35_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0f7f)


inst_35_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 280, x28)


inst_35_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_36_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfef0fff)


inst_36_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 288, x28)


inst_36_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_37_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x0)


inst_37_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 296, x28)


inst_37_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_38_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x3ff)


inst_38_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 304, x28)


inst_38_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_39_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0ff7)


inst_39_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 312, x28)


inst_39_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_40_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xf0fff)


inst_40_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 320, x28)


inst_40_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_41_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x7)


inst_41_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 328, x28)


inst_41_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_42_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x3f)


inst_42_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 336, x28)


inst_42_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_43_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xe000000)


inst_43_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 344, x28)


inst_43_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_44_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0ffb)


inst_44_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 352, x28)


inst_44_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_45_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0eff)


inst_45_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 360, x28)


inst_45_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_46_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfdf0fff)


inst_46_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 368, x28)


inst_46_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_47_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xffe0000)


inst_47_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 376, x28)


inst_47_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_48_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0fbf)


inst_48_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 384, x28)


inst_48_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_49_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xdff0fff)


inst_49_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 392, x28)


inst_49_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_50_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xf000000)


inst_50_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 400, x28)


inst_50_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_51_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x1ff)


inst_51_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 408, x28)


inst_51_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_52_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x7f0fff)


inst_52_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 416, x28)


inst_52_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_53_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfe00000)


inst_53_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 424, x28)


inst_53_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_54_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xf)


inst_54_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 432, x28)


inst_54_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_55_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xffd0fff)


inst_55_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 440, x28)


inst_55_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_56_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xf800000)


inst_56_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 448, x28)


inst_56_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_57_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xffc0000)


inst_57_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 456, x28)


inst_57_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_58_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x1ff0fff)


inst_58_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 464, x28)


inst_58_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_59_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0bff)


inst_59_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 472, x28)


inst_59_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_60_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xffb0fff)


inst_60_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 480, x28)


inst_60_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_61_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0ffc)


inst_61_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 488, x28)


inst_61_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_62_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xff0fff)


inst_62_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 496, x28)


inst_62_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_63_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0c00)


inst_63_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 504, x28)


inst_63_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_64_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfbf0fff)


inst_64_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 512, x28)


inst_64_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_65_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x1)


inst_65_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 520, x28)


inst_65_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_66_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x1f0fff)


inst_66_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 528, x28)


inst_66_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_67_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xfff0f00)


inst_67_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 536, x28)


inst_67_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_68_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0x10fff)


inst_68_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 544, x28)


inst_68_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)


inst_69_csr_write_0:

WRITE_TO_CSR_FIELD_W_MASK(CSR_SRMCFG, x1, x30, x31, 0xfff0fff, 0xff80000)


inst_69_csr_read_sig_upd_0:

READ_CSR_REG_AND_UPD_SIG(CSR_SRMCFG, x29, 552, x28)


inst_69_csr_restore_0:

RESTORE_CSR_REG(CSR_SRMCFG, x1)

#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x28_0:
    .fill 70*(XLEN/32),4,0xdeadbeef

RVMODEL_DATA_END
