Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 11 17:08:13 2025
| Host         : DESKTOP-91CSLS9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           15 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | m_db_btn/IDX[0].data  |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | m_db_btn/IDX[1].data  |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | m_uart_tx/end_of_bit  | m_uart_tx/bit_count0               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | led_shift[3]_i_1_n_0  |                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | m_uart_tx/end_of_byte | m_uart_tx/byte_count0              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                       |                                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG |                       | m_pwm/count[7]_i_1_n_0             |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | m_db_btn/IDX[0].count | m_db_btn/IDX[0].transitioning3_out |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | m_db_btn/IDX[1].count | m_db_btn/IDX[1].transitioning1_out |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG |                       | m_uart_tx/cd_count0                |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                       | led_shift[3]_i_1_n_0               |                6 |             23 |         3.83 |
+----------------+-----------------------+------------------------------------+------------------+----------------+--------------+


