Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sat Nov 18 16:20:35 2023
| Host             : LAPTOP-CK74LVEA running 64-bit major release  (build 9200)
| Command          : report_power -file ErrorFunnel_Top_power_routed.rpt -pb ErrorFunnel_Top_power_summary_routed.pb -rpx ErrorFunnel_Top_power_routed.rpx
| Design           : ErrorFunnel_Top
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.633        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.303        |
| Device Static (W)        | 0.330        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.039 |        3 |       --- |             --- |
| Slice Logic             |     0.054 |     5956 |       --- |             --- |
|   LUT as Logic          |     0.050 |     1959 |    433200 |            0.45 |
|   Register              |     0.003 |     3092 |    866400 |            0.36 |
|   LUT as Shift Register |    <0.001 |       76 |    174200 |            0.04 |
|   CARRY4                |    <0.001 |      114 |    108300 |            0.11 |
|   F7/F8 Muxes           |    <0.001 |        1 |    433200 |           <0.01 |
|   Others                |     0.000 |      146 |       --- |             --- |
| Signals                 |     0.071 |     5104 |       --- |             --- |
| Block RAM               |     0.138 |     23.5 |      1470 |            1.60 |
| I/O                     |     0.001 |       67 |       850 |            7.88 |
| Static Power            |     0.330 |          |           |                 |
| Total                   |     0.633 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.485 |       0.293 |      0.192 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.014 |       0.009 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | i_clk  |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| ErrorFunnel_Top           |     0.303 |
|   u_cocosketch            |     0.141 |
|     ram_2048_128_key      |     0.088 |
|       U0                  |     0.088 |
|   u_crc32_64in            |     0.022 |
|   u_towertcm_16b          |     0.035 |
|     u_buffer_fifo         |     0.004 |
|       U0                  |     0.004 |
|     u_delay_3clock_rd_tcm |     0.004 |
|     u_freezebucket        |     0.010 |
|       u_freeze_bucket_ram |     0.004 |
|     u_main_fifo           |     0.006 |
|       U0                  |     0.006 |
|     u_towertcm16b_ram     |     0.006 |
|       U0                  |     0.006 |
|   u_towertcm_2b           |     0.019 |
|     u_buffer_fifo         |     0.004 |
|       U0                  |     0.004 |
|     u_delay_3clock_rd_tcm |     0.002 |
|     u_main_fifo           |     0.007 |
|       U0                  |     0.007 |
|     u_towertcm2b_ram      |     0.004 |
|       U0                  |     0.004 |
|   u_towertcm_4b           |     0.022 |
|     u_buffer_fifo         |     0.004 |
|       U0                  |     0.004 |
|     u_delay_3clock_rd_tcm |     0.002 |
|     u_main_fifo           |     0.007 |
|       U0                  |     0.007 |
|     u_towertcm4b_ram      |     0.007 |
|       U0                  |     0.007 |
|   u_towertcm_8b           |     0.019 |
|     u_buffer_fifo         |     0.004 |
|       U0                  |     0.004 |
|     u_delay_3clock_rd_tcm |     0.002 |
|     u_main_fifo           |     0.007 |
|       U0                  |     0.007 |
|     u_towertcm8b_ram      |     0.004 |
|       U0                  |     0.004 |
|   u_u1_crc32_32in         |     0.007 |
|   u_u_crc32_32in          |     0.012 |
|   u_v1_crc32_32in         |     0.008 |
|   u_v_crc32_32in          |     0.012 |
+---------------------------+-----------+


