
5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                            2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPMult_16                       1

=== td_fused_top_tdf5_dot_product ===

   Number of wires:                255
   Number of wire bits:           1465
   Number of public wires:         210
   Number of public wire bits:    1381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                158
     $add                            8
     $and                           12
     $dff                           24
     $dffe                          34
     $eq                             5
     $mux                           33
     $not                           11
     $or                             4
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      8
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          10
     $sdffe                          1
     $sub                            3

=== design hierarchy ===

   td_fused_top_tdf5_dot_product      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      8
       td_fused_top_ap_hmul_3_max_dsp_16      1
         FPMult_16                   1
           FPMult_ExecuteModule      1
           FPMult_NormalizeModule      1
           FPMult_PrepModule         1
           FPMult_RoundModule        1

   Number of wires:               1183
   Number of wire bits:           9681
   Number of public wires:        1026
   Number of public wire bits:    8949
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                470
     $add                           24
     $and                           52
     $dff                           40
     $dffe                          74
     $eq                             5
     $logic_not                     16
     $mul                            8
     $mux                          113
     $not                           11
     $or                            36
     $pmux                           1
     $reduce_and                    16
     $reduce_bool                    2
     $reduce_or                     34
     $sdff                          10
     $sdffe                          1
     $sub                           19
     $xor                            8

