Timing Analyzer report for Cyclone10_SDRAMTest
Tue Mar 10 12:00:48 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 52. Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; Cyclone10_SDRAMTest                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  16.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                       ;
+-----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                   ; Status ; Read at                  ;
+-----------------------------------------------------------------+--------+--------------------------+
; controller/synthesis/submodules/altera_reset_controller.sdc     ; OK     ; Tue Mar 10 12:00:44 2020 ;
; controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc ; OK     ; Tue Mar 10 12:00:44 2020 ;
; top.sdc                                                         ; OK     ; Tue Mar 10 12:00:44 2020 ;
+-----------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { altera_reserved_tck }                                   ;
; CLOCK_50                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                              ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll0_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 5.000 ; 10.000 ; 50.00      ; 1         ; 2           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll0_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 57.9 MHz   ; 57.9 MHz        ; altera_reserved_tck                                   ;      ;
; 105.1 MHz  ; 105.1 MHz       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 238.55 MHz ; 238.55 MHz      ; CLOCK_50                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.485  ; 0.000         ;
; CLOCK_50                                              ; 15.808 ; 0.000         ;
; altera_reserved_tck                                   ; 41.365 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.329 ; 0.000         ;
; altera_reserved_tck                                   ; 0.454 ; 0.000         ;
; CLOCK_50                                              ; 0.455 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.910  ; 0.000         ;
; altera_reserved_tck                                   ; 47.746 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.363 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.755 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.624  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.753  ; 0.000         ;
; CLOCK_50                                              ; 9.712  ; 0.000         ;
; altera_reserved_tck                                   ; 49.365 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.485 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 9.282      ;
; 0.831 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 8.923      ;
; 0.833 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 8.921      ;
; 0.873 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.919      ;
; 0.889 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.878      ;
; 0.903 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 8.855      ;
; 0.912 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.880      ;
; 0.922 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 8.836      ;
; 0.957 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.796      ;
; 0.982 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.782      ;
; 0.984 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.769      ;
; 0.992 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.773      ;
; 1.014 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.739      ;
; 1.022 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.753      ;
; 1.036 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.717      ;
; 1.054 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.738      ;
; 1.075 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.678      ;
; 1.088 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 8.666      ;
; 1.094 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 8.682      ;
; 1.099 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 8.677      ;
; 1.107 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[31] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.646      ;
; 1.117 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 8.659      ;
; 1.149 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.626      ;
; 1.151 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 8.608      ;
; 1.157 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.761      ;
; 1.157 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.761      ;
; 1.165 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.610      ;
; 1.171 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.607      ;
; 1.171 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.596      ;
; 1.172 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[36] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.581      ;
; 1.202 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.735      ;
; 1.202 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.735      ;
; 1.202 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.735      ;
; 1.202 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.735      ;
; 1.202 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.735      ;
; 1.202 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.735      ;
; 1.205 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.587      ;
; 1.213 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.565      ;
; 1.214 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.720      ;
; 1.214 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.720      ;
; 1.214 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.720      ;
; 1.214 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.720      ;
; 1.223 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.569      ;
; 1.223 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.555      ;
; 1.249 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 8.496      ;
; 1.250 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.525      ;
; 1.268 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 8.477      ;
; 1.291 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.492      ;
; 1.307 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 8.438      ;
; 1.310 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.473      ;
; 1.314 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 8.444      ;
; 1.321 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.446      ;
; 1.326 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 8.419      ;
; 1.331 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 8.445      ;
; 1.333 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 8.425      ;
; 1.344 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.591      ;
; 1.344 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.591      ;
; 1.344 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.591      ;
; 1.344 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.591      ;
; 1.346 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.432      ;
; 1.347 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.431      ;
; 1.351 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 8.402      ;
; 1.354 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.581      ;
; 1.354 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.581      ;
; 1.354 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.581      ;
; 1.354 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.581      ;
; 1.361 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.422      ;
; 1.365 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.413      ;
; 1.368 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.394      ;
; 1.369 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 8.389      ;
; 1.370 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.397      ;
; 1.371 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.396      ;
; 1.380 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[29] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.398      ;
; 1.380 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.403      ;
; 1.383 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.535      ;
; 1.388 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.381      ;
; 1.400 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 8.355      ;
; 1.400 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.362      ;
; 1.404 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.511      ;
; 1.410 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 8.390      ;
; 1.414 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 8.340      ;
; 1.419 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 8.336      ;
; 1.420 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 8.324      ;
; 1.428 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.509      ;
; 1.428 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.509      ;
; 1.428 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.509      ;
; 1.431 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 8.313      ;
; 1.433 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.342      ;
; 1.434 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.493      ;
; 1.436 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.498      ;
; 1.436 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.498      ;
; 1.439 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 8.305      ;
; 1.440 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.323      ;
; 1.444 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.483      ;
; 1.445 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.318      ;
; 1.449 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.485      ;
; 1.449 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.485      ;
; 1.449 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.485      ;
; 1.450 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 8.294      ;
; 1.460 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.318      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.808 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.116      ;
; 15.808 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.116      ;
; 15.823 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.101      ;
; 15.823 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.101      ;
; 15.869 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.055      ;
; 15.869 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.055      ;
; 15.914 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.008      ;
; 15.914 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.008      ;
; 15.915 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.009      ;
; 15.915 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.009      ;
; 15.949 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.975      ;
; 15.949 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.975      ;
; 15.950 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.972      ;
; 15.950 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.972      ;
; 15.966 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.956      ;
; 15.966 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.956      ;
; 16.011 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.911      ;
; 16.011 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.911      ;
; 16.032 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.892      ;
; 16.032 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.892      ;
; 16.048 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.876      ;
; 16.048 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.876      ;
; 16.065 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.859      ;
; 16.065 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.859      ;
; 16.076 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.846      ;
; 16.080 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.842      ;
; 16.080 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.842      ;
; 16.102 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.820      ;
; 16.123 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.799      ;
; 16.123 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.799      ;
; 16.129 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.795      ;
; 16.129 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.795      ;
; 16.139 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.783      ;
; 16.139 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.783      ;
; 16.144 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.780      ;
; 16.144 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.780      ;
; 16.145 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.779      ;
; 16.145 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.779      ;
; 16.174 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.748      ;
; 16.179 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.743      ;
; 16.185 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.737      ;
; 16.190 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.734      ;
; 16.190 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.734      ;
; 16.224 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.698      ;
; 16.246 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.678      ;
; 16.246 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.678      ;
; 16.247 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.675      ;
; 16.255 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.667      ;
; 16.255 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.667      ;
; 16.270 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.652      ;
; 16.281 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.641      ;
; 16.281 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.641      ;
; 16.281 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.641      ;
; 16.281 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.641      ;
; 16.286 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.636      ;
; 16.286 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.636      ;
; 16.292 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.630      ;
; 16.319 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.603      ;
; 16.327 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.595      ;
; 16.337 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.585      ;
; 16.337 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.585      ;
; 16.354 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.570      ;
; 16.354 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.570      ;
; 16.369 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.553      ;
; 16.409 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.513      ;
; 16.412 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.510      ;
; 16.426 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.496      ;
; 16.426 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.496      ;
; 16.461 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.461      ;
; 16.472 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.450      ;
; 16.476 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.448      ;
; 16.476 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.448      ;
; 16.479 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.443      ;
; 16.479 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.443      ;
; 16.511 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.411      ;
; 16.538 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.384      ;
; 16.546 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.376      ;
; 16.564 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.358      ;
; 16.580 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.342      ;
; 16.580 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.342      ;
; 16.614 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.308      ;
; 16.615 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.307      ;
; 16.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.301      ;
; 16.623 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.301      ;
; 16.623 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.301      ;
; 16.656 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.266      ;
; 16.683 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.239      ;
; 16.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.216      ;
; 16.743 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.179      ;
; 16.754 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.168      ;
; 16.763 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.159      ;
; 16.767 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.155      ;
; 16.767 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.155      ;
; 16.804 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.118      ;
; 16.807 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.115      ;
; 16.828 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.096      ;
; 16.830 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.092      ;
; 16.841 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.081      ;
; 16.846 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.078      ;
; 16.848 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.074      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 8.871      ;
; 41.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 8.572      ;
; 42.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.927      ;
; 42.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 7.292      ;
; 42.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 7.269      ;
; 43.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 7.224      ;
; 43.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 7.034      ;
; 43.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 6.970      ;
; 43.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 6.884      ;
; 43.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 6.841      ;
; 43.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 6.812      ;
; 43.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 6.702      ;
; 43.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 6.633      ;
; 43.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 6.648      ;
; 43.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 6.510      ;
; 43.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 6.383      ;
; 44.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 6.051      ;
; 44.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 5.905      ;
; 45.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 5.164      ;
; 45.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 4.967      ;
; 45.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 4.779      ;
; 45.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 4.566      ;
; 45.792 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.457      ;
; 46.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.131      ;
; 46.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.063      ;
; 46.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.926      ;
; 46.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.821      ;
; 46.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.761      ;
; 46.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.572      ;
; 46.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.320      ;
; 46.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.228      ;
; 47.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.057      ;
; 47.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.066      ;
; 47.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.960      ;
; 47.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.383      ;
; 48.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 1.662      ;
; 48.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                           ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.669      ;
; 48.742 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 1.488      ;
; 90.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 9.130      ;
; 90.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.021      ;
; 91.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.924      ;
; 91.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.848      ;
; 91.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.739      ;
; 91.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.752      ;
; 91.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.642      ;
; 91.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.656      ;
; 91.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.654      ;
; 91.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.579      ;
; 91.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.551      ;
; 91.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.529      ;
; 91.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.510      ;
; 91.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.507      ;
; 91.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.470      ;
; 91.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.479      ;
; 91.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.479      ;
; 91.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.479      ;
; 91.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.479      ;
; 91.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.479      ;
; 91.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.479      ;
; 91.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.442      ;
; 91.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.443      ;
; 91.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.443      ;
; 91.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.443      ;
; 91.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.443      ;
; 91.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.443      ;
; 91.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.443      ;
; 91.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.443      ;
; 91.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.422      ;
; 91.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.422      ;
; 91.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.422      ;
; 91.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.422      ;
; 91.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.422      ;
; 91.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.422      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[923]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[920]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[921]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[922]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[924]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[925]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[926]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[927]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.423      ;
; 91.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.414      ;
; 91.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.414      ;
; 91.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.414      ;
; 91.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.414      ;
; 91.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.414      ;
; 91.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.414      ;
; 91.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.374      ;
; 91.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.372      ;
; 91.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 8.398      ;
; 91.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.345      ;
; 91.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.354      ;
; 91.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.349      ;
; 91.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.348      ;
; 91.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.347      ;
; 91.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.297      ;
; 91.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.324      ;
; 91.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.298      ;
; 91.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.296      ;
; 91.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.295      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][290]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.054      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.061      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.082      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.158      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.161      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.161      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.138      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][257]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.143      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.141      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.153      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.146      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.150      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.149      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.152      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][285]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.154      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.153      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][266]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.152      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.155      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.160      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][281]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.163      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.166      ;
; 0.426 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                           ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a0~portb_address_reg0            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.152      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.167      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.163      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.174      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.168      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.164      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][276]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.175      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.168      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][259]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.176      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][272]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.177      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.173      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.172      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][268]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.181      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.175      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.173      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.182      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][256]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.181      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.181      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.181      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.179      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.186      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.180      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.185      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.186      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                                                                                      ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                        ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                                                                                ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                                     ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.188      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                             ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                   ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[1]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[1]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[2]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[2]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                    ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.485 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.796      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[683]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.797      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.798      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[694]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[655]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[654]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.799      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.798      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[685]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1014]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1013]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[973]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[972]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[960]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[959]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[943]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[942]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[930]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[929]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[898]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[897]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[799]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[798]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[807]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[806]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[814]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[827]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[842]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[805]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[738]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[737]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[778]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[777]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[781]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[780]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[760]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[759]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[820]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[819]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.800      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[703]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[702]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.746      ;
; 0.537 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.828      ;
; 0.544 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.835      ;
; 0.667 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.958      ;
; 0.670 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.961      ;
; 0.671 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.962      ;
; 0.719 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.010      ;
; 0.730 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.021      ;
; 0.763 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.054      ;
; 0.765 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.058      ;
; 0.788 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.079      ;
; 0.929 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.220      ;
; 1.098 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.391      ;
; 1.104 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.397      ;
; 1.117 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.408      ;
; 1.118 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.409      ;
; 1.126 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.419      ;
; 1.135 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.426      ;
; 1.137 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.428      ;
; 1.216 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.509      ;
; 1.217 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.508      ;
; 1.222 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.516      ;
; 1.226 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.515      ;
; 1.236 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.529      ;
; 1.247 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.539      ;
; 1.249 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.540      ;
; 1.259 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.550      ;
; 1.266 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.557      ;
; 1.267 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.559      ;
; 1.270 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.563      ;
; 1.286 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.577      ;
; 1.294 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.583      ;
; 1.319 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.610      ;
; 1.340 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.631      ;
; 1.385 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.676      ;
; 1.388 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.679      ;
; 1.389 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.680      ;
; 1.390 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.681      ;
; 1.398 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.689      ;
; 1.399 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.690      ;
; 1.400 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.691      ;
; 1.405 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.696      ;
; 1.406 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.697      ;
; 1.407 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.698      ;
; 1.407 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.698      ;
; 1.408 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.699      ;
; 1.408 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.699      ;
; 1.413 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.704      ;
; 1.413 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.704      ;
; 1.414 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.705      ;
; 1.418 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.709      ;
; 1.441 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.732      ;
; 1.459 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.750      ;
; 1.495 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.786      ;
; 1.525 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.816      ;
; 1.525 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.818      ;
; 1.528 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.819      ;
; 1.529 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.820      ;
; 1.530 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.821      ;
; 1.534 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.825      ;
; 1.538 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.829      ;
; 1.538 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.829      ;
; 1.540 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.831      ;
; 1.546 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.837      ;
; 1.547 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.838      ;
; 1.549 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.840      ;
; 1.550 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.841      ;
; 1.550 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.841      ;
; 1.555 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.846      ;
; 1.555 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.846      ;
; 1.555 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.846      ;
; 1.556 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.847      ;
; 1.556 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.847      ;
; 1.560 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.851      ;
; 1.581 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.872      ;
; 1.617 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.908      ;
; 1.620 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.911      ;
; 1.635 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.926      ;
; 1.664 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.955      ;
; 1.666 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.957      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.910 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 4.750      ;
; 4.910 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 4.748      ;
; 4.910 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 4.749      ;
; 4.910 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 4.748      ;
; 4.910 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 4.748      ;
; 4.937 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.977      ;
; 4.937 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.977      ;
; 4.937 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.977      ;
; 4.937 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.977      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.730      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.730      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.733      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.733      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.733      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.733      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.733      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.733      ;
; 4.945 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.733      ;
; 4.946 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.729      ;
; 4.946 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 4.729      ;
; 4.957 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.959      ;
; 5.013 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.752      ;
; 5.013 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.752      ;
; 5.013 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.753      ;
; 5.013 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.752      ;
; 5.013 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[11]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.754      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.735      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.735      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.735      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.734      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.737      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.735      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[8]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.737      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.734      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.734      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.737      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.737      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.737      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[10]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.737      ;
; 5.048 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.737      ;
; 5.049 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.733      ;
; 5.049 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.721      ;
; 5.049 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.733      ;
; 5.049 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.733      ;
; 5.052 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.722      ;
; 5.052 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.722      ;
; 5.053 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.717      ;
; 5.053 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.717      ;
; 5.053 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.723      ;
; 5.065 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.704      ;
; 5.070 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.704      ;
; 5.073 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.703      ;
; 5.073 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.703      ;
; 5.073 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.703      ;
; 5.101 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.795      ;
; 5.101 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.795      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.121 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.053      ;
; 5.131 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[7]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.756      ;
; 5.131 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.761      ;
; 5.131 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[1]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.756      ;
; 5.131 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[4]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.756      ;
; 5.131 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[8]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.756      ;
; 5.131 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[10]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.756      ;
; 5.131 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[13]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.756      ;
; 5.198 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_3                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.542      ;
; 5.198 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_4                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.542      ;
; 5.198 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_5                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.542      ;
; 5.199 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_6                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.542      ;
; 5.199 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_2                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.543      ;
; 5.237 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_13                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.520      ;
; 5.237 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_1                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.523      ;
; 5.237 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_12                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.520      ;
; 5.237 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_14                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.523      ;
; 5.237 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_15                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.523      ;
; 5.238 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_7                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.522      ;
; 5.238 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.522      ;
; 5.238 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_8                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.522      ;
; 5.238 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_9                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.522      ;
; 5.238 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_10                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.519      ;
; 5.238 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_11                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.519      ;
; 5.280 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.503      ;
; 5.281 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.502      ;
; 5.281 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.502      ;
; 5.369 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.400      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.525      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.527      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.527      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.525      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.525      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.527      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.525      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.529      ;
; 5.371 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.527      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.485      ;
; 47.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.485      ;
; 95.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.344      ;
; 95.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.344      ;
; 95.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.344      ;
; 95.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.344      ;
; 95.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.344      ;
; 95.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.344      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[649] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[648] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.343      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[632] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[577] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[576] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.345      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.348      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.332      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.333      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.331      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.334      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.334      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.334      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.334      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.334      ;
; 95.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.334      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.331      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.343      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[638] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.344      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.343      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.343      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.330      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.330      ;
; 95.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.331      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.653      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.040      ;
; 1.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.040      ;
; 1.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.040      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.047      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.047      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.047      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.047      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.047      ;
; 1.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.047      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.070      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.156      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.254      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.254      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.294      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.294      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.294      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.365      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.365      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.365      ;
; 2.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.376      ;
; 2.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.376      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.392      ;
; 2.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.421      ;
; 2.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.421      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.417      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.417      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.417      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.417      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.417      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.417      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.430      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.430      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.430      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.430      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.430      ;
; 3.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.119      ;
; 3.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[689]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.129      ;
; 3.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.129      ;
; 3.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 4.127      ;
; 3.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.119      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.755 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.081      ;
; 3.755 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.081      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_AUTOREFRESH                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_PRECHARGE                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.769 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_MODE_REGISTER_SET                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.079      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_AUTOREFRESH                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.770 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_MODE_REGISTER_SET                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.083      ;
; 3.777 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[9]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.076      ;
; 3.777 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.076      ;
; 3.778 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.092      ;
; 3.778 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.092      ;
; 3.778 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.092      ;
; 3.778 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.092      ;
; 3.778 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.092      ;
; 3.779 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.093      ;
; 3.779 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0]                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.093      ;
; 3.779 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[1]                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.093      ;
; 3.781 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[5]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.096      ;
; 3.781 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.096      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.085      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.085      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.084      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.085      ;
; 3.787 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.085      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[18]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[11]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|rd_valid[2]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.082      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[16]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[13]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_IDLE                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[9]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[14]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[17]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[14]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[19]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_WRITE                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[8]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[11]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[12]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[10]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.082      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[7]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_READ                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[3]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.081      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[4]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.081      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[5]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.081      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[4]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[3]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[1]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[2]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.082      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[9]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[2]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[0]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.081      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[15]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.082      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[14]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.082      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[9]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.081      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[8]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.081      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[5]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[12]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.091      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_AUTO_REFRESH                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.082      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[3]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.086      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.089      ;
; 3.791 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|rd_valid[1]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.082      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.088      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.083      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.083      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.088      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[1]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.086      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.083      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.083      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.083      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 4.083      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[2]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.086      ;
; 3.792 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.088      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
Worst Case Available Settling Time: 18.033 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 61.75 MHz  ; 61.75 MHz       ; altera_reserved_tck                                   ;                                                               ;
; 111.35 MHz ; 111.35 MHz      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 257.6 MHz  ; 250.0 MHz       ; CLOCK_50                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.019  ; 0.000         ;
; CLOCK_50                                              ; 16.118 ; 0.000         ;
; altera_reserved_tck                                   ; 41.903 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
; altera_reserved_tck                                   ; 0.402 ; 0.000         ;
; CLOCK_50                                              ; 0.403 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.338  ; 0.000         ;
; altera_reserved_tck                                   ; 48.056 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 1.254 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.373 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.610  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.724  ; 0.000         ;
; CLOCK_50                                              ; 9.729  ; 0.000         ;
; altera_reserved_tck                                   ; 49.215 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.019 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 8.765      ;
; 1.313 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.489      ;
; 1.361 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.409      ;
; 1.369 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.414      ;
; 1.395 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.375      ;
; 1.425 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.356      ;
; 1.438 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.364      ;
; 1.449 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 8.326      ;
; 1.451 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.320      ;
; 1.462 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 8.313      ;
; 1.494 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.308      ;
; 1.497 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.274      ;
; 1.502 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.269      ;
; 1.509 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 8.273      ;
; 1.533 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.238      ;
; 1.540 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.249      ;
; 1.544 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.246      ;
; 1.547 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.243      ;
; 1.594 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[36] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.177      ;
; 1.599 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.191      ;
; 1.605 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.165      ;
; 1.610 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.173      ;
; 1.625 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.146      ;
; 1.630 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.172      ;
; 1.633 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[31] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.138      ;
; 1.646 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.156      ;
; 1.662 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.114      ;
; 1.663 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.127      ;
; 1.667 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.123      ;
; 1.730 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.059      ;
; 1.731 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.052      ;
; 1.731 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.059      ;
; 1.739 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.053      ;
; 1.741 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.051      ;
; 1.743 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.050      ;
; 1.756 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.037      ;
; 1.768 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.160      ;
; 1.768 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.160      ;
; 1.791 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.970      ;
; 1.799 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 7.975      ;
; 1.804 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.957      ;
; 1.805 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.986      ;
; 1.812 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 7.962      ;
; 1.819 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.973      ;
; 1.820 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[29] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.970      ;
; 1.825 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.936      ;
; 1.827 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.944      ;
; 1.833 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.951      ;
; 1.834 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.973      ;
; 1.836 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.954      ;
; 1.837 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.933      ;
; 1.838 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 7.923      ;
; 1.838 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.970      ;
; 1.841 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.967      ;
; 1.855 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.917      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.088      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.088      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.088      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.088      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.088      ;
; 1.858 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.088      ;
; 1.867 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.908      ;
; 1.868 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.904      ;
; 1.868 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.925      ;
; 1.872 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.069      ;
; 1.872 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.069      ;
; 1.873 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.913      ;
; 1.875 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.066      ;
; 1.875 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.066      ;
; 1.878 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.915      ;
; 1.879 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.905      ;
; 1.881 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.912      ;
; 1.881 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.881      ;
; 1.882 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.893      ;
; 1.886 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.890      ;
; 1.889 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.887      ;
; 1.890 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.898      ;
; 1.894 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.895      ;
; 1.894 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.868      ;
; 1.897 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.892      ;
; 1.916 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.859      ;
; 1.920 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.856      ;
; 1.923 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.853      ;
; 1.924 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.869      ;
; 1.927 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.835      ;
; 1.932 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.830      ;
; 1.937 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.856      ;
; 1.939 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 7.834      ;
; 1.940 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.822      ;
; 1.945 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.817      ;
; 1.946 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.840      ;
; 1.950 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.837      ;
; 1.952 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 7.821      ;
; 1.953 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.834      ;
; 1.953 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.839      ;
; 1.956 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.838      ;
; 1.957 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.851      ;
; 1.959 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.848      ;
; 1.961 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.847      ;
; 1.963 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.799      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.118 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.815      ;
; 16.118 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.815      ;
; 16.122 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.811      ;
; 16.122 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.811      ;
; 16.123 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.810      ;
; 16.123 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.810      ;
; 16.168 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.765      ;
; 16.168 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.765      ;
; 16.212 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.720      ;
; 16.212 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.720      ;
; 16.260 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.673      ;
; 16.260 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.673      ;
; 16.275 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.658      ;
; 16.275 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.658      ;
; 16.275 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.657      ;
; 16.275 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.657      ;
; 16.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.625      ;
; 16.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.625      ;
; 16.354 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.578      ;
; 16.354 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.578      ;
; 16.368 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.565      ;
; 16.368 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.565      ;
; 16.373 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.560      ;
; 16.373 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.560      ;
; 16.377 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.555      ;
; 16.377 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.555      ;
; 16.389 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.543      ;
; 16.389 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.543      ;
; 16.411 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.522      ;
; 16.411 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.522      ;
; 16.422 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.510      ;
; 16.422 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.510      ;
; 16.440 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.492      ;
; 16.452 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.480      ;
; 16.463 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.469      ;
; 16.463 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.469      ;
; 16.485 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.447      ;
; 16.485 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.447      ;
; 16.493 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.438      ;
; 16.497 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.434      ;
; 16.497 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.434      ;
; 16.518 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.415      ;
; 16.518 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.415      ;
; 16.530 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.402      ;
; 16.549 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.383      ;
; 16.549 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.383      ;
; 16.556 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.375      ;
; 16.569 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.363      ;
; 16.572 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.360      ;
; 16.577 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.355      ;
; 16.584 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.348      ;
; 16.584 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.348      ;
; 16.587 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.345      ;
; 16.587 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.345      ;
; 16.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.310      ;
; 16.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.310      ;
; 16.626 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.305      ;
; 16.631 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.301      ;
; 16.631 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.301      ;
; 16.642 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.289      ;
; 16.642 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.289      ;
; 16.655 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.277      ;
; 16.679 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.252      ;
; 16.694 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.238      ;
; 16.696 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.235      ;
; 16.701 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.231      ;
; 16.701 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.231      ;
; 16.701 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.231      ;
; 16.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.226      ;
; 16.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.226      ;
; 16.769 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.162      ;
; 16.804 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.127      ;
; 16.804 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.127      ;
; 16.816 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.116      ;
; 16.819 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.112      ;
; 16.826 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.106      ;
; 16.829 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.103      ;
; 16.831 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.100      ;
; 16.836 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.096      ;
; 16.836 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.096      ;
; 16.870 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.061      ;
; 16.887 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.044      ;
; 16.887 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.044      ;
; 16.933 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.998      ;
; 16.941 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.991      ;
; 16.948 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.984      ;
; 16.949 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.983      ;
; 16.954 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.978      ;
; 17.031 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.901      ;
; 17.041 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.891      ;
; 17.041 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.892      ;
; 17.046 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.887      ;
; 17.055 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.876      ;
; 17.056 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.875      ;
; 17.061 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.870      ;
; 17.061 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.870      ;
; 17.061 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.872      ;
; 17.070 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.862      ;
; 17.072 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.860      ;
; 17.078 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.854      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 8.476      ;
; 42.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 8.203      ;
; 42.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 7.602      ;
; 43.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.385      ; 6.894      ;
; 43.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 6.845      ;
; 43.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 6.791      ;
; 43.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 6.628      ;
; 43.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 6.593      ;
; 43.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 6.556      ;
; 43.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 6.555      ;
; 43.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 6.523      ;
; 44.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 6.355      ;
; 44.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 6.327      ;
; 44.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 6.335      ;
; 44.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 6.247      ;
; 44.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 6.094      ;
; 44.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.357      ; 5.786      ;
; 44.706 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.357      ; 5.653      ;
; 45.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.378      ; 4.939      ;
; 45.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.724      ;
; 45.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.546      ;
; 46.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.378      ; 4.357      ;
; 46.139 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 4.250      ;
; 46.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 3.901      ;
; 46.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 3.866      ;
; 46.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.742      ;
; 46.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.378      ; 3.624      ;
; 46.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.567      ;
; 46.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 3.390      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 3.123      ;
; 47.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 3.016      ;
; 47.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 2.887      ;
; 47.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 2.885      ;
; 47.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 2.827      ;
; 48.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 2.221      ;
; 48.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 1.562      ;
; 48.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                           ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 1.566      ;
; 48.949 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 1.423      ;
; 91.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.734      ;
; 91.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 8.653      ;
; 91.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.583      ;
; 91.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.454      ;
; 91.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 8.373      ;
; 91.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.351      ;
; 91.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.303      ;
; 91.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.320      ;
; 91.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.318      ;
; 91.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 8.217      ;
; 91.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.184      ;
; 91.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.170      ;
; 91.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.138      ;
; 91.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 8.103      ;
; 91.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.071      ;
; 91.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.040      ;
; 91.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.038      ;
; 91.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.033      ;
; 91.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.060      ;
; 91.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.024      ;
; 91.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.024      ;
; 91.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.023      ;
; 91.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.022      ;
; 91.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.005      ;
; 91.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.983      ;
; 91.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.979      ;
; 91.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.979      ;
; 91.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.978      ;
; 91.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.979      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.965      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.965      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.965      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.965      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.965      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.965      ;
; 91.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.937      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[920]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[921]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[922]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[923]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[924]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[925]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[926]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[927]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.935      ;
; 92.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.924      ;
; 92.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.924      ;
; 92.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.924      ;
; 92.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.924      ;
; 92.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.924      ;
; 92.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.924      ;
; 92.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.924      ;
; 92.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.916      ;
; 92.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.916      ;
; 92.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.916      ;
; 92.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.916      ;
; 92.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.916      ;
; 92.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.916      ;
; 92.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.890      ;
; 92.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.908      ;
; 92.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.908      ;
; 92.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.908      ;
; 92.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.908      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][290]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.963      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.971      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.987      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.056      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.059      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.059      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.042      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.043      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][257]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.048      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.056      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.052      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.053      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.054      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.054      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][285]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.057      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][266]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.056      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                             ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.058      ;
; 0.402 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                           ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                                                                                      ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                        ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                             ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                              ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                         ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                   ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_pio_0:pio_0|data_out                                                                                                                                                                                                                                         ; controller:u0|controller_pio_0:pio_0|data_out                                                                                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[9]                                                                                                          ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[9]                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; controller:u0|controller_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                                                                                                         ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                                                                                ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                                     ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                             ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                                      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                                       ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                                    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.454 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.739      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.734      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.742      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.742      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.742      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[739]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[738]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[683]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[676]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[675]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[796]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[795]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[805]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[814]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[720]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[719]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[733]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[732]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[741]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[740]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[730]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[729]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[714]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[713]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[699]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[698]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[694]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[685]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[679]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[678]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[655]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[654]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.500 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.766      ;
; 0.506 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.772      ;
; 0.616 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.882      ;
; 0.619 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.885      ;
; 0.620 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.886      ;
; 0.645 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.911      ;
; 0.650 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.916      ;
; 0.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.974      ;
; 0.710 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.978      ;
; 0.735 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.001      ;
; 0.867 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.987 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.254      ;
; 0.993 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.260      ;
; 1.028 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.296      ;
; 1.032 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.298      ;
; 1.045 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.312      ;
; 1.080 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.347      ;
; 1.082 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.348      ;
; 1.086 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.351      ;
; 1.086 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.354      ;
; 1.100 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.367      ;
; 1.110 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.377      ;
; 1.121 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.387      ;
; 1.122 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.388      ;
; 1.122 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.388      ;
; 1.126 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.392      ;
; 1.132 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.399      ;
; 1.148 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.414      ;
; 1.150 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.416      ;
; 1.152 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.418      ;
; 1.156 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.422      ;
; 1.185 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.450      ;
; 1.199 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.464      ;
; 1.243 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.509      ;
; 1.248 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.514      ;
; 1.251 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.517      ;
; 1.272 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.538      ;
; 1.272 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.538      ;
; 1.273 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.539      ;
; 1.277 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.542      ;
; 1.278 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.544      ;
; 1.292 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.557      ;
; 1.306 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.572      ;
; 1.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.572      ;
; 1.310 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.576      ;
; 1.311 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.576      ;
; 1.318 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.584      ;
; 1.319 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.585      ;
; 1.320 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.586      ;
; 1.326 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.592      ;
; 1.327 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.593      ;
; 1.331 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.597      ;
; 1.337 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.602      ;
; 1.366 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.632      ;
; 1.370 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.636      ;
; 1.373 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.639      ;
; 1.383 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.650      ;
; 1.392 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.658      ;
; 1.394 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.660      ;
; 1.394 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.660      ;
; 1.394 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.660      ;
; 1.399 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.664      ;
; 1.411 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.677      ;
; 1.414 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.679      ;
; 1.428 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.693      ;
; 1.433 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.698      ;
; 1.443 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.708      ;
; 1.448 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.714      ;
; 1.449 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.715      ;
; 1.450 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.716      ;
; 1.451 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.717      ;
; 1.455 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.721      ;
; 1.456 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.722      ;
; 1.457 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.723      ;
; 1.459 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.724      ;
; 1.461 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.727      ;
; 1.487 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.753      ;
; 1.488 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.754      ;
; 1.492 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.757      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.338 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.187     ; 4.342      ;
; 5.338 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 4.340      ;
; 5.338 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.341      ;
; 5.338 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 4.340      ;
; 5.338 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 4.340      ;
; 5.339 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.587      ;
; 5.339 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.587      ;
; 5.339 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.587      ;
; 5.339 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.587      ;
; 5.352 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.572      ;
; 5.375 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 4.320      ;
; 5.375 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 4.320      ;
; 5.375 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 4.320      ;
; 5.375 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 4.320      ;
; 5.376 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.320      ;
; 5.376 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.317      ;
; 5.376 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.320      ;
; 5.376 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.320      ;
; 5.376 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.317      ;
; 5.376 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 4.316      ;
; 5.376 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 4.316      ;
; 5.417 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.362      ;
; 5.417 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.362      ;
; 5.417 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.363      ;
; 5.417 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.362      ;
; 5.417 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[11]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.364      ;
; 5.454 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.340      ;
; 5.454 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.340      ;
; 5.454 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.342      ;
; 5.454 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.342      ;
; 5.454 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.342      ;
; 5.454 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.342      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.339      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.340      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.340      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.338      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.342      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.338      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.339      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.338      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[8]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.342      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.339      ;
; 5.455 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[10]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.342      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.501 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 4.650      ;
; 5.511 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.395      ;
; 5.511 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.395      ;
; 5.525 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.261      ;
; 5.525 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.263      ;
; 5.525 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.265      ;
; 5.525 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.263      ;
; 5.530 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.256      ;
; 5.530 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.256      ;
; 5.536 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.247      ;
; 5.541 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.247      ;
; 5.546 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.244      ;
; 5.546 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.244      ;
; 5.546 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.244      ;
; 5.548 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[7]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.350      ;
; 5.548 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[1]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.350      ;
; 5.548 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[4]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.350      ;
; 5.548 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[8]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.350      ;
; 5.548 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[10]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.350      ;
; 5.548 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[13]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.350      ;
; 5.549 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.354      ;
; 5.576 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_5                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.174      ;
; 5.576 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_4                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.174      ;
; 5.576 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_6                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.175      ;
; 5.576 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_2                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.176      ;
; 5.576 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_3                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.174      ;
; 5.613 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_9                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.154      ;
; 5.613 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.154      ;
; 5.613 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_8                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.154      ;
; 5.613 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_7                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.154      ;
; 5.614 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_10                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.150      ;
; 5.614 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_1                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.154      ;
; 5.614 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_11                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 4.150      ;
; 5.614 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_12                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.151      ;
; 5.614 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_13                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.151      ;
; 5.614 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_14                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.154      ;
; 5.614 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_15                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.154      ;
; 5.661 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.133      ;
; 5.661 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.133      ;
; 5.662 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.133      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.165      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.164      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[14]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.165      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.164      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.165      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.164      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.165      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 4.165      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.164      ;
; 5.740 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.167      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.318      ;
; 48.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.318      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.974      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.973      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.961      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.973      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.961      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.961      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.961      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.973      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.961      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.975      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.973      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.973      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[640] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.975      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.973      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[648] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.961      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[649] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.974      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[638] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.975      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[637] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.975      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[636] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.975      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[632] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[631] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[625] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.960      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.962      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.975      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.974      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[643] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.977      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.976      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.974      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.976      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[620] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.976      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.972      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.972      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.972      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.972      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.976      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[644] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.977      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.974      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.977      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.960      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.976      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.974      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.974      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.974      ;
; 95.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.961      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.519      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.528      ;
; 1.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.859      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.849      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.860      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.860      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.860      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.866      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.866      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.941      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.032      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.032      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.063      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.063      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.063      ;
; 1.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.134      ;
; 1.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.134      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.136      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.136      ;
; 1.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.136      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.152      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.180      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.180      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.171      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.171      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.171      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.171      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.181      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.181      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.171      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.171      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.181      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.181      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.181      ;
; 3.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.718      ;
; 3.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[826]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.718      ;
; 3.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[821]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.718      ;
; 3.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.718      ;
; 3.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[824]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.718      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.373 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.668      ;
; 3.373 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.668      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_AUTOREFRESH                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_PRECHARGE                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.386 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_MODE_REGISTER_SET                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.667      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_AUTOREFRESH                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.387 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_MODE_REGISTER_SET                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.671      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0]                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.393 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[1]                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.680      ;
; 3.395 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[9]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.665      ;
; 3.395 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.665      ;
; 3.398 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[5]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.684      ;
; 3.398 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.684      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.672      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.668      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.672      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.671      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.672      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_AUTO_REFRESH                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.668      ;
; 3.402 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.672      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_WRITE                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_IDLE                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.674      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_READ                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.674      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_SPIN_OFF_READ_WRITE_CYCLE                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.674      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WAIT_UNTIL_SAFE                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.674      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.405 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.675      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[14]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[10]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[7]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[8]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[17]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.679      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.674      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[19]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.679      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.674      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[11]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_valid                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[9]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.674      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[16]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.679      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[13]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[12]                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.674      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_16                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.672      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[18]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.679      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.674      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[4]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.679      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[3]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.679      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[1]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.679      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_READ                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.672      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[5]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.671      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.672      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.672      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.672      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[3]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.673      ;
; 3.406 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.672      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
Worst Case Available Settling Time: 18.226 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.693  ; 0.000         ;
; CLOCK_50                                              ; 18.204 ; 0.000         ;
; altera_reserved_tck                                   ; 46.434 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.102 ; 0.000         ;
; altera_reserved_tck                                   ; 0.186 ; 0.000         ;
; CLOCK_50                                              ; 0.187 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.570  ; 0.000         ;
; altera_reserved_tck                                   ; 49.291 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.571 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.713 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.718  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.944  ; 0.000         ;
; CLOCK_50                                              ; 9.250  ; 0.000         ;
; altera_reserved_tck                                   ; 49.266 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.693 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.192      ;
; 5.799 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.084      ;
; 5.848 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.046      ;
; 5.868 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.009      ;
; 5.879 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.998      ;
; 5.885 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.997      ;
; 5.896 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.998      ;
; 5.899 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.983      ;
; 5.905 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.971      ;
; 5.905 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.986      ;
; 5.907 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.969      ;
; 5.910 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.982      ;
; 5.910 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.973      ;
; 5.925 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.951      ;
; 5.930 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.951      ;
; 5.946 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.948      ;
; 5.948 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.928      ;
; 5.951 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.931      ;
; 5.960 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.916      ;
; 5.974 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.903      ;
; 5.986 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[31] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.890      ;
; 5.987 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.905      ;
; 5.989 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.905      ;
; 5.991 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.889      ;
; 6.003 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.885      ;
; 6.005 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.875      ;
; 6.011 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.872      ;
; 6.011 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.878      ;
; 6.016 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.865      ;
; 6.016 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.874      ;
; 6.016 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.876      ;
; 6.019 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[36] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.857      ;
; 6.019 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.875      ;
; 6.022 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.872      ;
; 6.022 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.872      ;
; 6.040 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.851      ;
; 6.049 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.843      ;
; 6.052 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.840      ;
; 6.054 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.837      ;
; 6.058 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.833      ;
; 6.060 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.814      ;
; 6.060 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.840      ;
; 6.065 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.811      ;
; 6.065 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.827      ;
; 6.065 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.836      ;
; 6.070 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.813      ;
; 6.070 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.812      ;
; 6.071 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.803      ;
; 6.073 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.812      ;
; 6.074 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.800      ;
; 6.078 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.817      ;
; 6.080 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.803      ;
; 6.085 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.789      ;
; 6.085 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.790      ;
; 6.085 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.799      ;
; 6.086 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.800      ;
; 6.088 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.803      ;
; 6.091 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.792      ;
; 6.093 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.797      ;
; 6.095 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.797      ;
; 6.096 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.779      ;
; 6.096 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.788      ;
; 6.097 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.776      ;
; 6.099 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.774      ;
; 6.102 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.789      ;
; 6.106 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.781      ;
; 6.108 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[29] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.779      ;
; 6.108 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.792      ;
; 6.111 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.762      ;
; 6.113 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.779      ;
; 6.113 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.788      ;
; 6.113 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.760      ;
; 6.117 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.756      ;
; 6.117 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.765      ;
; 6.119 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.763      ;
; 6.122 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.756      ;
; 6.122 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.768      ;
; 6.122 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.752      ;
; 6.122 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.761      ;
; 6.124 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.750      ;
; 6.124 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.759      ;
; 6.125 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.767      ;
; 6.131 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.742      ;
; 6.131 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.763      ;
; 6.136 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.741      ;
; 6.136 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.742      ;
; 6.137 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.745      ;
; 6.138 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.753      ;
; 6.140 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.733      ;
; 6.142 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.732      ;
; 6.142 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.741      ;
; 6.142 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.745      ;
; 6.142 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.759      ;
; 6.143 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.736      ;
; 6.144 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.759      ;
; 6.145 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.740      ;
; 6.147 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.741      ;
; 6.147 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.732      ;
; 6.147 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.746      ;
; 6.150 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.798      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.204 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.749      ;
; 18.204 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.749      ;
; 18.219 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.734      ;
; 18.219 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.734      ;
; 18.240 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.713      ;
; 18.240 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.713      ;
; 18.246 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.706      ;
; 18.246 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.706      ;
; 18.250 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.703      ;
; 18.250 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.703      ;
; 18.261 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.691      ;
; 18.261 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.691      ;
; 18.277 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.675      ;
; 18.281 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.672      ;
; 18.281 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.672      ;
; 18.282 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.671      ;
; 18.282 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.671      ;
; 18.282 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.670      ;
; 18.282 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.670      ;
; 18.290 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.662      ;
; 18.304 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.648      ;
; 18.306 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.647      ;
; 18.306 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.647      ;
; 18.308 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.644      ;
; 18.308 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.644      ;
; 18.323 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.629      ;
; 18.323 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.629      ;
; 18.324 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.628      ;
; 18.324 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.628      ;
; 18.325 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.627      ;
; 18.343 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.610      ;
; 18.343 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.610      ;
; 18.347 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.605      ;
; 18.348 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.605      ;
; 18.348 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.605      ;
; 18.351 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.602      ;
; 18.351 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.602      ;
; 18.360 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.592      ;
; 18.366 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.586      ;
; 18.366 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.586      ;
; 18.367 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.585      ;
; 18.371 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.581      ;
; 18.379 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.573      ;
; 18.382 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.571      ;
; 18.382 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.571      ;
; 18.385 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.567      ;
; 18.385 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.567      ;
; 18.390 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.562      ;
; 18.390 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.562      ;
; 18.392 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.560      ;
; 18.402 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.551      ;
; 18.402 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.551      ;
; 18.416 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.536      ;
; 18.418 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.534      ;
; 18.424 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.528      ;
; 18.424 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.528      ;
; 18.425 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.527      ;
; 18.425 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.527      ;
; 18.429 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.523      ;
; 18.430 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.522      ;
; 18.440 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.513      ;
; 18.440 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.513      ;
; 18.444 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.509      ;
; 18.444 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.509      ;
; 18.450 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.502      ;
; 18.450 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.502      ;
; 18.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.498      ;
; 18.467 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.485      ;
; 18.480 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.472      ;
; 18.482 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.470      ;
; 18.482 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.470      ;
; 18.484 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.468      ;
; 18.488 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.465      ;
; 18.488 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.465      ;
; 18.493 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.459      ;
; 18.493 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.459      ;
; 18.499 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.453      ;
; 18.501 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.451      ;
; 18.501 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.451      ;
; 18.507 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.445      ;
; 18.530 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.422      ;
; 18.530 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.422      ;
; 18.552 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.400      ;
; 18.563 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.389      ;
; 18.563 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.390      ;
; 18.563 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.390      ;
; 18.570 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.382      ;
; 18.574 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.378      ;
; 18.592 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.360      ;
; 18.600 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.352      ;
; 18.605 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.347      ;
; 18.605 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14] ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.347      ;
; 18.620 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.332      ;
; 18.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.331      ;
; 18.622 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.330      ;
; 18.623 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.330      ;
; 18.632 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.320      ;
; 18.633 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11] ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.319      ;
; 18.634 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]  ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.318      ;
; 18.638 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]  ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.315      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 4.003      ;
; 46.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.821      ;
; 46.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.551      ;
; 47.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.189      ;
; 47.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.100      ;
; 47.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.074      ;
; 47.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.993      ;
; 47.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.997      ;
; 47.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.995      ;
; 47.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.971      ;
; 47.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.956      ;
; 47.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.885      ;
; 47.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.852      ;
; 47.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.861      ;
; 47.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.843      ;
; 47.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.758      ;
; 47.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.583      ;
; 47.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.513      ;
; 48.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.264      ;
; 48.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.157      ;
; 48.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.063      ;
; 48.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.043      ;
; 48.507 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.935      ;
; 48.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.816      ;
; 48.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.812      ;
; 48.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.745      ;
; 48.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.742      ;
; 48.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.668      ;
; 48.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.580      ;
; 49.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.396      ;
; 49.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 1.382      ;
; 49.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.361      ;
; 49.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.359      ;
; 49.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 1.298      ;
; 49.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.025      ;
; 49.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 0.718      ;
; 49.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                           ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.722      ;
; 49.751 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.677      ;
; 95.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.180      ;
; 95.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.136      ;
; 95.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.120      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.095      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.051      ;
; 95.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.035      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.992      ;
; 95.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.990      ;
; 95.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.988      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.944      ;
; 96.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.923      ;
; 96.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.907      ;
; 96.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.917      ;
; 96.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.905      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.903      ;
; 96.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.908      ;
; 96.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.879      ;
; 96.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.886      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.863      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.879      ;
; 96.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.876      ;
; 96.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.859      ;
; 96.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.875      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.874      ;
; 96.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.868      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.865      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.864      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.863      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.845      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.845      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.845      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.845      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.845      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.845      ;
; 96.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.832      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.852      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.834      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.834      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.834      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.834      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.834      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.834      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.834      ;
; 96.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.823      ;
; 96.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.801      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.812      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.812      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.812      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.812      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.812      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.812      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.794      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.791      ;
; 96.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.790      ;
; 96.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.789      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.808      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.772      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.772      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.772      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.772      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.772      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.772      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][290]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.423      ;
; 0.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.426      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.433      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.471      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.472      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.473      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.463      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.465      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][276]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][285]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][257]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.469      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][272]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][281]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][259]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][268]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                                          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][256]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][266]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.501      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][280]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][337]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][277]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.490      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][129]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.510      ;
; 0.169 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.492      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][318]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.494      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.514      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.496      ;
; 0.175 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][334]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.497      ;
; 0.176 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][324]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                                          ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.502      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][327]                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                                                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                                                                                   ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                                                                                                                                                                        ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                                                                                                                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                                                                                                                                                                                                                 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                                                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                            ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                         ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                            ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                                                                                                                                                                       ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                                                                                                                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                           ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                                                                                                                                                                  ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                                                                                                                                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                            ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                    ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[683]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[973]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[972]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[805]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[814]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[730]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[729]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[694]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[685]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[760]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[759]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[720]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[719]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[781]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[780]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[751]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[750]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[714]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[713]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[712]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[750]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[749]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.210 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.329      ;
; 0.212 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.272 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.398      ;
; 0.304 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.316 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.368 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.488      ;
; 0.436 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.557      ;
; 0.443 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.564      ;
; 0.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.463 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.480 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.599      ;
; 0.484 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.605      ;
; 0.488 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.609      ;
; 0.489 ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[1] ; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.610      ;
; 0.492 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.610      ;
; 0.501 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.622      ;
; 0.502 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.621      ;
; 0.511 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[1]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.629      ;
; 0.513 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.634      ;
; 0.516 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.529 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.653      ;
; 0.542 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.661      ;
; 0.551 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.670      ;
; 0.555 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.674      ;
; 0.560 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.679      ;
; 0.560 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.679      ;
; 0.562 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.681      ;
; 0.563 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.682      ;
; 0.565 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.684      ;
; 0.570 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.689      ;
; 0.570 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.689      ;
; 0.573 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.692      ;
; 0.582 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.706      ;
; 0.595 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.600 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.719      ;
; 0.605 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.724      ;
; 0.608 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.727      ;
; 0.618 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.737      ;
; 0.618 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.737      ;
; 0.620 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.739      ;
; 0.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.740      ;
; 0.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.740      ;
; 0.621 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.740      ;
; 0.623 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.742      ;
; 0.624 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.743      ;
; 0.626 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.745      ;
; 0.627 ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.748      ;
; 0.631 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.750      ;
; 0.631 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.750      ;
; 0.634 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.753      ;
; 0.648 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.768      ;
; 0.649 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.769      ;
; 0.651 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.771      ;
; 0.651 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.771      ;
; 0.661 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.781      ;
; 0.665 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.785      ;
; 0.667 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_scan_module:U3|rScan[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.786      ;
; 0.667 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.786      ;
; 0.669 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.788      ;
; 0.669 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.788      ;
; 0.671 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]      ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.790      ;
; 0.672 ; smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]     ; smg_interface:smg_interface_inst|smg_control_module:U1|i[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.791      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.269      ;
; 7.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.269      ;
; 7.570 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.269      ;
; 7.571 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.269      ;
; 7.572 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.268      ;
; 7.589 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 2.259      ;
; 7.589 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 2.259      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 2.259      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 2.259      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.262      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.261      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.261      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.262      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.262      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.261      ;
; 7.590 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.261      ;
; 7.599 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.350      ;
; 7.599 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.350      ;
; 7.599 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.350      ;
; 7.599 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.350      ;
; 7.607 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.342      ;
; 7.615 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[14]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.272      ;
; 7.615 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[13]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.272      ;
; 7.615 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[12]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.272      ;
; 7.616 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[11]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.272      ;
; 7.617 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[15]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.271      ;
; 7.621 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.316      ;
; 7.621 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.316      ;
; 7.623 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.264      ;
; 7.625 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.265      ;
; 7.625 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.266      ;
; 7.625 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.265      ;
; 7.628 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.259      ;
; 7.628 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.259      ;
; 7.631 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.253      ;
; 7.634 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.263      ;
; 7.634 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.262      ;
; 7.634 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.263      ;
; 7.634 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[5]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.262      ;
; 7.634 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[4]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.262      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.262      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.256      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.263      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.263      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[0]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.264      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.264      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[6]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.262      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.264      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[10]                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.265      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[9]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.265      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.256      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[7]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.262      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[8]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.265      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.256      ;
; 7.635 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[3]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.264      ;
; 7.637 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.253      ;
; 7.642 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.292      ;
; 7.643 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[7]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.291      ;
; 7.643 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[1]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.291      ;
; 7.643 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[4]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.291      ;
; 7.643 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[8]     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.291      ;
; 7.643 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[10]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.291      ;
; 7.643 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[13]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.291      ;
; 7.704 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_5                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.173      ;
; 7.704 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_3                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.173      ;
; 7.704 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_4                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.173      ;
; 7.705 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_2                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.173      ;
; 7.706 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_6                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.172      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.718 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.355      ;
; 7.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_11                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.163      ;
; 7.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_10                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.163      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_13                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.163      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_12                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.163      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_14                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.166      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_7                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.165      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.165      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_8                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.165      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_15                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.166      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_9                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.165      ;
; 7.724 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe~_Duplicate_1                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.166      ;
; 7.744 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.153      ;
; 7.744 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.153      ;
; 7.745 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.153      ;
; 7.748 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.136      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.158      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.156      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 2.153      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_jtag_uart_0:jtag_uart_0|read_0                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.156      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.156      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.156      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.156      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.156      ;
; 7.783 ; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.156      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.138      ;
; 49.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.138      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.072      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.072      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.072      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.072      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.072      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[640] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[638] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[637] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[636] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[577] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[576] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.077      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.077      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.077      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.077      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.077      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.077      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.072      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.077      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.077      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[644] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.080      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.077      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[641] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.080      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.077      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[632] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.077      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[645] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.080      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[643] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.080      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.081      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.080      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.077      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.080      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.070      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.071      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.080      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[596] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[595] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[592] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.073      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.073      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.073      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.073      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.073      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.073      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.072      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.081      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.081      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.081      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.081      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.081      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.858      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.858      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.858      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.858      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.858      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.858      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.867      ;
; 0.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.858      ;
; 0.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.858      ;
; 0.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.858      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.862      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.911      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.960      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.960      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.969      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.969      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.969      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.996      ;
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.003      ;
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.003      ;
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.003      ;
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.003      ;
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.003      ;
; 0.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.015      ;
; 0.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.015      ;
; 0.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.015      ;
; 0.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.009      ;
; 0.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.009      ;
; 0.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.009      ;
; 0.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.009      ;
; 0.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.009      ;
; 0.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.009      ;
; 0.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.030      ;
; 0.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.030      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.861      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.860      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.853      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.859      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.713 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.853      ;
; 1.713 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.853      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_AUTOREFRESH                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.722 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_MODE_REGISTER_SET                                                                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.856      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_AUTOREFRESH                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_PRECHARGE                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[9]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.848      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.848      ;
; 1.723 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_MODE_REGISTER_SET                                                                                                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0]                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.725 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[1]                                                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.861      ;
; 1.727 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[5]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.864      ;
; 1.727 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.864      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.849      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_AUTO_REFRESH                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.849      ;
; 1.729 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[17]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[18]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[19]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[16]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[11]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[14]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[4]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[3]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[1]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[9]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[2]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.730 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[12]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.858      ;
; 1.731 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_valid                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|rd_valid[2]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.856      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.856      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.856      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.856      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[3]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[4]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[5]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[2]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[0]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[15]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[14]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[9]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[8]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|count[0]                                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.856      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|use_reg                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.856      ;
; 1.732 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|rd_valid[1]                                                                                                                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.855      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[1]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.854      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[21]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.859      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|data_reg[15]                                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.858      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.858      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[6]                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.859      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.856      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]~_Duplicate_1                                                                                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.856      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_READ                                                                                                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.858      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]~_Duplicate_1                                                                                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.856      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[23]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.859      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.856      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[2]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.854      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.856      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]~_Duplicate_1                                                                                                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.856      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[7]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.859      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[8]                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.859      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[22]                                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.859      ;
; 1.733 ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[0]                                                                                                                        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.854      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
Worst Case Available Settling Time: 19.136 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 0.485  ; 0.102 ; 4.910    ; 0.571   ; 4.610               ;
;  CLOCK_50                                              ; 15.808 ; 0.187 ; N/A      ; N/A     ; 9.250               ;
;  altera_reserved_tck                                   ; 41.365 ; 0.186 ; 47.746   ; 0.571   ; 49.215              ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.485  ; 0.102 ; 4.910    ; 1.713   ; 4.610               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.724               ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USER_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; USER_LED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SMG_Data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SMG_Data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SMG_Data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; SMG_Data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; Scan_Sig[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; Scan_Sig[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 16468      ; 0          ; 106      ; 3        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 443        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 61479      ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 16468      ; 0          ; 106      ; 3        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                              ; CLOCK_50                                              ; 443        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 61479      ; 0          ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1512       ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 713        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 1512       ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 713        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 162   ; 162  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                    ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                ; Clock                                                 ; Type      ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; CLOCK_50                                              ; CLOCK_50                                              ; Base      ; Constrained ;
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; Base      ; Constrained ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_PB             ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_PB             ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMG_Data[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Scan_Sig[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 10 12:00:42 2020
Info: Command: quartus_sta Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'controller/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll0_inst|altpll_component|auto_generated|pll1|clk[0]} {pll0_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name {pll0_inst|altpll_component|auto_generated|pll1|clk[1]} {pll0_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.808               0.000 CLOCK_50 
    Info (332119):    41.365               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 altera_reserved_tck 
    Info (332119):     0.455               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 4.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.910               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.746               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.363               0.000 altera_reserved_tck 
    Info (332119):     3.755               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.624               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.753               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.712               0.000 CLOCK_50 
    Info (332119):    49.365               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
    Info (332114): Worst Case Available Settling Time: 18.033 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.019               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.118               0.000 CLOCK_50 
    Info (332119):    41.903               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 5.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.338               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.056               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.254               0.000 altera_reserved_tck 
    Info (332119):     3.373               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.610               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.724               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.729               0.000 CLOCK_50 
    Info (332119):    49.215               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
    Info (332114): Worst Case Available Settling Time: 18.226 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.693               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.204               0.000 CLOCK_50 
    Info (332119):    46.434               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.187               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 7.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.570               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.291               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.571               0.000 altera_reserved_tck 
    Info (332119):     1.713               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.944               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.250               0.000 CLOCK_50 
    Info (332119):    49.266               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.800
    Info (332114): Worst Case Available Settling Time: 19.136 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Tue Mar 10 12:00:48 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


