Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 04 16:59:04 2016
| Host         : IFI-DEARNE running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file regs_control_sets_placed.rpt
| Design       : regs
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    29 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------+-------------------------+------------------+----------------+
|      Clock Signal      |         Enable Signal         |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------+-------------------------+------------------+----------------+
|  MCLK_IBUF_BUFG        |                               |                         |                2 |              2 |
|  reg_seg7ctrl/UUT2/clk |                               | MRESET_IBUF             |                1 |              2 |
|  MCLK_IBUF_BUFG        | reg_regctrl/D_OUT3[3]_i_1_n_0 | MRESET_IBUF             |                1 |              4 |
|  MCLK_IBUF_BUFG        | reg_regctrl/D_OUT2[3]_i_1_n_0 | MRESET_IBUF             |                1 |              4 |
|  MCLK_IBUF_BUFG        | reg_regctrl/D_OUT1[3]_i_1_n_0 | MRESET_IBUF             |                1 |              4 |
|  MCLK_IBUF_BUFG        | reg_regctrl/D_OUT0[3]_i_1_n_0 | MRESET_IBUF             |                1 |              4 |
|  MCLK_IBUF_BUFG        |                               | reg_seg7ctrl/UUT2/clk_1 |                4 |             15 |
+------------------------+-------------------------------+-------------------------+------------------+----------------+


