\hypertarget{struct_a_d_c___channel_conf_type_def}{}\doxysection{ADC\+\_\+\+Channel\+Conf\+Type\+Def Struct Reference}
\label{struct_a_d_c___channel_conf_type_def}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}


Structure definition of ADC channel for regular group ~\newline
  




{\ttfamily \#include $<$stm32f0xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{Sampling\+Time}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure definition of ADC channel for regular group ~\newline
 

\begin{DoxyNote}{Note}
The setting of these parameters with function \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gac6f70c4927204d6f50ab44c8e4800106}{HAL\+\_\+\+ADC\+\_\+\+Config\+Channel()}} is conditioned to ADC state. ADC state can be either\+:
\begin{DoxyItemize}
\item For all parameters\+: ADC disabled or enabled without conversion on going on regular group. If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed without error reporting (as it can be the expected behaviour in case of intended action to update another parameter (which fulfills the ADC state condition) on the fly). 
\end{DoxyItemize}
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00121}{121}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}\label{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily uint32\+\_\+t Channel}

Specifies the channel to configure into ADC regular group. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__channels}{ADC channels}} Note\+: Depending on devices, some channels may not be available on package pins. Refer to device datasheet for channels availability. 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00123}{123}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}\label{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Rank@{Rank}}
\index{Rank@{Rank}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Rank}{Rank}}
{\footnotesize\ttfamily uint32\+\_\+t Rank}

Add or remove the channel from ADC regular group sequencer. On STM32\+F0 devices, number of ranks in the sequence is defined by number of channels enabled, rank of each channel is defined by channel number (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).. Despite the channel rank is fixed, this parameter allow an additional possibility\+: to remove the selected rank (selected channel) from sequencer. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__rank}{ADC rank}} 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}\label{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!SamplingTime@{SamplingTime}}
\index{SamplingTime@{SamplingTime}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{SamplingTime}{SamplingTime}}
{\footnotesize\ttfamily uint32\+\_\+t Sampling\+Time}

Sampling time value to be set for the selected channel. Unit\+: ADC clock cycles Conversion time is the addition of sampling time and processing time (12.\+5 ADC clock cycles at ADC resolution 12 bits, 10.\+5 cycles at 10 bits, 8.\+5 cycles at 8 bits, 6.\+5 cycles at 6 bits). This parameter can be a value of \mbox{\hyperlink{group___a_d_c__sampling__times}{ADC sampling times}} Caution\+: this setting impacts the entire regular group. Therefore, call of \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gac6f70c4927204d6f50ab44c8e4800106}{HAL\+\_\+\+ADC\+\_\+\+Config\+Channel()}} to configure a channel can impact the configuration of other channels previously set. Caution\+: Obsolete parameter. Use parameter \char`\"{}\+Sampling\+Time\+Common\char`\"{} in ADC initialization structure. If parameter \char`\"{}\+Sampling\+Time\+Common\char`\"{} is set to a valid sampling time, parameter \char`\"{}\+Sampling\+Time\char`\"{} is discarded. Note\+: In case of usage of internal measurement channels (Vref\+Int/\+Vbat/\+Temp\+Sensor), sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting) Refer to device datasheet for timings values, parameters TS\+\_\+vrefint, TS\+\_\+vbat, TS\+\_\+temp (values rough order\+: 5us to 17us). 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f0xx__hal__adc_8h}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
