LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;      

ENTITY cnt60 IS
PORT(CLK,CLEAR,EN :IN STD_LOGIC;
DATA : BUFFER STD_LOGIC_VECTOR(5 DOWNTO 0);
CO: OUT STD_LOGIC
);

END cnt60;
ARCHITECTURE one OF cnt60 IS
BEGIN
	PROCESS(CLK,EN,CLEAR,DATA)这里我添加了DATA	
	BEGIN
		 IF CLEAR = '1'THEN
		    IF falling_edge(CLK) THEN
		    IF EN = '1'THEN
		    
		       IF DATA ="111001" THEN
			        DATA <="000000";
		       ELSIF DATA < 59 THEN
	                        DATA <= DATA +1;
			        
		       ELSE  这里是设定如果DATA产生大于59的二进制数，那么就自动转到0（10进制，根据不同的二进制个数确定具体的0的个数）
				       这个设定在10和12计数器里都是相同的
				DATA<="000000";
			END IF;
			END IF;
			  ELSE 
			     DATA <= DATA;
			  END IF;
		 ELSE
		  DATA <= (others =>'0');
		 END IF;
	  END PROCESS;
END one;
