

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sun Sep  3 07:20:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42289|    42289|  0.423 ms|  0.423 ms|  42289|  42289|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122              |Self_attention_Pipeline_l_mh_separate_i7_l_j7              |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136                   |Self_attention_Pipeline_VITIS_LOOP_100_1                   |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141  |Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Attention_layer_fu_146                                            |Attention_layer                                            |      891|      891|  8.910 us|  8.910 us|  891|  891|       no|
        |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153                       |Self_attention_Pipeline_l_exp_sum_i4                       |      206|      206|  2.060 us|  2.060 us|  206|  206|       no|
        |grp_Self_attention_Pipeline_l_update_i5_fu_159                        |Self_attention_Pipeline_l_update_i5                        |       96|       96|  0.960 us|  0.960 us|   96|   96|       no|
        |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177                     |Self_attention_Pipeline_l_gemm_i6_l_j6                     |      777|      777|  7.770 us|  7.770 us|  777|  777|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195                 |Self_attention_Pipeline_l_mh_merge_i8_l_j8                 |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h  |    42288|    42288|      3524|          -|          -|    12|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|  259|   23734|  22764|    0|
|Memory           |       86|    -|     352|     66|    0|
|Multiplexer      |        -|    -|       -|   1815|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       87|  259|   24115|  24669|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       31|  117|      22|     46|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Attention_layer_fu_146                                            |Attention_layer                                            |        1|  208|  13904|  10863|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136                   |Self_attention_Pipeline_VITIS_LOOP_100_1                   |        0|    0|      6|     49|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141  |Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2  |        0|    0|     35|    160|    0|
    |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153                       |Self_attention_Pipeline_l_exp_sum_i4                       |        0|    7|   2133|   1929|    0|
    |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177                     |Self_attention_Pipeline_l_gemm_i6_l_j6                     |        0|    0|   1563|    695|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195                 |Self_attention_Pipeline_l_mh_merge_i8_l_j8                 |        0|    0|     51|    201|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122              |Self_attention_Pipeline_l_mh_separate_i7_l_j7              |        0|    0|     57|    201|    0|
    |grp_Self_attention_Pipeline_l_update_i5_fu_159                        |Self_attention_Pipeline_l_update_i5                        |        0|    0|   3818|   7775|    0|
    |mul_40s_40s_72_2_1_U168                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U169                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U170                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U171                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U172                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U173                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U174                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U175                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U176                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U177                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    |mul_40s_40s_72_2_1_U178                                               |mul_40s_40s_72_2_1                                         |        0|    4|    197|     81|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                 |                                                           |        1|  259|  23734|  22764|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_V_U       |Self_attention_Q_h_V_RAM_1WNR_AUTO_1R1W  |       30|   0|   0|    0|   768|   24|     1|        18432|
    |K_h_V_U       |Self_attention_Q_h_V_RAM_1WNR_AUTO_1R1W  |       30|   0|   0|    0|   768|   24|     1|        18432|
    |V_h_V_U       |Self_attention_V_h_V_RAM_1WNR_AUTO_1R1W  |       22|   0|   0|    0|   768|   24|     1|        18432|
    |inp_sumRow_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  64|   6|    0|    12|   32|     1|          384|
    |v95_U         |Self_attention_v95_RAM_AUTO_1R1W         |        2|   0|   0|    0|   144|   32|     1|         4608|
    |v96_V_0_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_1_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_2_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_3_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_4_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_5_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_6_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_7_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_8_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_9_U     |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_10_U    |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v96_V_11_U    |Self_attention_v96_V_0_RAM_AUTO_1R1W     |        0|  24|   5|    0|    12|   24|     1|          288|
    |v97_V_U       |Self_attention_v97_V_RAM_AUTO_1R1W       |        2|   0|   0|    0|   768|   24|     1|        18432|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                         |       86| 352|  66|    0|  3372|  448|    18|        82176|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln159_fu_217_p2              |         +|   0|  0|  13|           4|           1|
    |icmp_ln159_fu_211_p2             |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  24|           9|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |K_h_V_address0       |  14|          3|   10|         30|
    |K_h_V_ce0            |  14|          3|    1|          3|
    |K_h_V_ce1            |   9|          2|    1|          2|
    |K_h_V_ce10           |   9|          2|    1|          2|
    |K_h_V_ce11           |   9|          2|    1|          2|
    |K_h_V_ce12           |   9|          2|    1|          2|
    |K_h_V_ce13           |   9|          2|    1|          2|
    |K_h_V_ce14           |   9|          2|    1|          2|
    |K_h_V_ce15           |   9|          2|    1|          2|
    |K_h_V_ce2            |   9|          2|    1|          2|
    |K_h_V_ce3            |   9|          2|    1|          2|
    |K_h_V_ce4            |   9|          2|    1|          2|
    |K_h_V_ce5            |   9|          2|    1|          2|
    |K_h_V_ce6            |   9|          2|    1|          2|
    |K_h_V_ce7            |   9|          2|    1|          2|
    |K_h_V_ce8            |   9|          2|    1|          2|
    |K_h_V_ce9            |   9|          2|    1|          2|
    |K_h_V_we0            |   9|          2|    1|          2|
    |Q_h_V_address0       |  14|          3|   10|         30|
    |Q_h_V_ce0            |  14|          3|    1|          3|
    |Q_h_V_ce1            |   9|          2|    1|          2|
    |Q_h_V_ce10           |   9|          2|    1|          2|
    |Q_h_V_ce11           |   9|          2|    1|          2|
    |Q_h_V_ce12           |   9|          2|    1|          2|
    |Q_h_V_ce13           |   9|          2|    1|          2|
    |Q_h_V_ce14           |   9|          2|    1|          2|
    |Q_h_V_ce15           |   9|          2|    1|          2|
    |Q_h_V_ce2            |   9|          2|    1|          2|
    |Q_h_V_ce3            |   9|          2|    1|          2|
    |Q_h_V_ce4            |   9|          2|    1|          2|
    |Q_h_V_ce5            |   9|          2|    1|          2|
    |Q_h_V_ce6            |   9|          2|    1|          2|
    |Q_h_V_ce7            |   9|          2|    1|          2|
    |Q_h_V_ce8            |   9|          2|    1|          2|
    |Q_h_V_ce9            |   9|          2|    1|          2|
    |Q_h_V_we0            |   9|          2|    1|          2|
    |V_h_V_address0       |  14|          3|   10|         30|
    |V_h_V_ce0            |  14|          3|    1|          3|
    |V_h_V_ce1            |   9|          2|    1|          2|
    |V_h_V_ce10           |   9|          2|    1|          2|
    |V_h_V_ce11           |   9|          2|    1|          2|
    |V_h_V_ce2            |   9|          2|    1|          2|
    |V_h_V_ce3            |   9|          2|    1|          2|
    |V_h_V_ce4            |   9|          2|    1|          2|
    |V_h_V_ce5            |   9|          2|    1|          2|
    |V_h_V_ce6            |   9|          2|    1|          2|
    |V_h_V_ce7            |   9|          2|    1|          2|
    |V_h_V_ce8            |   9|          2|    1|          2|
    |V_h_V_ce9            |   9|          2|    1|          2|
    |V_h_V_we0            |   9|          2|    1|          2|
    |ap_NS_fsm            |  65|         14|    1|         14|
    |grp_fu_253_ce        |  14|          3|    1|          3|
    |grp_fu_253_p0        |  14|          3|   40|        120|
    |grp_fu_253_p1        |  14|          3|   40|        120|
    |grp_fu_257_ce        |  14|          3|    1|          3|
    |grp_fu_257_p0        |  14|          3|   40|        120|
    |grp_fu_257_p1        |  14|          3|   40|        120|
    |grp_fu_261_ce        |  14|          3|    1|          3|
    |grp_fu_261_p0        |  14|          3|   40|        120|
    |grp_fu_261_p1        |  14|          3|   40|        120|
    |grp_fu_265_ce        |  14|          3|    1|          3|
    |grp_fu_265_p0        |  14|          3|   40|        120|
    |grp_fu_265_p1        |  14|          3|   40|        120|
    |grp_fu_269_ce        |  14|          3|    1|          3|
    |grp_fu_269_p0        |  14|          3|   40|        120|
    |grp_fu_269_p1        |  14|          3|   40|        120|
    |grp_fu_273_ce        |  14|          3|    1|          3|
    |grp_fu_273_p0        |  14|          3|   40|        120|
    |grp_fu_273_p1        |  14|          3|   40|        120|
    |grp_fu_277_ce        |  14|          3|    1|          3|
    |grp_fu_277_p0        |  14|          3|   40|        120|
    |grp_fu_277_p1        |  14|          3|   40|        120|
    |grp_fu_281_ce        |  14|          3|    1|          3|
    |grp_fu_281_p0        |  14|          3|   40|        120|
    |grp_fu_281_p1        |  14|          3|   40|        120|
    |grp_fu_285_ce        |  14|          3|    1|          3|
    |grp_fu_285_p0        |  14|          3|   40|        120|
    |grp_fu_285_p1        |  14|          3|   40|        120|
    |grp_fu_289_ce        |  14|          3|    1|          3|
    |grp_fu_289_p0        |  14|          3|   40|        120|
    |grp_fu_289_p1        |  14|          3|   40|        120|
    |grp_fu_293_ce        |  14|          3|    1|          3|
    |grp_fu_293_p0        |  14|          3|   40|        120|
    |grp_fu_293_p1        |  14|          3|   40|        120|
    |grp_fu_297_ce        |  14|          3|    1|          3|
    |grp_fu_297_p0        |  14|          3|   40|        120|
    |grp_fu_297_p1        |  14|          3|   40|        120|
    |grp_fu_301_ce        |   9|          2|    1|          2|
    |grp_fu_305_ce        |   9|          2|    1|          2|
    |grp_fu_309_ce        |   9|          2|    1|          2|
    |grp_fu_313_ce        |   9|          2|    1|          2|
    |grp_fu_317_ce        |   9|          2|    1|          2|
    |grp_fu_320_ce        |   9|          2|    1|          2|
    |h_fu_46              |   9|          2|    4|          8|
    |inp_sumRow_address0  |  20|          4|    4|         16|
    |inp_sumRow_ce0       |  20|          4|    1|          4|
    |inp_sumRow_ce1       |   9|          2|    1|          2|
    |inp_sumRow_d0        |  14|          3|   32|         96|
    |inp_sumRow_we0       |  14|          3|    1|          3|
    |v95_address0         |  20|          4|    8|         32|
    |v95_address1         |  14|          3|    8|         24|
    |v95_ce0              |  20|          4|    1|          4|
    |v95_ce1              |  14|          3|    1|          3|
    |v95_d0               |  14|          3|   32|         96|
    |v95_we0              |  14|          3|    1|          3|
    |v95_we1              |   9|          2|    1|          2|
    |v96_V_0_address0     |  14|          3|    4|         12|
    |v96_V_0_ce0          |  14|          3|    1|          3|
    |v96_V_0_we0          |   9|          2|    1|          2|
    |v96_V_10_address0    |  14|          3|    4|         12|
    |v96_V_10_ce0         |  14|          3|    1|          3|
    |v96_V_10_we0         |   9|          2|    1|          2|
    |v96_V_11_address0    |  14|          3|    4|         12|
    |v96_V_11_ce0         |  14|          3|    1|          3|
    |v96_V_11_we0         |   9|          2|    1|          2|
    |v96_V_1_address0     |  14|          3|    4|         12|
    |v96_V_1_ce0          |  14|          3|    1|          3|
    |v96_V_1_we0          |   9|          2|    1|          2|
    |v96_V_2_address0     |  14|          3|    4|         12|
    |v96_V_2_ce0          |  14|          3|    1|          3|
    |v96_V_2_we0          |   9|          2|    1|          2|
    |v96_V_3_address0     |  14|          3|    4|         12|
    |v96_V_3_ce0          |  14|          3|    1|          3|
    |v96_V_3_we0          |   9|          2|    1|          2|
    |v96_V_4_address0     |  14|          3|    4|         12|
    |v96_V_4_ce0          |  14|          3|    1|          3|
    |v96_V_4_we0          |   9|          2|    1|          2|
    |v96_V_5_address0     |  14|          3|    4|         12|
    |v96_V_5_ce0          |  14|          3|    1|          3|
    |v96_V_5_we0          |   9|          2|    1|          2|
    |v96_V_6_address0     |  14|          3|    4|         12|
    |v96_V_6_ce0          |  14|          3|    1|          3|
    |v96_V_6_we0          |   9|          2|    1|          2|
    |v96_V_7_address0     |  14|          3|    4|         12|
    |v96_V_7_ce0          |  14|          3|    1|          3|
    |v96_V_7_we0          |   9|          2|    1|          2|
    |v96_V_8_address0     |  14|          3|    4|         12|
    |v96_V_8_ce0          |  14|          3|    1|          3|
    |v96_V_8_we0          |   9|          2|    1|          2|
    |v96_V_9_address0     |  14|          3|    4|         12|
    |v96_V_9_ce0          |  14|          3|    1|          3|
    |v96_V_9_we0          |   9|          2|    1|          2|
    |v97_V_address0       |  20|          4|   10|         40|
    |v97_V_ce0            |  20|          4|    1|          4|
    |v97_V_ce1            |   9|          2|    1|          2|
    |v97_V_d0             |  14|          3|   24|         72|
    |v97_V_we0            |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |1815|        392| 1260|       3747|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  13|   0|   13|          0|
    |grp_Attention_layer_fu_146_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start_reg                       |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start_reg                 |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start_reg              |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start_reg                        |   1|   0|    1|          0|
    |h_fu_46                                                                            |   4|   0|    4|          0|
    |tmp_s_reg_247                                                                      |   4|   0|   10|          6|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  29|   0|   35|          6|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_845_p_din0    |  out|   40|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_845_p_din1    |  out|   40|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_845_p_dout0   |   in|   72|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_845_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_849_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_849_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_849_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_849_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_853_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_853_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_853_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_853_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_853_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_857_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_857_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_857_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_857_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_861_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_861_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_861_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_861_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_865_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_865_p_dout0   |   in|   64|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_865_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_868_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_868_p_dout0   |   in|   64|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_868_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v82_address0         |  out|   14|   ap_memory|             v82|         array|
|v82_ce0              |  out|    1|   ap_memory|             v82|         array|
|v82_q0               |   in|   24|   ap_memory|             v82|         array|
|v83_address0         |  out|   14|   ap_memory|             v83|         array|
|v83_ce0              |  out|    1|   ap_memory|             v83|         array|
|v83_q0               |   in|   24|   ap_memory|             v83|         array|
|v84_address0         |  out|   14|   ap_memory|             v84|         array|
|v84_ce0              |  out|    1|   ap_memory|             v84|         array|
|v84_q0               |   in|   24|   ap_memory|             v84|         array|
|v85_address0         |  out|   14|   ap_memory|             v85|         array|
|v85_ce0              |  out|    1|   ap_memory|             v85|         array|
|v85_we0              |  out|    1|   ap_memory|             v85|         array|
|v85_d0               |  out|   24|   ap_memory|             v85|         array|
+---------------------+-----+-----+------------+----------------+--------------+

