<BaliSimProject version="1.3" path="." stage="0" language="-1" name="test1" simType="Active-HDL">
    <Source worklib="work" path="RD1171/source/Verilog/i2s_rx.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="RD1171/source/Verilog/i2s_tx.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="RD1171/source/Verilog/I2S_Controller.v" type="VERILOG" include="none"/>
    <Source worklib="" path="RD1171/testbench/Verilog/I2S_Controller_tb.v" type="none" include="none"/>
    <Source worklib="" path="RD1171/testbench/Verilog/tasks.v" type="none" include="none"/>
    <Source worklib="" path="RD1171/testbench/Verilog/testcase.v" type="none" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="I2S_Controller_tb"/>
</BaliSimProject>
