# UVM-based-verification-of-a-Simple-Calculator
Designed a simple calculator in System Verilog that performs only addition, subtraction, multiplication, and division and implemented UVM methodology to verify each operation.
