Classic Timing Analyzer report for register-4
Mon Mar 07 11:40:25 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.376 ns    ; D0    ; inst3 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.869 ns    ; inst2 ; Q1    ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.552 ns   ; D2    ; inst1 ; --         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 5.376 ns   ; D0   ; inst3 ; CP       ;
; N/A   ; None         ; 5.128 ns   ; D3   ; inst  ; CP       ;
; N/A   ; None         ; 4.819 ns   ; D1   ; inst2 ; CP       ;
; N/A   ; None         ; 4.818 ns   ; D2   ; inst1 ; CP       ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 8.869 ns   ; inst2 ; Q1 ; CP         ;
; N/A   ; None         ; 8.795 ns   ; inst1 ; Q2 ; CP         ;
; N/A   ; None         ; 8.459 ns   ; inst  ; Q3 ; CP         ;
; N/A   ; None         ; 7.624 ns   ; inst3 ; Q0 ; CP         ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -4.552 ns ; D2   ; inst1 ; CP       ;
; N/A           ; None        ; -4.553 ns ; D1   ; inst2 ; CP       ;
; N/A           ; None        ; -4.862 ns ; D3   ; inst  ; CP       ;
; N/A           ; None        ; -5.110 ns ; D0   ; inst3 ; CP       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Mar 07 11:40:25 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-4 -c register-4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CP"
Info: tsu for register "inst3" (data pin = "D0", clock pin = "CP") is 5.376 ns
    Info: + Longest pin to register delay is 8.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'D0'
        Info: 2: + IC(6.839 ns) + CELL(0.460 ns) = 8.273 ns; Loc. = LCFF_X6_Y7_N17; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.434 ns ( 17.33 % )
        Info: Total interconnect delay = 6.839 ns ( 82.67 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X6_Y7_N17; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.816 ns ( 63.56 % )
        Info: Total interconnect delay = 1.041 ns ( 36.44 % )
Info: tco from clock "CP" to destination pin "Q1" through register "inst2" is 8.869 ns
    Info: + Longest clock path from clock "CP" to source register is 2.889 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.889 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 1.816 ns ( 62.86 % )
        Info: Total interconnect delay = 1.073 ns ( 37.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 1; REG Node = 'inst2'
        Info: 2: + IC(2.580 ns) + CELL(3.096 ns) = 5.676 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'Q1'
        Info: Total cell delay = 3.096 ns ( 54.55 % )
        Info: Total interconnect delay = 2.580 ns ( 45.45 % )
Info: th for register "inst1" (data pin = "D2", clock pin = "CP") is -4.552 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.892 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 2.892 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 1.816 ns ( 62.79 % )
        Info: Total interconnect delay = 1.076 ns ( 37.21 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'D2'
        Info: 2: + IC(6.462 ns) + CELL(0.206 ns) = 7.642 ns; Loc. = LCCOMB_X15_Y3_N24; Fanout = 1; COMB Node = 'inst1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.750 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 1.288 ns ( 16.62 % )
        Info: Total interconnect delay = 6.462 ns ( 83.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Mon Mar 07 11:40:26 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


