<stg><name>runLayer_Pipeline_1</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %loop_index1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index1_load = load i8 %loop_index1

]]></Node>
<StgValue><ssdm name="loop_index1_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop:2 %exitcond76 = icmp_eq  i8 %loop_index1_load, i8 128

]]></Node>
<StgValue><ssdm name="exitcond76"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop:4 %empty_17 = add i8 %loop_index1_load, i8 1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:5 %br_ln0 = br i1 %exitcond76, void %load-store-loop.split, void %memcpy-split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop.split:0 %loop_index1_cast = zext i8 %loop_index1_load

]]></Node>
<StgValue><ssdm name="loop_index1_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1 %bias_addr = getelementptr i16 %bias, i64 0, i64 %loop_index1_cast

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="2">
<![CDATA[
load-store-loop.split:2 %bias_load = load i2 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:5 %store_ln0 = store i8 %empty_17, i8 %loop_index1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
memcpy-split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="2">
<![CDATA[
load-store-loop.split:2 %bias_load = load i2 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:3 %tmp_bias_addr = getelementptr i16 %tmp_bias, i64 0, i64 %loop_index1_cast

]]></Node>
<StgValue><ssdm name="tmp_bias_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
load-store-loop.split:4 %store_ln0 = store i16 %bias_load, i7 %tmp_bias_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:6 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="bias" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="tmp_bias" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="loop_index1" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="bias" to="specmemcore_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specmemcore_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="bias" to="specinterface_ln0" fromId="34" toId="7">
</dataflow>
<dataflow id="51" from="empty_3" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="loop_index1" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="71" from="loop_index1" to="loop_index1_load" fromId="5" toId="10">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="80" from="p_str" to="specpipeline_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="loop_index1_load" to="exitcond76" fromId="10" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="exitcond76" fromId="82" toId="12">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="84" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="empty" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_86" to="empty" fromId="86" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_86" to="empty" fromId="86" toId="13">
</dataflow>
<dataflow id="90" from="loop_index1_load" to="empty_17" fromId="10" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty_17" fromId="91" toId="14">
</dataflow>
<dataflow id="93" from="exitcond76" to="br_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="94" from="loop_index1_load" to="loop_index1_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="95" from="bias" to="bias_addr" fromId="34" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_96" to="bias_addr" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="loop_index1_cast" to="bias_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="bias_addr" to="bias_load" fromId="17" toId="18">
</dataflow>
<dataflow id="100" from="empty_17" to="store_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="101" from="loop_index1" to="store_ln0" fromId="5" toId="19">
</dataflow>
<dataflow id="102" from="bias_addr" to="bias_load" fromId="17" toId="20">
</dataflow>
<dataflow id="103" from="tmp_bias" to="tmp_bias_addr" fromId="35" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_96" to="tmp_bias_addr" fromId="96" toId="21">
</dataflow>
<dataflow id="105" from="loop_index1_cast" to="tmp_bias_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="106" from="bias_load" to="store_ln0" fromId="20" toId="22">
</dataflow>
<dataflow id="107" from="tmp_bias_addr" to="store_ln0" fromId="21" toId="22">
</dataflow>
<dataflow id="108" from="exitcond76" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
