

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4'
================================================================
* Date:           Thu Oct 19 11:50:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47051|    47051|  2.353 ms|  2.353 ms|  47051|  47051|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4  |    47049|    47049|        11|          1|          1|  47040|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 14 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 15 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten3054 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten3054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten3082 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten3082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 19 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten3122 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten3122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%afterAct2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterAct2"   --->   Operation 21 'read' 'afterAct2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln511_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln511"   --->   Operation 22 'read' 'sext_ln511_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln511_cast = sext i62 %sext_ln511_read"   --->   Operation 23 'sext' 'sext_ln511_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten3122"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %n"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten3082"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten3054"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %h"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %w"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body15.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c_1 = load i8 %c" [kernel_attention.cpp:513]   --->   Operation 33 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten3122_load = load i16 %indvar_flatten3122" [kernel_attention.cpp:511]   --->   Operation 34 'load' 'indvar_flatten3122_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln513_1 = zext i8 %c_1" [kernel_attention.cpp:513]   --->   Operation 35 'zext' 'zext_ln513_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node empty_95)   --->   "%empty = mul i14 %zext_ln513_1, i14 49" [kernel_attention.cpp:513]   --->   Operation 36 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln511 = icmp_eq  i16 %indvar_flatten3122_load, i16 47040" [kernel_attention.cpp:511]   --->   Operation 37 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln511 = add i16 %indvar_flatten3122_load, i16 1" [kernel_attention.cpp:511]   --->   Operation 38 'add' 'add_ln511' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %for.inc64.loopexit.i, void %_Z11compute_actPfS_Pii.exit.exitStub" [kernel_attention.cpp:511]   --->   Operation 39 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten3054_load = load i6 %indvar_flatten3054" [kernel_attention.cpp:515]   --->   Operation 40 'load' 'indvar_flatten3054_load' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten3082_load = load i14 %indvar_flatten3082" [kernel_attention.cpp:513]   --->   Operation 41 'load' 'indvar_flatten3082_load' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln513 = icmp_eq  i14 %indvar_flatten3082_load, i14 11760" [kernel_attention.cpp:513]   --->   Operation 42 'icmp' 'icmp_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln513 = select i1 %icmp_ln513, i8 0, i8 %c_1" [kernel_attention.cpp:513]   --->   Operation 43 'select' 'select_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.12ns)   --->   "%xor_ln513 = xor i1 %icmp_ln513, i1 1" [kernel_attention.cpp:513]   --->   Operation 44 'xor' 'xor_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln515 = icmp_eq  i6 %indvar_flatten3054_load, i6 49" [kernel_attention.cpp:515]   --->   Operation 45 'icmp' 'icmp_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.12ns)   --->   "%and_ln513_1 = and i1 %icmp_ln515, i1 %xor_ln513" [kernel_attention.cpp:513]   --->   Operation 46 'and' 'and_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln513 = add i8 %select_ln513, i8 1" [kernel_attention.cpp:513]   --->   Operation 47 'add' 'add_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns)   --->   "%or_ln513 = or i1 %and_ln513_1, i1 %icmp_ln513" [kernel_attention.cpp:513]   --->   Operation 48 'or' 'or_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln513_3 = zext i8 %add_ln513" [kernel_attention.cpp:513]   --->   Operation 49 'zext' 'zext_ln513_3' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node p_mid13068)   --->   "%p_mid13066 = mul i14 %zext_ln513_3, i14 49" [kernel_attention.cpp:513]   --->   Operation 50 'mul' 'p_mid13066' <Predicate = (!icmp_ln511)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln513_6 = select i1 %and_ln513_1, i8 %add_ln513, i8 %select_ln513" [kernel_attention.cpp:513]   --->   Operation 51 'select' 'select_ln513_6' <Predicate = (!icmp_ln511)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln515_1 = add i6 %indvar_flatten3054_load, i6 1" [kernel_attention.cpp:515]   --->   Operation 52 'add' 'add_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.29ns)   --->   "%select_ln515_3 = select i1 %or_ln513, i6 1, i6 %add_ln515_1" [kernel_attention.cpp:515]   --->   Operation 53 'select' 'select_ln515_3' <Predicate = (!icmp_ln511)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln513_1 = add i14 %indvar_flatten3082_load, i14 1" [kernel_attention.cpp:513]   --->   Operation 54 'add' 'add_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.34ns)   --->   "%select_ln513_7 = select i1 %icmp_ln513, i14 1, i14 %add_ln513_1" [kernel_attention.cpp:513]   --->   Operation 55 'select' 'select_ln513_7' <Predicate = (!icmp_ln511)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln517 = store i16 %add_ln511, i16 %indvar_flatten3122" [kernel_attention.cpp:517]   --->   Operation 56 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln517 = store i14 %select_ln513_7, i14 %indvar_flatten3082" [kernel_attention.cpp:517]   --->   Operation 57 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln517 = store i8 %select_ln513_6, i8 %c" [kernel_attention.cpp:517]   --->   Operation 58 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln517 = store i6 %select_ln515_3, i6 %indvar_flatten3054" [kernel_attention.cpp:517]   --->   Operation 59 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node empty_95)   --->   "%empty = mul i14 %zext_ln513_1, i14 49" [kernel_attention.cpp:513]   --->   Operation 60 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node p_mid13068)   --->   "%p_mid13066 = mul i14 %zext_ln513_3, i14 49" [kernel_attention.cpp:513]   --->   Operation 61 'mul' 'p_mid13066' <Predicate = (!icmp_ln511)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%n_1 = load i3 %n" [kernel_attention.cpp:511]   --->   Operation 62 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %n_1" [kernel_attention.cpp:513]   --->   Operation 63 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.92ns)   --->   "%mul_ln513 = mul i16 %zext_ln513, i16 11760" [kernel_attention.cpp:513]   --->   Operation 64 'mul' 'mul_ln513' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node empty_95)   --->   "%empty = mul i14 %zext_ln513_1, i14 49" [kernel_attention.cpp:513]   --->   Operation 65 'mul' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node empty_95)   --->   "%p_cast25 = zext i14 %empty" [kernel_attention.cpp:513]   --->   Operation 66 'zext' 'p_cast25' <Predicate = (!icmp_ln513 & !and_ln513_1)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_95 = add i16 %p_cast25, i16 %mul_ln513" [kernel_attention.cpp:513]   --->   Operation 67 'add' 'empty_95' <Predicate = (!icmp_ln513 & !and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.57ns)   --->   "%add_ln511_1 = add i3 %n_1, i3 1" [kernel_attention.cpp:511]   --->   Operation 68 'add' 'add_ln511_1' <Predicate = (!icmp_ln511)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln513_2 = zext i3 %add_ln511_1" [kernel_attention.cpp:513]   --->   Operation 69 'zext' 'zext_ln513_2' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.92ns)   --->   "%mul_ln513_1 = mul i16 %zext_ln513_2, i16 11760" [kernel_attention.cpp:513]   --->   Operation 70 'mul' 'mul_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.24ns)   --->   "%select_ln513_1 = select i1 %icmp_ln513, i16 %mul_ln513_1, i16 %mul_ln513" [kernel_attention.cpp:513]   --->   Operation 71 'select' 'select_ln513_1' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.27ns)   --->   "%select_ln511 = select i1 %icmp_ln513, i3 %add_ln511_1, i3 %n_1" [kernel_attention.cpp:511]   --->   Operation 72 'select' 'select_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node p_mid13068)   --->   "%p_mid13066 = mul i14 %zext_ln513_3, i14 49" [kernel_attention.cpp:513]   --->   Operation 73 'mul' 'p_mid13066' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node p_mid13068)   --->   "%p_cast25_mid1 = zext i14 %p_mid13066" [kernel_attention.cpp:513]   --->   Operation 74 'zext' 'p_cast25_mid1' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_mid13068 = add i16 %p_cast25_mid1, i16 %select_ln513_1" [kernel_attention.cpp:513]   --->   Operation 75 'add' 'p_mid13068' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln517 = store i3 %select_ln511, i3 %n" [kernel_attention.cpp:517]   --->   Operation 76 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%h_1 = load i3 %h" [kernel_attention.cpp:515]   --->   Operation 77 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln511_cast" [kernel_attention.cpp:511]   --->   Operation 79 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_95 = add i16 %p_cast25, i16 %mul_ln513" [kernel_attention.cpp:513]   --->   Operation 80 'add' 'empty_95' <Predicate = (!icmp_ln513 & !and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i3 %h_1" [kernel_attention.cpp:515]   --->   Operation 81 'zext' 'zext_ln515' <Predicate = (!or_ln513)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %h_1, i3 0" [kernel_attention.cpp:515]   --->   Operation 82 'bitconcatenate' 'p_shl7' <Predicate = (!or_ln513)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i6 %p_shl7" [kernel_attention.cpp:515]   --->   Operation 83 'zext' 'p_shl15_cast' <Predicate = (!or_ln513)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.70ns)   --->   "%empty_96 = sub i7 %p_shl15_cast, i7 %zext_ln515" [kernel_attention.cpp:515]   --->   Operation 84 'sub' 'empty_96' <Predicate = (!or_ln513)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%w_load = load i3 %w" [kernel_attention.cpp:515]   --->   Operation 86 'load' 'w_load' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%select_ln513_2 = select i1 %icmp_ln513, i16 %mul_ln513_1, i16 %empty_95" [kernel_attention.cpp:513]   --->   Operation 87 'select' 'select_ln513_2' <Predicate = (!icmp_ln511 & !and_ln513_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.49ns)   --->   "%icmp_ln517 = icmp_eq  i3 %w_load, i3 7" [kernel_attention.cpp:517]   --->   Operation 88 'icmp' 'icmp_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln513_2)   --->   "%and_ln513 = and i1 %icmp_ln517, i1 %xor_ln513" [kernel_attention.cpp:513]   --->   Operation 89 'and' 'and_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln513_3 = select i1 %or_ln513, i3 0, i3 %h_1" [kernel_attention.cpp:513]   --->   Operation 90 'select' 'select_ln513_3' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_mid13068 = add i16 %p_cast25_mid1, i16 %select_ln513_1" [kernel_attention.cpp:513]   --->   Operation 91 'add' 'p_mid13068' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%select_ln513_4 = select i1 %and_ln513_1, i16 %p_mid13068, i16 %select_ln513_2" [kernel_attention.cpp:513]   --->   Operation 92 'select' 'select_ln513_4' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%zext_ln513_4 = zext i16 %select_ln513_4" [kernel_attention.cpp:513]   --->   Operation 93 'zext' 'zext_ln513_4' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_2)   --->   "%select_ln513_5 = select i1 %or_ln513, i7 0, i7 %empty_96" [kernel_attention.cpp:513]   --->   Operation 94 'select' 'select_ln513_5' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln513_2)   --->   "%xor_ln513_1 = xor i1 %icmp_ln515, i1 1" [kernel_attention.cpp:513]   --->   Operation 95 'xor' 'xor_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln513_2)   --->   "%or_ln513_1 = or i1 %icmp_ln513, i1 %xor_ln513_1" [kernel_attention.cpp:513]   --->   Operation 96 'or' 'or_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln513_2 = and i1 %and_ln513, i1 %or_ln513_1" [kernel_attention.cpp:513]   --->   Operation 97 'and' 'and_ln513_2' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.57ns)   --->   "%add_ln515 = add i3 %select_ln513_3, i3 1" [kernel_attention.cpp:515]   --->   Operation 98 'add' 'add_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln515)   --->   "%or_ln515 = or i1 %and_ln513_2, i1 %and_ln513_1" [kernel_attention.cpp:515]   --->   Operation 99 'or' 'or_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln515)   --->   "%or_ln515_1 = or i1 %or_ln515, i1 %icmp_ln513" [kernel_attention.cpp:515]   --->   Operation 100 'or' 'or_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln515 = select i1 %or_ln515_1, i3 0, i3 %w_load" [kernel_attention.cpp:515]   --->   Operation 101 'select' 'select_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln515_1 = zext i3 %add_ln515" [kernel_attention.cpp:515]   --->   Operation 102 'zext' 'zext_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl15_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln515, i3 0" [kernel_attention.cpp:515]   --->   Operation 103 'bitconcatenate' 'p_shl15_mid1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl15_cast_mid1 = zext i6 %p_shl15_mid1" [kernel_attention.cpp:515]   --->   Operation 104 'zext' 'p_shl15_cast_mid1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.70ns)   --->   "%p_mid13052 = sub i7 %p_shl15_cast_mid1, i7 %zext_ln515_1" [kernel_attention.cpp:515]   --->   Operation 105 'sub' 'p_mid13052' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_2)   --->   "%select_ln515_1 = select i1 %and_ln513_2, i7 %p_mid13052, i7 %select_ln513_5" [kernel_attention.cpp:515]   --->   Operation 106 'select' 'select_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.27ns)   --->   "%select_ln515_2 = select i1 %and_ln513_2, i3 %add_ln515, i3 %select_ln513_3" [kernel_attention.cpp:515]   --->   Operation 107 'select' 'select_ln515_2' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_2)   --->   "%zext_ln519 = zext i3 %select_ln515" [kernel_attention.cpp:519]   --->   Operation 108 'zext' 'zext_ln519' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (36.5ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:519]   --->   Operation 109 'read' 'gmem_addr_read' <Predicate = (!icmp_ln511)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30" [kernel_attention.cpp:519]   --->   Operation 110 'partselect' 'tmp_5' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i32 %gmem_addr_read" [kernel_attention.cpp:519]   --->   Operation 111 'trunc' 'trunc_ln519' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln520_2 = add i7 %select_ln515_1, i7 %zext_ln519" [kernel_attention.cpp:520]   --->   Operation 112 'add' 'add_ln520_2' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%sext_ln520 = sext i7 %add_ln520_2" [kernel_attention.cpp:520]   --->   Operation 113 'sext' 'sext_ln520' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln520_1 = add i17 %sext_ln520, i17 %zext_ln513_4" [kernel_attention.cpp:520]   --->   Operation 114 'add' 'add_ln520_1' <Predicate = (!icmp_ln511)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln520_1, i2 0" [kernel_attention.cpp:520]   --->   Operation 115 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln520_1 = sext i19 %tmp_s" [kernel_attention.cpp:520]   --->   Operation 116 'sext' 'sext_ln520_1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.14ns)   --->   "%add_ln520 = add i64 %sext_ln520_1, i64 %afterAct2_read" [kernel_attention.cpp:520]   --->   Operation 117 'add' 'add_ln520' <Predicate = (!icmp_ln511)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln520, i32 2, i32 63" [kernel_attention.cpp:522]   --->   Operation 118 'partselect' 'trunc_ln' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln522 = sext i62 %trunc_ln" [kernel_attention.cpp:522]   --->   Operation 119 'sext' 'sext_ln522' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln522" [kernel_attention.cpp:522]   --->   Operation 120 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.57ns)   --->   "%add_ln517 = add i3 %select_ln515, i3 1" [kernel_attention.cpp:517]   --->   Operation 121 'add' 'add_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln517 = store i3 %select_ln515_2, i3 %h" [kernel_attention.cpp:517]   --->   Operation 122 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_5 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln517 = store i3 %add_ln517, i3 %w" [kernel_attention.cpp:517]   --->   Operation 123 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln519 = bitcast i32 %gmem_addr_read" [kernel_attention.cpp:519]   --->   Operation 124 'bitcast' 'bitcast_ln519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.58ns)   --->   "%icmp_ln519 = icmp_ne  i8 %tmp_5, i8 255" [kernel_attention.cpp:519]   --->   Operation 125 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.75ns)   --->   "%icmp_ln519_1 = icmp_eq  i23 %trunc_ln519, i23 0" [kernel_attention.cpp:519]   --->   Operation 126 'icmp' 'icmp_ln519_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln519)   --->   "%or_ln519 = or i1 %icmp_ln519_1, i1 %icmp_ln519" [kernel_attention.cpp:519]   --->   Operation 127 'or' 'or_ln519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (6.87ns)   --->   "%tmp_6 = fcmp_olt  i32 %bitcast_ln519, i32 0" [kernel_attention.cpp:519]   --->   Operation 128 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.87> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln519)   --->   "%and_ln519 = and i1 %or_ln519, i1 %tmp_6" [kernel_attention.cpp:519]   --->   Operation 129 'and' 'and_ln519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln519 = select i1 %and_ln519, i32 0, i32 %gmem_addr_read" [kernel_attention.cpp:519]   --->   Operation 130 'select' 'select_ln519' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (36.5ns)   --->   "%gmem_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [kernel_attention.cpp:522]   --->   Operation 131 'writereq' 'gmem_addr_16_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 132 [1/1] (36.5ns)   --->   "%write_ln522 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_16, i32 %select_ln519, i4 15" [kernel_attention.cpp:522]   --->   Operation 132 'write' 'write_ln522' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 133 [5/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 133 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 134 [4/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 134 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 135 [3/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 135 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 136 [2/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 136 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 147 'ret' 'ret_ln0' <Predicate = (icmp_ln511)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 47040, i64 47040, i64 47040"   --->   Operation 138 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_513_2_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"   --->   Operation 140 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 143 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [kernel_attention.cpp:517]   --->   Operation 144 'specloopname' 'specloopname_ln517' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 145 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln517 = br void %for.body15.i" [kernel_attention.cpp:517]   --->   Operation 146 'br' 'br_ln517' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten3122') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten3122' [15]  (0.387 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('indvar_flatten3082_load', kernel_attention.cpp:513) on local variable 'indvar_flatten3082' [47]  (0 ns)
	'icmp' operation ('icmp_ln513', kernel_attention.cpp:513) [50]  (0.652 ns)
	'select' operation ('select_ln513', kernel_attention.cpp:513) [51]  (0.303 ns)
	'add' operation ('add_ln513', kernel_attention.cpp:513) [64]  (0.705 ns)
	'mul' operation of DSP[71] ('p_mid13066', kernel_attention.cpp:513) [69]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('empty', kernel_attention.cpp:513) [33]  (0.996 ns)

 <State 4>: 3.38ns
The critical path consists of the following:
	'load' operation ('n', kernel_attention.cpp:511) on local variable 'n' [26]  (0 ns)
	'add' operation ('add_ln511_1', kernel_attention.cpp:511) [52]  (0.572 ns)
	'mul' operation ('mul_ln513_1', kernel_attention.cpp:513) [54]  (1.92 ns)
	'select' operation ('select_ln513_1', kernel_attention.cpp:513) [55]  (0.243 ns)
	'add' operation of DSP[71] ('p_mid13068', kernel_attention.cpp:513) [71]  (0.645 ns)

 <State 5>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', kernel_attention.cpp:511) [29]  (0 ns)
	bus read operation ('gmem_addr_read', kernel_attention.cpp:519) on port 'gmem' (kernel_attention.cpp:519) [94]  (36.5 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_addr_16_req', kernel_attention.cpp:522) on port 'gmem' (kernel_attention.cpp:522) [113]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus write operation ('write_ln522', kernel_attention.cpp:522) on port 'gmem' (kernel_attention.cpp:522) [114]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', kernel_attention.cpp:522) on port 'gmem' (kernel_attention.cpp:522) [115]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', kernel_attention.cpp:522) on port 'gmem' (kernel_attention.cpp:522) [115]  (36.5 ns)

 <State 10>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', kernel_attention.cpp:522) on port 'gmem' (kernel_attention.cpp:522) [115]  (36.5 ns)

 <State 11>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', kernel_attention.cpp:522) on port 'gmem' (kernel_attention.cpp:522) [115]  (36.5 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', kernel_attention.cpp:522) on port 'gmem' (kernel_attention.cpp:522) [115]  (36.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
