//*********************************************************
 module IOLogic(addr, IO);
//*********************************************************

 input [15:0] addr;
 output reg IO;

 always @(*)
 if (addr == 16'b1011000000000000)
	IO = 1;
 else
	IO = 0;

 endmodule