INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kubah/OneDrive/Plocha/DE1/Digital-electronics-1/labs/05-counter/clock_enable/clock_enable.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kubah/OneDrive/Plocha/DE1/Digital-electronics-1/labs/05-counter/clock_enable/clock_enable.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
