$date
  Wed Jan 29 13:49:09 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module and_gate_tb $end
$var reg 1 ! a_signal $end
$var reg 1 " b_signal $end
$var reg 1 # y_and_result $end
$scope module instancia_and_gate $end
$var reg 1 $ a_input $end
$var reg 1 % b_input $end
$var reg 1 & y_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
#10000000
0!
0"
0#
0$
0%
0&
#20000000
1"
1%
#30000000
1!
0"
1$
0%
#40000000
1"
1#
1%
1&
#50000000
