#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 17 15:42:15 2023
# Process ID: 9872
# Current directory: D:/ALL_Project/PCexp/Lab5_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41612 D:\ALL_Project\PCexp\Lab5_new\Lab5_new.xpr
# Log file: D:/ALL_Project/PCexp/Lab5_new/vivado.log
# Journal file: D:/ALL_Project/PCexp/Lab5_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ALL_Project/PCexp/Lab5_new/Lab5_new.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 695.695 ; gain = 92.789
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ALL_Project/PCexp/Lab5_new/Lab5_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/ALL_Project/PCexp/Lab5_new/Lab5_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ALL_Project/PCexp/Lab5_new/Lab5_new.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ALL_Project/PCexp/Lab5_new/Lab5_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/clk_pll/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/clk_pll/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/axi_ram/ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/axi_crossbar_1x2/ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/axi_clock_converter/ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/Analysis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Analysis
INFO: [VRFC 10-311] analyzing module judge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol alu_srl, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:86]
INFO: [VRFC 10-2458] undeclared symbol alu_sra, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:87]
INFO: [VRFC 10-2458] undeclared symbol alu_srl_sa, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:88]
INFO: [VRFC 10-2458] undeclared symbol alu_sra_sa, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/EX/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/ID/branch_predict_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_1
INFO: [VRFC 10-311] analyzing module branch_predict_1_branch_predict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/bridge_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/MEM/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_cache_wb_2way.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallF, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/datapath.v:243]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/datapath.v:243]
INFO: [VRFC 10-2458] undeclared symbol mem_read_enE, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/datapath.v:428]
INFO: [VRFC 10-2458] undeclared symbol mem_write_enE, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/datapath.v:429]
INFO: [VRFC 10-2458] undeclared symbol mem_addrE, assumed default net type wire [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/datapath.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/EX/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/PIPE/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/MEM/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/MEM/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/i_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/i_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/PIPE/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/PIPE/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/ID/imm_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/utils/inst_ascii_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ascii_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/ID/jump_predict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_predict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/MEM/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/PIPE/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/mips_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/utils/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/utils/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/IF/pc_ctrl_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/IF/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/ID/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sim_1/imports/soc_axi_lite_loongson/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 758.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ALL_Project/PCexp/Lab5_new/Lab5_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47a94f8e968b4eda956f68aa2dbf14ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.hazard
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.pc_ctrl_1
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.inst_ascii_decoder
Compiling module xil_defaultlib.imm_ext
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.branch_predict_1_branch_predict
Compiling module xil_defaultlib.branch_predict_1
Compiling module xil_defaultlib.jump_predict
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.div_radix2
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture signed_mult_arch of entity xil_defaultlib.signed_mult [signed_mult_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture unsigned_mult_arch of entity xil_defaultlib.unsigned_mult [unsigned_mult_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.i_sram_to_sram_like
Compiling module xil_defaultlib.d_sram_to_sram_like
Compiling module xil_defaultlib.mips_core
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.i_cache_default
Compiling module xil_defaultlib.d_cache_default
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.bridge_2x1
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.judge
Compiling module xil_defaultlib.Analysis
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sim_1/imports/soc_axi_lite_loongson/testbench/mycpu_tb.v" Line 125. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 758.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ALL_Project/PCexp/Lab5_new/Lab5_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/ALL_Project/PCexp/Lab5_new/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/ALL_Project/PCexp/Lab5_new/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../../../../../traces/cache_lab_trace.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 830.219 ; gain = 71.816
run all
==============================================================
Test begin!
==============================================================
Test end!
----PASS!!!
$finish called at time : 35916500 ps : File "D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sim_1/imports/soc_axi_lite_loongson/testbench/mycpu_tb.v" Line 267
add_bp {D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_cache_wb_2way.v} 43
add_bp {D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_cache_wb_2way.v} 42
add_bp {D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_cache_wb_2way.v} 41
remove_bps -file {D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_cache_wb_2way.v} -line 42
remove_bps -file {D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_cache_wb_2way.v} -line 41
remove_bps -file {D:/ALL_Project/PCexp/Lab5_new/Lab5_new.srcs/sources_1/imports/exp2/soc_axi_lite_loongson/rtl/myCPU/d_cache_wb_2way.v} -line 43
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 20:26:45 2023...
