    .text
    .org 0x0000
    // registos reservados
    // X30 = mensajes
    // X29 = auxiliar
    // X28 = resultado auxiliar
    // X0 = 0
    // X1 = 1
    // X2 = 2

// ----------------------------------------------------------
// ----------------------------EQ----------------------------
    // Test de B.EQ signado // caso de salto
    SUB X29, X1, X2
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    SUBS X28, X29, X29 // => Z=1

    B.EQ t1_EQ
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    ADD X30, X0, #-1
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #0] // MEM: 0xFFFFFFFFFFFFFFFF (si falla) else 0x0
t1_EQ:
    ADD X30, X0, #1
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #8] // MEM: 0x1
// --------------------------------------------------------
    // Test de B.EQ signado // caso de no salto
    SUB X29, X0, X2
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    SUBS X28, X29, X1  // => Z=0

    B.EQ t2_EQ
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    ADD X30, X0, #2
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #16] // MEM: 0x2 
    CBZ XZR, t2_EQ_end
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
t2_EQ:    
    ADD X30, X0, #-2
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #24] // MEM: 0xFFFFFFFFFFFFFFFE (si falla) else 0x0
t2_EQ_end:
// --------------------------------------------------------
    // Test de B.EQ no signado // caso de salto
    ADD X29, X1, X2
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    SUBS X28, X29, X29 // => Z=1

    B.EQ t3_EQ
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    ADD X30, X0, #-3
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #32] // MEM: 0xFFFFFFFFFFFFFFFD (si falla) else 0x0
t3_EQ:
    ADD X30, X0, #3
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #40] // MEM: 0x3 
// --------------------------------------------------------
    // Test de B.EQ no signado // caso de no salto
    ADD X29, X1, X1
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    SUBS X28, X29, X1  // => Z=0

    B.EQ t4_EQ
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    ADD X30, X0, #4
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #48] // MEM: 0x4 
    CBZ XZR, t4_EQ_end
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
t4_EQ:
    ADD X30, X0, #-4
        ADD XZR, XZR, XZR
        ADD XZR, XZR, XZR
    STUR X30, [X0, #56] // MEM: 0xFFFFFFFFFFFFFFFC (si falla) else 0x0
t4_EQ_end:
// --------------------------------------------------------

endloop:
    CBZ XZR, endloop

/*
Salida en memdump:
Memoria RAM de Arm:
Address Data
0 0000000000000000
1 0000000000000001
2 0000000000000002
3 0000000000000000
4 0000000000000000
5 0000000000000003
6 0000000000000004
7 0000000000000000
8 0000000000000000
9 0000000000000000
10 0000000000000000
11 0000000000000000
12 0000000000000000
13 0000000000000000
14 0000000000000000
15 0000000000000000
16 0000000000000000
17 0000000000000000
18 0000000000000000
19 0000000000000000
20 0000000000000000
21 0000000000000000
22 0000000000000000
23 0000000000000000
24 0000000000000000
25 0000000000000000
26 0000000000000000
27 0000000000000000
28 0000000000000000
29 0000000000000000
30 0000000000000000
31 0000000000000000
32 0000000000000000
33 0000000000000000
34 0000000000000000
35 0000000000000000
36 0000000000000000
37 0000000000000000
38 0000000000000000
39 0000000000000000
40 0000000000000000
41 0000000000000000
42 0000000000000000
43 0000000000000000
44 0000000000000000
45 0000000000000000
46 0000000000000000
47 0000000000000000
48 0000000000000000
49 0000000000000000
50 0000000000000000
51 0000000000000000
52 0000000000000000
53 0000000000000000
54 0000000000000000
55 0000000000000000
56 0000000000000000
57 0000000000000000
58 0000000000000000
59 0000000000000000
60 0000000000000000
61 0000000000000000
62 0000000000000000
63 0000000000000000
Finalizado para archivo: test-p2-eq.s
===============================================
*/
/*
Salida en memdump:
Memoria RAM de Arm:
Address Data
0 0000000000000000
1 0000000000000001
2 0000000000000002
3 0000000000000000
4 0000000000000000
5 0000000000000003
6 0000000000000004
7 0000000000000000
8 0000000000000000
9 0000000000000000
10 0000000000000000
11 0000000000000000
12 0000000000000000
13 0000000000000000
14 0000000000000000
15 0000000000000000
16 0000000000000000
17 0000000000000000
18 0000000000000000
19 0000000000000000
20 0000000000000000
21 0000000000000000
22 0000000000000000
23 0000000000000000
24 0000000000000000
25 0000000000000000
26 0000000000000000
27 0000000000000000
28 0000000000000000
29 0000000000000000
30 0000000000000000
31 0000000000000000
32 0000000000000000
33 0000000000000000
34 0000000000000000
35 0000000000000000
36 0000000000000000
37 0000000000000000
38 0000000000000000
39 0000000000000000
40 0000000000000000
41 0000000000000000
42 0000000000000000
43 0000000000000000
44 0000000000000000
45 0000000000000000
46 0000000000000000
47 0000000000000000
48 0000000000000000
49 0000000000000000
50 0000000000000000
51 0000000000000000
52 0000000000000000
53 0000000000000000
54 0000000000000000
55 0000000000000000
56 0000000000000000
57 0000000000000000
58 0000000000000000
59 0000000000000000
60 0000000000000000
61 0000000000000000
62 0000000000000000
63 0000000000000000
Finalizado para archivo: test-p2-eq.s
===============================================
*/
