# ============================================================
# Vivado / FPGA Build Artifacts
# ============================================================

# Project files
*.xpr
*.jou
*.log
*.str
*.zip

# Vivado directories
.cache/
.hw/
.ip_user_files/
.sim/
.runs/
.srcs/
.xil/
.webtalk/
.sdk/
.vitis/

# Block design generated files
*.bd
*.bda
*.hwh
*.hwdef

# Generated HDL wrappers
*_wrapper.v
*_wrapper.vhd

# ============================================================
# Simulation / Output Data
# ============================================================

# Simulation database
*.wdb
*.vcd
*.fst

# CSV output (generated by testbenches)
tb_data_*.csv

# ============================================================
# OS / Editor
# ============================================================

# Linux / macOS
.DS_Store

# Windows
Thumbs.db
desktop.ini

# VS Code
.vscode/

# ============================================================
# Python / Octave (if used for analysis)
# ============================================================

__pycache__/
*.pyc
*.pyo
*.octave-workspace

# ============================================================
# Temporary / Backup
# ============================================================

*~
*.bak
