#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct  9 12:13:53 2017
# Process ID: 3140132
# Current directory: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1
# Command line: vivado -log ctp7_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ctp7_top.tcl
# Log file: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/ctp7_top.vds
# Journal file: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ctp7_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/skamat/HLS/METB/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/Vivado/2016.4/data/ip'.
Command: synth_design -top ctp7_top -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/ila_hls/ila_hls.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/Make_LUT_MET_0/Make_LUT_MET_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/Make_LUT_MET_0/Make_LUT_MET_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/ila_hls/ila_hls.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3140161 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.152 ; gain = 237.055 ; free physical = 4873 ; free virtual = 73531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ctp7_top' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:39]
	Parameter C_DATE_CODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_GITHASH_CODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_GIT_REPO_DIRTY bound to: 1'b0 
INFO: [Synth 8-3491] module 'v7_bd' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:2449' bound to instance 'i_v7_bd' of component 'v7_bd' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:772]
INFO: [Synth 8-638] synthesizing module 'v7_bd' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:2510]
INFO: [Synth 8-3491] module 'v7_bd_axi_bram_ctrl_cap_ram_1_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_cap_ram_1_0/synth/v7_bd_axi_bram_ctrl_cap_ram_1_0.vhd:59' bound to instance 'axi_bram_ctrl_input_ram_0' of component 'v7_bd_axi_bram_ctrl_cap_ram_1_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3112]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_bram_ctrl_cap_ram_1_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_cap_ram_1_0/synth/v7_bd_axi_bram_ctrl_cap_ram_1_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_cap_ram_1_0/synth/v7_bd_axi_bram_ctrl_cap_ram_1_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:7102]
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (1#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:7102]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (2#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (3#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_bram_ctrl_cap_ram_1_0' (4#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_cap_ram_1_0/synth/v7_bd_axi_bram_ctrl_cap_ram_1_0.vhd:92]
INFO: [Synth 8-3491] module 'v7_bd_axi_bram_ctrl_input_ram_0_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_0_0/synth/v7_bd_axi_bram_ctrl_input_ram_0_0.vhd:59' bound to instance 'axi_bram_ctrl_input_ram_1' of component 'v7_bd_axi_bram_ctrl_input_ram_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3143]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_bram_ctrl_input_ram_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_0_0/synth/v7_bd_axi_bram_ctrl_input_ram_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_0_0/synth/v7_bd_axi_bram_ctrl_input_ram_0_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_bram_ctrl_input_ram_0_0' (5#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_0_0/synth/v7_bd_axi_bram_ctrl_input_ram_0_0.vhd:92]
INFO: [Synth 8-3491] module 'v7_bd_axi_bram_ctrl_input_ram_1_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_1_0/synth/v7_bd_axi_bram_ctrl_input_ram_1_0.vhd:59' bound to instance 'axi_bram_ctrl_input_ram_2' of component 'v7_bd_axi_bram_ctrl_input_ram_1_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3174]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_bram_ctrl_input_ram_1_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_1_0/synth/v7_bd_axi_bram_ctrl_input_ram_1_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_1_0/synth/v7_bd_axi_bram_ctrl_input_ram_1_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_bram_ctrl_input_ram_1_0' (6#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_1_0/synth/v7_bd_axi_bram_ctrl_input_ram_1_0.vhd:92]
INFO: [Synth 8-3491] module 'v7_bd_axi_bram_ctrl_input_ram_4_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_4_0/synth/v7_bd_axi_bram_ctrl_input_ram_4_0.vhd:59' bound to instance 'axi_bram_ctrl_output_ram_0' of component 'v7_bd_axi_bram_ctrl_input_ram_4_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3205]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_bram_ctrl_input_ram_4_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_4_0/synth/v7_bd_axi_bram_ctrl_input_ram_4_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_4_0/synth/v7_bd_axi_bram_ctrl_input_ram_4_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_bram_ctrl_input_ram_4_0' (7#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_input_ram_4_0/synth/v7_bd_axi_bram_ctrl_input_ram_4_0.vhd:92]
INFO: [Synth 8-3491] module 'v7_bd_axi_bram_ctrl_output_ram_0_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_output_ram_0_0/synth/v7_bd_axi_bram_ctrl_output_ram_0_0.vhd:59' bound to instance 'axi_bram_ctrl_output_ram_1' of component 'v7_bd_axi_bram_ctrl_output_ram_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3236]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_bram_ctrl_output_ram_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_output_ram_0_0/synth/v7_bd_axi_bram_ctrl_output_ram_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_output_ram_0_0/synth/v7_bd_axi_bram_ctrl_output_ram_0_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_bram_ctrl_output_ram_0_0' (8#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_output_ram_0_0/synth/v7_bd_axi_bram_ctrl_output_ram_0_0.vhd:92]
INFO: [Synth 8-3491] module 'v7_bd_axi_bram_ctrl_reg_file_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_reg_file_0/synth/v7_bd_axi_bram_ctrl_reg_file_0.vhd:59' bound to instance 'axi_bram_ctrl_reg_file' of component 'v7_bd_axi_bram_ctrl_reg_file_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3267]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_bram_ctrl_reg_file_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_reg_file_0/synth/v7_bd_axi_bram_ctrl_reg_file_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_reg_file_0/synth/v7_bd_axi_bram_ctrl_reg_file_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_bram_ctrl_reg_file_0' (9#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_bram_ctrl_reg_file_0/synth/v7_bd_axi_bram_ctrl_reg_file_0.vhd:92]
INFO: [Synth 8-3491] module 'v7_bd_axi_chip2chip_0_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/synth/v7_bd_axi_chip2chip_0_0.v:58' bound to instance 'axi_chip2chip_0' of component 'v7_bd_axi_chip2chip_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3298]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_chip2chip_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/synth/v7_bd_axi_chip2chip_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (49#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (50#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (52#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (53#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (54#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14570]
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (56#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14570]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (57#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (58#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_chip2chip_0_0' (69#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/synth/v7_bd_axi_chip2chip_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_interconnect_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:1397]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_ZECGR5' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_ZECGR5' (70#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1J24L6H' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1J24L6H' (71#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1NOAWQO' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:273]
INFO: [Synth 8-3491] module 'v7_bd_m02_regslice_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_m02_regslice_0/synth/v7_bd_m02_regslice_0.v:58' bound to instance 'm02_regslice' of component 'v7_bd_m02_regslice_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:399]
INFO: [Synth 8-638] synthesizing module 'v7_bd_m02_regslice_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_m02_regslice_0/synth/v7_bd_m02_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (72#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (73#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (73#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (73#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (73#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 20 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (74#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (75#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_m02_regslice_0' (76#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_m02_regslice_0/synth/v7_bd_m02_regslice_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1NOAWQO' (77#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:273]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_URV99K' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:494]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_URV99K' (78#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:494]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1W8B35E' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1W8B35E' (79#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:605]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_L3WQXM' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:716]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_L3WQXM' (80#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:716]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_PX9VKZ' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:827]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_PX9VKZ' (81#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:827]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_BMC27U' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:938]
INFO: [Synth 8-3491] module 'v7_bd_s00_data_fifo_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_s00_data_fifo_0/synth/v7_bd_s00_data_fifo_0.v:58' bound to instance 's00_data_fifo' of component 'v7_bd_s00_data_fifo_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'v7_bd_s00_data_fifo_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_s00_data_fifo_0/synth/v7_bd_s00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axi_data_fifo' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 1 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 1 - type: integer 
	Parameter P_WIDTH_RACH bound to: 63 - type: integer 
	Parameter P_WIDTH_WACH bound to: 63 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 37 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 38 - type: integer 
	Parameter P_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axi_data_fifo' (82#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_s00_data_fifo_0' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_s00_data_fifo_0/synth/v7_bd_s00_data_fifo_0.v:58]
INFO: [Synth 8-3491] module 'v7_bd_s00_regslice_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_s00_regslice_0/synth/v7_bd_s00_regslice_0.v:58' bound to instance 's00_regslice' of component 'v7_bd_s00_regslice_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:1174]
INFO: [Synth 8-638] synthesizing module 'v7_bd_s00_regslice_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_s00_regslice_0/synth/v7_bd_s00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_s00_regslice_0' (84#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_s00_regslice_0/synth/v7_bd_s00_regslice_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_BMC27U' (85#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:938]
INFO: [Synth 8-3491] module 'v7_bd_xbar_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xbar_0/synth/v7_bd_xbar_0.v:59' bound to instance 'xbar' of component 'v7_bd_xbar_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:2287]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xbar_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xbar_0/synth/v7_bd_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001100110000000100000000000000000000000000000000000000000000000000110011000000000000000000000000000000000000000000000000000000000011001010000010000000000000000000000000000000000000000000000000001100101000000100000000000000000000000000000000000000000000000000110010100000000000000000000000000000000000000000000000000000000011000100000000000000000000000000000000000000000000000000000000001101000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010001000000000000000000000000000100010000000000000000000000000001000100000000000000000000000000010001000000000000000000000000000100010000000000000000000000000001000100000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001100110000000100000000000000000000000000000000000000000000000000110011000000000000000000000000000000000000000000000000000000000011001010000010000000000000000000000000000000000000000000000000001100101000000100000000000000000000000000000000000000000000000000110010100000000000000000000000000000000000000000000000000000000011000100000000000000000000000000000000000000000000000000000000001101000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001100110000000111111111111111111000000000000000000000000000000000110011000000001111111111111111100000000000000000000000000000000011001010000010111111111111111110000000000000000000000000000000001100101000000111111111111111111000000000000000000000000000000000110010100000001111111111111111100000000000000000000000000000000011000100000000111111111111111110000000000000000000000000000000001101000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001100110000000100000000000000000000000000000000000000000000000000110011000000000000000000000000000000000000000000000000000000000011001010000010000000000000000000000000000000000000000000000000001100101000000100000000000000000000000000000000000000000000000000110010100000000000000000000000000000000000000000000000000000000011000100000000000000000000000000000000000000000000000000000000001101000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001100110000000111111111111111111000000000000000000000000000000000110011000000001111111111111111100000000000000000000000000000000011001010000010111111111111111110000000000000000000000000000000001100101000000111111111111111111000000000000000000000000000000000110010100000001111111111111111100000000000000000000000000000000011000100000000111111111111111110000000000000000000000000000000001101000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011010000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (86#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011000100000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011001010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011001010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011001010000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011001100000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011001100000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (88#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (89#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (90#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (91#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (91#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (92#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (92#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (92#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (92#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (92#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (92#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (93#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (94#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xbar_0' (95#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xbar_0/synth/v7_bd_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_axi_interconnect_0_0' (96#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:1397]
INFO: [Synth 8-3491] module 'v7_bd_clk_wiz_0_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.v:73' bound to instance 'clk_wiz_0' of component 'v7_bd_clk_wiz_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3532]
INFO: [Synth 8-638] synthesizing module 'v7_bd_clk_wiz_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.v:73]
INFO: [Synth 8-638] synthesizing module 'v7_bd_clk_wiz_0_0_clk_wiz' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:71]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:133]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:136]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (97#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (97#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (98#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (99#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_clk_wiz_0_0_clk_wiz' (100#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v:71]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_clk_wiz_0_0' (101#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.v:73]
INFO: [Synth 8-3491] module 'v7_bd_proc_sys_reset_0_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/synth/v7_bd_proc_sys_reset_0_0.vhd:56' bound to instance 'proc_sys_reset_0' of component 'v7_bd_proc_sys_reset_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3542]
INFO: [Synth 8-638] synthesizing module 'v7_bd_proc_sys_reset_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/synth/v7_bd_proc_sys_reset_0_0.vhd:71]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/synth/v7_bd_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (102#1) [/data/tools/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (103#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (104#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (105#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (106#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (107#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_proc_sys_reset_0_0' (108#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/synth/v7_bd_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'v7_bd_xadc_wiz_0_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.vhd:55' bound to instance 'xadc_wiz_0' of component 'v7_bd_xadc_wiz_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:3555]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.vhd:96]
	Parameter C_INSTANCE bound to: v7_bd_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-3491] module 'v7_bd_xadc_wiz_0_0_axi_xadc' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_axi_xadc.vhd:143' bound to instance 'U0' of component 'v7_bd_xadc_wiz_0_0_axi_xadc' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_axi_xadc' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_axi_xadc.vhd:237]
	Parameter C_INSTANCE bound to: v7_bd_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_axi_xadc.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_axi_xadc.vhd:164]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_axi_lite_ipif' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_slave_attachment' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_address_decoder' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized0' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized1' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized2' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized3' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized3' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized4' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized4' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized5' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized5' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized6' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized6' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized7' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized7' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized8' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized8' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized9' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized9' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized10' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized10' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized11' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized11' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized12' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized12' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized13' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized13' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized14' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized14' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized15' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized15' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized16' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized16' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized17' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized17' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized18' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized18' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized19' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized19' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized20' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized20' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized21' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized21' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized22' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized22' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized23' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized23' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized24' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized24' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized25' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_pselect_f__parameterized25' (109#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_address_decoder' (110#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_slave_attachment' (111#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_axi_lite_ipif' (112#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'v7_bd_xadc_wiz_0_0_xadc_core_drp' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_xadc_core_drp.vhd:141' bound to instance 'AXI_XADC_CORE_I' of component 'v7_bd_xadc_wiz_0_0_xadc_core_drp' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_axi_xadc.vhd:690]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_xadc_core_drp' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_xadc_core_drp.vhd:185]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0010000000000000 
	Parameter INIT_41 bound to: 16'b0011000110101111 
	Parameter INIT_42 bound to: 16'b0000001000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_xadc_core_drp.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_xadc_core_drp' (113#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_xadc_core_drp.vhd:185]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_soft_reset' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_soft_reset' (114#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0_interrupt_control' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_interrupt_control' (115#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0_axi_xadc' (116#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_axi_xadc.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'v7_bd_xadc_wiz_0_0' (117#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'v7_bd' (118#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/hdl/v7_bd.vhd:2510]
INFO: [Synth 8-638] synthesizing module 'register_file' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/register_file.vhd:40]
	Parameter C_DATE_CODE bound to: 0 - type: integer 
	Parameter C_GITHASH_CODE bound to: 0 - type: integer 
	Parameter C_GIT_REPO_DIRTY bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'register_file' (119#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/register_file.vhd:40]
INFO: [Synth 8-638] synthesizing module 'pattern_io_engine' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:66]
INFO: [Synth 8-3491] module 'ila_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/ila_0_stub.vhdl:5' bound to instance 'i_ila_pattern_engine' of component 'ila_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:305]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/ila_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-638] synthesizing module 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:24]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:467]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:606]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:606]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'input_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:606]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'OUTPUT_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:659]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'OUTPUT_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:659]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'OUTPUT_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:659]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'OUTPUT_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:659]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'OUTPUT_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:659]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'OUTPUT_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:659]
INFO: [Synth 8-3491] module 'pattern_bram' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/pattern_bram_stub.vhdl:5' bound to instance 'OUTPUT_bram' of component 'pattern_bram' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:659]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'pattern_io_engine' (120#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ila_hls' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/ila_hls_stub.vhdl:20]
WARNING: [Synth 8-5640] Port 'met_0_ap_vld' is missing in component declaration [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:195]
WARNING: [Synth 8-5640] Port 'met_1_ap_vld' is missing in component declaration [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:195]
WARNING: [Synth 8-5640] Port 'met_2' is missing in component declaration [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/realtime/Make_LUT_MET_0_stub.vhdl:292]
WARNING: [Synth 8-3848] Net LEDs in module/entity ctp7_top does not have driver. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctp7_top' (121#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:39]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_0_addr[1]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_0_addr[0]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_0_rst
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_1_addr[1]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_1_addr[0]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_1_rst
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_2_addr[1]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_2_addr[0]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_INPUT_RAM_2_rst
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_OUTPUT_RAM_0_addr[1]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_OUTPUT_RAM_0_addr[0]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_OUTPUT_RAM_0_rst
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_OUTPUT_RAM_1_addr[1]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_OUTPUT_RAM_1_addr[0]
WARNING: [Synth 8-3331] design pattern_io_engine has unconnected port BRAM_CTRL_OUTPUT_RAM_1_rst
WARNING: [Synth 8-3331] design register_file has unconnected port BRAM_CTRL_REG_FILE_rst
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[3]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[1]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[2]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[3]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[4]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[5]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[6]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[9]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[11]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[12]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[13]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[14]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[15]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[1]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[2]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[3]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[4]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[5]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[6]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[9]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[11]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[12]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[13]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[14]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[15]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[1]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Lvl_Interrupts[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design v7_bd_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 1596.805 ; gain = 574.707 ; free physical = 4806 ; free virtual = 73473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][191] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][190] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][189] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][188] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][187] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][186] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][185] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][184] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][183] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][182] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][181] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][180] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][179] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][178] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][177] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][176] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][175] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][174] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][173] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][172] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][171] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][170] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][169] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][168] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][167] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][166] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][165] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][164] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][163] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][162] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][161] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][160] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][159] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][158] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][157] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][156] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][155] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][154] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][153] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][152] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][151] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][150] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][149] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][148] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][147] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][146] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][145] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][144] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][143] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][142] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][141] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][140] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][139] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][138] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][137] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][136] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][135] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][134] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][133] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][132] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][131] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][130] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][129] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][128] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][127] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][126] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][125] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][124] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][123] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][122] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][121] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][120] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][119] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][118] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][117] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][116] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][115] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][114] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][113] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][112] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][111] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][110] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][109] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][108] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][107] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][106] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][105] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][104] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][103] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][102] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][101] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][100] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][99] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][98] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][97] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][96] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][95] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][94] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][93] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
WARNING: [Synth 8-3295] tying undriven pin i_pattern_io_engine:OUTPUT_link_arr_i[0][92] to constant 0 [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:864]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 1596.805 ; gain = 574.707 ; free physical = 4805 ; free virtual = 73472
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/ila_hls/ila_hls.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/Make_LUT_MET_0/Make_LUT_MET_0.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Make_LUT_MET_0' instantiated as 'i_Make_lut_met_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:938]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'i_pattern_io_engine/i_ila_pattern_engine' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:305]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_hls' instantiated as 'i_ila_hls' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/ctp7_top.vhd:921]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'pattern_bram' instantiated as 'i_pattern_io_engine/gen_input_bram_0[0].input_bram'. 115 instances of this cell are unresolved black boxes. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/new/pattern_io_engine.vhd:328]
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[0].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[0].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[1].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[1].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[2].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[2].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[3].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[3].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[4].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[4].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[5].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[5].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[6].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[6].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[7].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[7].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[8].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[8].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[9].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[9].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[10].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[10].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[11].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[11].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[12].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[12].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[13].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[13].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[14].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[14].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[15].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[15].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[16].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[16].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[17].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[17].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[18].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[18].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[19].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[19].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[20].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[20].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[21].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[21].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[22].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[22].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[23].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[23].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[24].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[24].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[25].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[25].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[26].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[26].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[27].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[27].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[28].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[28].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[29].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[29].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[30].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[30].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[31].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bram_0[31].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[0].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[0].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[1].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[1].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[2].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[2].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[3].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[3].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[4].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[4].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[5].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[5].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[6].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[6].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[7].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[7].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[8].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[8].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[9].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[9].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[10].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[10].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[11].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[11].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[12].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[12].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[13].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[13].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[14].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[14].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[15].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[15].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[16].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[16].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[17].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[17].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[18].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[18].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[19].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[19].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[20].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[20].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[21].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[21].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[22].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[22].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[23].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[23].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[24].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[24].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[25].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[25].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[26].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[26].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[27].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[27].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[28].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[28].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[29].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[29].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[30].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[30].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[31].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_1[31].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_2[0].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_2[0].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_2[1].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_2[1].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_2[2].input_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_input_bRAM_2[2].input_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[0].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[0].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[1].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[1].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[2].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[2].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[3].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[3].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[4].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[4].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[5].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[5].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[6].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[6].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[7].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[7].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[8].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[8].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[9].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[9].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[10].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[10].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[11].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[11].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[12].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[12].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[13].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[13].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[14].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[14].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[15].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[15].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[16].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[16].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[17].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[17].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[18].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[18].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[19].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[19].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[20].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[20].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[21].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[21].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[22].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[22].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[23].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[23].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[24].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[24].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[25].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[25].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[26].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[26].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[27].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[27].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[28].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[28].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[29].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[29].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[31].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bram_0[31].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[0].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[0].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[1].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[1].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[2].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[2].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[3].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[3].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[4].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[4].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[6].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[6].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[11].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[11].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[12].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[12].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[13].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[13].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[14].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[14].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[15].OUTPUT_bram'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp/pattern_bram_in_context.xdc] for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[15].OUTPUT_bram'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp_2/ila_0_in_context.xdc] for cell 'i_pattern_io_engine/i_ila_pattern_engine'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp_2/ila_0_in_context.xdc] for cell 'i_pattern_io_engine/i_ila_pattern_engine'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp_3/ila_hls_in_context.xdc] for cell 'i_ila_hls'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp_3/ila_hls_in_context.xdc] for cell 'i_ila_hls'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp_4/Make_LUT_MET_0_in_context.xdc] for cell 'i_Make_lut_met_0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/dcp_4/Make_LUT_MET_0_in_context.xdc] for cell 'i_Make_lut_met_0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc:7]
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
can't read "phy_time": no such variable
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_a*_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}'. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]'. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:14]
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  BUFGCE => BUFGCTRL: 4 instances
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IBUFG => IBUF: 1 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2058.816 ; gain = 0.004 ; free physical = 4470 ; free virtual = 73140
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_ila_hls' at clock pin 'clk' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[0].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[11].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[12].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[13].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[14].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[15].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[1].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[2].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[3].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[4].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[6].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[0].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[10].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[11].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[12].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[13].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[14].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[15].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[16].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[17].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[18].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[19].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[1].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[20].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[21].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[22].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[23].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[24].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[25].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[26].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[27].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[28].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[29].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[2].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[31].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[3].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[4].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[5].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[6].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[7].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[8].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_OUTPUT_bram_0[9].OUTPUT_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[0].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[10].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[11].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[12].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[13].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[14].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[15].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[16].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[17].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[18].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[19].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[1].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[20].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[21].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[22].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[23].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[24].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[25].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[26].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[27].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[28].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[29].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[2].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[30].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[31].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[3].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[4].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[5].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[6].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[7].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[8].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_1[9].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_2[0].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_2[1].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bRAM_2[2].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[0].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[10].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[11].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[12].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[13].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[14].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[15].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[16].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[17].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[18].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[19].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[1].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[20].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[21].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[22].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_pattern_io_engine/gen_input_bram_0[23].input_bram' at clock pin 'clkb' is different from the actual clock period '4.167', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/ila_hls/ila_hls.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/.Xil/Vivado-3140132-uwlogin.cern.ch/Make_LUT_MET_0/Make_LUT_MET_0.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:47 ; elapsed = 00:02:48 . Memory (MB): peak = 2058.816 ; gain = 1036.719 ; free physical = 4467 ; free virtual = 73137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:47 ; elapsed = 00:02:48 . Memory (MB): peak = 2058.816 ; gain = 1036.719 ; free physical = 4467 ; free virtual = 73137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_chip2chip_0/inst. (constraint file  /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for i_v7_bd/clk_wiz_0/inst. (constraint file  /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for i_v7_bd/proc_sys_reset_0/U0. (constraint file  /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for i_v7_bd/xadc_wiz_0/U0. (constraint file  /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for i_v7_bd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_bram_ctrl_input_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_bram_ctrl_input_ram_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_bram_ctrl_input_ram_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_bram_ctrl_output_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_bram_ctrl_output_ram_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_bram_ctrl_reg_file. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_chip2chip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_interconnect_0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_v7_bd/xadc_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:02:49 . Memory (MB): peak = 2058.816 ; gain = 1036.719 ; free physical = 4468 ; free virtual = 73138
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_R.axi_rlast_int_reg' into 'GEN_R.axi_rvalid_int_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:7521]
INFO: [Synth 8-802] inferred FSM for state register 'lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-5544] ROM "lite_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lite_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'calib_intr_gen.cal_nibble_reg' in module 'axi_chip2chip_v4_2_11_ch0_ctrl'
INFO: [Synth 8-5544] ROM "cal_nibble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'deskew_enable_gen.state_reg' in module 'axi_chip2chip_v4_2_11_phy_calib'
INFO: [Synth 8-5546] ROM "next_calib_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_delay_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_pat_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_step_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_flip_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_grp_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_grp_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_data_stage_sel0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_data_stage_sel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'axi_chip2chip_v4_2_11_phy_init'
INFO: [Synth 8-5546] ROM "next_calib_error_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_calib_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_pat_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_tx_phy_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_rx_phy_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_chip2chip_v4_2_11_asitv10_axisc_register_slice'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'axi_chip2chip_v4_2_11_lite_tdm'
INFO: [Synth 8-5546] ROM "next_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'axi_chip2chip_v4_2_11_lite_decoder'
INFO: [Synth 8-5546] ROM "next_ch0_data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_pattern_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_cfg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_LED_FP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_BRAM_CTRL_INPUT_RAM_2_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_INPUT_RAM_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_INPUT_RAM_cycle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_OUTPUT_RAM_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_OUTPUT_RAM_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_OUTPUT_RAM_cycle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_link_arr_o[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           000100 |                              001
                 rd_data |                           000010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_chip2chip_v4_2_11_asitv10_axisc_register_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:54 ; elapsed = 00:02:56 . Memory (MB): peak = 2058.816 ; gain = 1036.719 ; free physical = 4467 ; free virtual = 73137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |axi_chip2chip_v4_2_11_sio_output__GC0 |           1|        18|
|2     |axi_chip2chip_v4_2_11_clk_gen__GC0    |           1|         4|
|3     |axi_chip2chip_v4_2_11_sio_input__GC0  |           1|        69|
|4     |axi_chip2chip_v4_2_11_phy_if__GC0     |           1|      3623|
|5     |axi_chip2chip_v4_2_11__GC0            |           1|      5750|
|6     |v7_bd_clk_wiz_0_0_clk_wiz__GC0        |           1|        42|
|7     |v7_bd__GC0                            |           1|      3576|
|8     |pattern_io_engine__GB0                |           1|     25737|
|9     |pattern_io_engine__GB1                |           1|     23925|
|10    |pattern_io_engine__GB2                |           1|     13179|
|11    |ctp7_top__GC0                         |           1|      3467|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 11    
+---XORs : 
	   2 Input      1 Bit         XORs := 303   
+---XORs : 
	                9 Bit    Wide XORs := 4     
	                8 Bit    Wide XORs := 10    
	                7 Bit    Wide XORs := 10    
	                6 Bit    Wide XORs := 10    
	                5 Bit    Wide XORs := 10    
	                4 Bit    Wide XORs := 14    
	                3 Bit    Wide XORs := 14    
	                2 Bit    Wide XORs := 14    
+---Registers : 
	              192 Bit    Registers := 182   
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 18    
	               32 Bit    Registers := 84    
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 42    
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 63    
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 663   
+---Muxes : 
	   6 Input    192 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 3     
	   7 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  35 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 5     
	  13 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   5 Input      2 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 322   
	   4 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 34    
	   7 Input      1 Bit        Muxes := 9     
	  35 Input      1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ctp7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_chip2chip_v4_2_11_sio_input 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module axi_chip2chip_v4_2_11_reset_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_chip2chip_v4_2_11_phy_calib 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               34 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  13 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 18    
Module axi_chip2chip_v4_2_11_sync_cell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 7     
Module axi_chip2chip_v4_2_11_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
Module axi_chip2chip_v4_2_11_sync_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
Module axi_chip2chip_v4_2_11_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
Module axi_chip2chip_v4_2_11_ch0_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module axi_chip2chip_v4_2_11_packer__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module synchronizer_ff__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clk_x_pntrs__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_chip2chip_v4_2_11_packer 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module synchronizer_ff__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_chip2chip_v4_2_11_packer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module synchronizer_ff__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module synchronizer_ff__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module clk_x_pntrs__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---XORs : 
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                9 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_chip2chip_v4_2_11_unpacker__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer_ff__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module synchronizer_ff__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module clk_x_pntrs__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---XORs : 
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                9 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer_ff__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clk_x_pntrs__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_chip2chip_v4_2_11_tdm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
Module axi_chip2chip_v4_2_11_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module axi_chip2chip_v4_2_11_slave 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module axi_chip2chip_v4_2_11_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_chip2chip_v4_2_11_asitv10_axisc_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_chip2chip_v4_2_11_lite_tdm 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
Module axi_chip2chip_v4_2_11_lite_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     36 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module synchronizer_ff__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module synchronizer_ff__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer_ff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module synchronizer_ff__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_chip2chip_v4_2_11_lite_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module v7_bd_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module axi_lite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_lite__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_lite__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_lite__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_lite__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_lite__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_12_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_12_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module v7_bd_xadc_wiz_0_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module v7_bd_xadc_wiz_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module v7_bd_xadc_wiz_0_0_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module v7_bd_xadc_wiz_0_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module v7_bd_xadc_wiz_0_0_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module v7_bd_xadc_wiz_0_0_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module pattern_io_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              192 Bit    Registers := 182   
	               32 Bit    Registers := 48    
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input    192 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                1 Bit    Registers := 1     
+---Muxes : 
	  35 Input     32 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_pat_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_flip_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_calib_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_chip2chip_phy_init_inst/next_pat_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_chip2chip_phy_init_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_chip2chip_phy_init_inst/next_tx_phy_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_chip2chip_phy_init_inst/next_rx_phy_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_chip2chip_phy_init_inst/next_calib_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_chip2chip_phy_init_inst/next_calib_error_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_chip2chip_lite_decoder_inst/next_ch0_data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/v7_bd_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_axi_xadc.vhd:638]
INFO: [Synth 8-5546] ROM "s_INPUT_RAM_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_OUTPUT_RAM_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_pattern_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_register_file/s_cfg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[0]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[1]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[2]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[4]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[6]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[8]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[10]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[12]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[14]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[16]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[18]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[20]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[22]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[24]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[26]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[28]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[30]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[32]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/int_ch2_ready_reg' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/slot_select_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/int_ch3_ready_reg' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/slot_select_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/int_ch0_ready_reg' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/slot_select_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/int_ch1_ready_reg' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_v7_bd/axi_chip2chip_0/inst/i_4/\slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/slot_select_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_v7_bd/axi_chip2chip_0/inst/i_4/\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/state_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[28]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[29]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.tdm_user_data_flop_reg[28]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.tdm_user_data_flop_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.tdm_user_data_flop_reg[29]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.tdm_user_data_flop_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/state_reg[4]' (FDRE) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/i_4/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/state_reg[5]' (FDRE) to 'i_v7_bd/axi_chip2chip_0/inst/i_4/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_v7_bd/axi_chip2chip_0/inst/i_4/\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/r_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/b_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/r_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/w_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/b_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/w_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/w_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/m02_couplers/m02_regslice/inst/w_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/r_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/b_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/r_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/b_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aresetn_d_reg[0]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw_pipe/aresetn_d_reg[1]' (FDR) to 'i_v7_bd/i_0/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module v7_bd_xbar_0.
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_v7_bd/i_0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_v7_bd/i_0/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[13]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[12]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[11]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[10]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[9]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[8]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[7]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[6]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[5]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[4]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[3]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[2]' (FDR) to 'i_v7_bd/i_0/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_v7_bd/i_0/xadc_wiz_0/U0/\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'i_v7_bd/i_0/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
WARNING: [Synth 8-3332] Sequential element (INTR_CTRLR_GEN_I.ip2bus_data_int_reg[1]) is unused and will be removed from module v7_bd_xadc_wiz_0_0_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]) is unused and will be removed from module v7_bd_xadc_wiz_0_0_axi_xadc.
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[5]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[9]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[13]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[17]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[21]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[25]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[29]' (FDR) to 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_insti_3/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:25 . Memory (MB): peak = 2058.816 ; gain = 1036.719 ; free physical = 4401 ; free virtual = 73072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name           | RTL Object                                                                                                                                                                                       | Inference      | Size (Depth x Width) | Primitives                  | 
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|axi_chip2chip_v4_2_11 | slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                 | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12   | 
|axi_chip2chip_v4_2_11 | axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 20              | RAM32M x 4                  | 
|axi_chip2chip_v4_2_11 | axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 20              | RAM32M x 4                  | 
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |axi_chip2chip_v4_2_11_sio_output__GC0 |           1|        18|
|2     |axi_chip2chip_v4_2_11_clk_gen__GC0    |           1|         4|
|3     |axi_chip2chip_v4_2_11_sio_input__GC0  |           1|        69|
|4     |axi_chip2chip_v4_2_11_phy_if__GC0     |           1|      1763|
|5     |axi_chip2chip_v4_2_11__GC0            |           1|      5050|
|6     |v7_bd_clk_wiz_0_0_clk_wiz__GC0        |           1|        42|
|7     |v7_bd__GC0                            |           1|      2849|
|8     |pattern_io_engine__GB0                |           1|     25365|
|9     |pattern_io_engine__GB1                |           1|     21455|
|10    |pattern_io_engine__GB2                |           1|     11948|
|11    |ctp7_top__GC0                         |           1|      2762|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_200_diff_in_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 2058.816 ; gain = 1036.719 ; free physical = 4401 ; free virtual = 73072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:37 . Memory (MB): peak = 2058.816 ; gain = 1036.719 ; free physical = 4396 ; free virtual = 73069
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |axi_chip2chip_v4_2_11_sio_output__GC0 |           1|        18|
|2     |axi_chip2chip_v4_2_11_clk_gen__GC0    |           1|         4|
|3     |axi_chip2chip_v4_2_11_sio_input__GC0  |           1|        69|
|4     |axi_chip2chip_v4_2_11_phy_if__GC0     |           1|      1763|
|5     |axi_chip2chip_v4_2_11__GC0            |           1|      5050|
|6     |v7_bd_clk_wiz_0_0_clk_wiz__GC0        |           1|        42|
|7     |v7_bd__GC0                            |           1|      2849|
|8     |pattern_io_engine__GB0                |           1|     25365|
|9     |pattern_io_engine__GB1                |           1|     21455|
|10    |pattern_io_engine__GB2                |           1|     11948|
|11    |ctp7_top__GC0                         |           1|      2762|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module v7_bd_xadc_wiz_0_0_axi_xadc.
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module v7_bd_xadc_wiz_0_0_axi_xadc.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:50 ; elapsed = 00:03:52 . Memory (MB): peak = 2064.285 ; gain = 1042.188 ; free physical = 4320 ; free virtual = 72991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module i_Make_lut_met_0 has unconnected pin MET_2[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:52 ; elapsed = 00:03:54 . Memory (MB): peak = 2064.289 ; gain = 1042.191 ; free physical = 4320 ; free virtual = 72991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:52 ; elapsed = 00:03:54 . Memory (MB): peak = 2064.289 ; gain = 1042.191 ; free physical = 4320 ; free virtual = 72991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:55 ; elapsed = 00:03:57 . Memory (MB): peak = 2064.289 ; gain = 1042.191 ; free physical = 4320 ; free virtual = 72992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:55 ; elapsed = 00:03:57 . Memory (MB): peak = 2064.289 ; gain = 1042.191 ; free physical = 4321 ; free virtual = 72992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:56 ; elapsed = 00:03:58 . Memory (MB): peak = 2064.289 ; gain = 1042.191 ; free physical = 4320 ; free virtual = 72992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:56 ; elapsed = 00:03:58 . Memory (MB): peak = 2064.289 ; gain = 1042.191 ; free physical = 4321 ; free virtual = 72992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_chip2chip_v4_2_11 | slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[3] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|axi_chip2chip_v4_2_11 | slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[3] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|pattern_io_engine     | s_pattern_restart_d9_reg                                                                                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |pattern_bram   |       115|
|2     |ila_0          |         1|
|3     |ila_hls        |         1|
|4     |Make_LUT_MET_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |Make_LUT_MET_0_bbox   |     1|
|2     |ila_0_bbox            |     1|
|3     |ila_hls_bbox          |     1|
|4     |pattern_bram_bbox     |     1|
|5     |pattern_bram_bbox_0   |     1|
|6     |pattern_bram_bbox_1   |     1|
|7     |pattern_bram_bbox_10  |     1|
|8     |pattern_bram_bbox_100 |     1|
|9     |pattern_bram_bbox_101 |     1|
|10    |pattern_bram_bbox_102 |     1|
|11    |pattern_bram_bbox_103 |     1|
|12    |pattern_bram_bbox_104 |     1|
|13    |pattern_bram_bbox_105 |     1|
|14    |pattern_bram_bbox_106 |     1|
|15    |pattern_bram_bbox_107 |     1|
|16    |pattern_bram_bbox_108 |     1|
|17    |pattern_bram_bbox_109 |     1|
|18    |pattern_bram_bbox_11  |     1|
|19    |pattern_bram_bbox_110 |     1|
|20    |pattern_bram_bbox_111 |     1|
|21    |pattern_bram_bbox_112 |     1|
|22    |pattern_bram_bbox_113 |     1|
|23    |pattern_bram_bbox_12  |     1|
|24    |pattern_bram_bbox_13  |     1|
|25    |pattern_bram_bbox_14  |     1|
|26    |pattern_bram_bbox_15  |     1|
|27    |pattern_bram_bbox_16  |     1|
|28    |pattern_bram_bbox_17  |     1|
|29    |pattern_bram_bbox_18  |     1|
|30    |pattern_bram_bbox_19  |     1|
|31    |pattern_bram_bbox_2   |     1|
|32    |pattern_bram_bbox_20  |     1|
|33    |pattern_bram_bbox_21  |     1|
|34    |pattern_bram_bbox_22  |     1|
|35    |pattern_bram_bbox_23  |     1|
|36    |pattern_bram_bbox_24  |     1|
|37    |pattern_bram_bbox_25  |     1|
|38    |pattern_bram_bbox_26  |     1|
|39    |pattern_bram_bbox_27  |     1|
|40    |pattern_bram_bbox_28  |     1|
|41    |pattern_bram_bbox_29  |     1|
|42    |pattern_bram_bbox_3   |     1|
|43    |pattern_bram_bbox_30  |     1|
|44    |pattern_bram_bbox_31  |     1|
|45    |pattern_bram_bbox_32  |     1|
|46    |pattern_bram_bbox_33  |     1|
|47    |pattern_bram_bbox_34  |     1|
|48    |pattern_bram_bbox_35  |     1|
|49    |pattern_bram_bbox_36  |     1|
|50    |pattern_bram_bbox_37  |     1|
|51    |pattern_bram_bbox_38  |     1|
|52    |pattern_bram_bbox_39  |     1|
|53    |pattern_bram_bbox_4   |     1|
|54    |pattern_bram_bbox_40  |     1|
|55    |pattern_bram_bbox_41  |     1|
|56    |pattern_bram_bbox_42  |     1|
|57    |pattern_bram_bbox_43  |     1|
|58    |pattern_bram_bbox_44  |     1|
|59    |pattern_bram_bbox_45  |     1|
|60    |pattern_bram_bbox_46  |     1|
|61    |pattern_bram_bbox_47  |     1|
|62    |pattern_bram_bbox_48  |     1|
|63    |pattern_bram_bbox_49  |     1|
|64    |pattern_bram_bbox_5   |     1|
|65    |pattern_bram_bbox_50  |     1|
|66    |pattern_bram_bbox_51  |     1|
|67    |pattern_bram_bbox_52  |     1|
|68    |pattern_bram_bbox_53  |     1|
|69    |pattern_bram_bbox_54  |     1|
|70    |pattern_bram_bbox_55  |     1|
|71    |pattern_bram_bbox_56  |     1|
|72    |pattern_bram_bbox_57  |     1|
|73    |pattern_bram_bbox_58  |     1|
|74    |pattern_bram_bbox_59  |     1|
|75    |pattern_bram_bbox_6   |     1|
|76    |pattern_bram_bbox_60  |     1|
|77    |pattern_bram_bbox_61  |     1|
|78    |pattern_bram_bbox_62  |     1|
|79    |pattern_bram_bbox_63  |     1|
|80    |pattern_bram_bbox_64  |     1|
|81    |pattern_bram_bbox_65  |     1|
|82    |pattern_bram_bbox_66  |     1|
|83    |pattern_bram_bbox_67  |     1|
|84    |pattern_bram_bbox_68  |     1|
|85    |pattern_bram_bbox_69  |     1|
|86    |pattern_bram_bbox_7   |     1|
|87    |pattern_bram_bbox_70  |     1|
|88    |pattern_bram_bbox_71  |     1|
|89    |pattern_bram_bbox_72  |     1|
|90    |pattern_bram_bbox_73  |     1|
|91    |pattern_bram_bbox_74  |     1|
|92    |pattern_bram_bbox_75  |     1|
|93    |pattern_bram_bbox_76  |     1|
|94    |pattern_bram_bbox_77  |     1|
|95    |pattern_bram_bbox_78  |     1|
|96    |pattern_bram_bbox_79  |     1|
|97    |pattern_bram_bbox_8   |     1|
|98    |pattern_bram_bbox_80  |     1|
|99    |pattern_bram_bbox_81  |     1|
|100   |pattern_bram_bbox_82  |     1|
|101   |pattern_bram_bbox_83  |     1|
|102   |pattern_bram_bbox_84  |     1|
|103   |pattern_bram_bbox_85  |     1|
|104   |pattern_bram_bbox_86  |     1|
|105   |pattern_bram_bbox_87  |     1|
|106   |pattern_bram_bbox_88  |     1|
|107   |pattern_bram_bbox_89  |     1|
|108   |pattern_bram_bbox_9   |     1|
|109   |pattern_bram_bbox_90  |     1|
|110   |pattern_bram_bbox_91  |     1|
|111   |pattern_bram_bbox_92  |     1|
|112   |pattern_bram_bbox_93  |     1|
|113   |pattern_bram_bbox_94  |     1|
|114   |pattern_bram_bbox_95  |     1|
|115   |pattern_bram_bbox_96  |     1|
|116   |pattern_bram_bbox_97  |     1|
|117   |pattern_bram_bbox_98  |     1|
|118   |pattern_bram_bbox_99  |     1|
|119   |BUFG                  |     4|
|120   |BUFGCE                |     4|
|121   |BUFH                  |     4|
|122   |CARRY4                |    43|
|123   |IDDR                  |    17|
|124   |IDELAYCTRL            |     1|
|125   |IDELAYE2              |    17|
|126   |LUT1                  |    54|
|127   |LUT2                  |   438|
|128   |LUT3                  |   469|
|129   |LUT4                  |   499|
|130   |LUT5                  |   881|
|131   |LUT6                  |  4857|
|132   |MMCME2_ADV            |     2|
|133   |MUXCY                 |    40|
|134   |MUXF7                 |     6|
|135   |ODDR                  |    18|
|136   |RAM32M                |     8|
|137   |RAM64M                |    12|
|138   |RAM64X1D              |     4|
|139   |RAMB36E1              |     4|
|140   |SRL16                 |     1|
|141   |SRL16E                |     3|
|142   |XADC                  |     1|
|143   |FDCE                  |   917|
|144   |FDPE                  |   190|
|145   |FDR                   |     8|
|146   |FDRE                  | 39949|
|147   |FDSE                  |   103|
|148   |IBUF                  |    18|
|149   |IBUFDS                |     1|
|150   |IBUFG                 |     1|
|151   |OBUF                  |    22|
|152   |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                                             |Module                                                             |Cells |
+------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                                  |                                                                   | 55995|
|2     |  i_v7_bd                                                                                            |v7_bd                                                              |  6036|
|3     |    axi_chip2chip_0                                                                                  |v7_bd_axi_chip2chip_0_0                                            |  4439|
|4     |      inst                                                                                           |axi_chip2chip_v4_2_11                                              |  4439|
|5     |        \axi_lite_slave_gen.reset_sync_lite_slv                                                      |axi_chip2chip_v4_2_11_reset_sync                                   |     9|
|6     |        \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst                                            |axi_chip2chip_v4_2_11_lite_slave                                   |   919|
|7     |          arch_reg_slice_inst                                                                        |axi_chip2chip_v4_2_11_asitv10_axisc_register_slice                 |   123|
|8     |          awch_reg_slice_inst                                                                        |axi_chip2chip_v4_2_11_asitv10_axisc_register_slice_245             |   123|
|9     |          axi_chip2chip_lite_decoder_inst                                                            |axi_chip2chip_v4_2_11_lite_decoder                                 |    61|
|10    |          axi_chip2chip_lite_slave_rx_fifo                                                           |axi_chip2chip_v4_2_11_b_fifo__parameterized1                       |   205|
|11    |            axi_chip2chip_async_fifo_inst                                                            |axi_chip2chip_v4_2_11_async_fifo__parameterized4                   |   205|
|12    |              U0                                                                                     |fifo_generator_v13_1_3__parameterized4                             |   205|
|13    |                inst_fifo_gen                                                                        |fifo_generator_v13_1_3_synth__parameterized4                       |   205|
|14    |                  \gconvfifo.rf                                                                      |fifo_generator_top__parameterized4                                 |   205|
|15    |                    \grf.rf                                                                          |fifo_generator_ramfifo__parameterized4                             |   205|
|16    |                      \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__parameterized3                                        |    69|
|17    |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |synchronizer_ff__parameterized40                                   |     4|
|18    |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |synchronizer_ff__parameterized41                                   |     4|
|19    |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |synchronizer_ff__parameterized42                                   |     4|
|20    |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |synchronizer_ff__parameterized43                                   |     4|
|21    |                        \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                        |synchronizer_ff__parameterized44                                   |     4|
|22    |                        \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                        |synchronizer_ff__parameterized45                                   |     4|
|23    |                        \gnxpm_cdc.gsync_stage[4].rd_stg_inst                                        |synchronizer_ff__parameterized46                                   |     4|
|24    |                        \gnxpm_cdc.gsync_stage[4].wr_stg_inst                                        |synchronizer_ff__parameterized47                                   |     4|
|25    |                        \gnxpm_cdc.gsync_stage[5].rd_stg_inst                                        |synchronizer_ff__parameterized48                                   |     5|
|26    |                        \gnxpm_cdc.gsync_stage[5].wr_stg_inst                                        |synchronizer_ff__parameterized49                                   |     5|
|27    |                      \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized4                                           |    33|
|28    |                        \gr1.gr1_int.rfwft                                                           |rd_fwft__parameterized2                                            |    16|
|29    |                        \gras.rsts                                                                   |rd_status_flags_as__parameterized4                                 |     2|
|30    |                        rpntr                                                                        |rd_bin_cntr__parameterized4                                        |    15|
|31    |                      \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized4                                           |    23|
|32    |                        \gwas.wsts                                                                   |wr_status_flags_as__parameterized4                                 |     5|
|33    |                        wpntr                                                                        |wr_bin_cntr__parameterized4                                        |    18|
|34    |                      \gntv_or_sync_fifo.mem                                                         |memory__parameterized4                                             |    50|
|35    |                        \gdm.dm_gen.dm                                                               |dmem__parameterized1                                               |    24|
|36    |                      rstblk                                                                         |reset_blk_ramfifo__parameterized2                                  |    29|
|37    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |synchronizer_ff_256                                                |     1|
|38    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |synchronizer_ff_257                                                |     1|
|39    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |synchronizer_ff_258                                                |     2|
|40    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |synchronizer_ff_259                                                |     2|
|41    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |synchronizer_ff_260                                                |     1|
|42    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |synchronizer_ff_261                                                |     1|
|43    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                    |synchronizer_ff_262                                                |     2|
|44    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                    |synchronizer_ff_263                                                |     2|
|45    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                    |synchronizer_ff_264                                                |     1|
|46    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                    |synchronizer_ff_265                                                |     1|
|47    |          axi_chip2chip_lite_slave_tx_fifo                                                           |axi_chip2chip_v4_2_11_b_fifo__parameterized0                       |   225|
|48    |            axi_chip2chip_async_fifo_inst                                                            |axi_chip2chip_v4_2_11_async_fifo__parameterized3                   |   225|
|49    |              U0                                                                                     |fifo_generator_v13_1_3__parameterized3                             |   225|
|50    |                inst_fifo_gen                                                                        |fifo_generator_v13_1_3_synth__parameterized3                       |   225|
|51    |                  \gconvfifo.rf                                                                      |fifo_generator_top__parameterized3                                 |   225|
|52    |                    \grf.rf                                                                          |fifo_generator_ramfifo__parameterized3                             |   225|
|53    |                      \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__parameterized2                                        |    66|
|54    |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |synchronizer_ff__parameterized30                                   |     4|
|55    |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |synchronizer_ff__parameterized31                                   |     4|
|56    |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |synchronizer_ff__parameterized32                                   |     4|
|57    |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |synchronizer_ff__parameterized33                                   |     4|
|58    |                        \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                        |synchronizer_ff__parameterized34                                   |     4|
|59    |                        \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                        |synchronizer_ff__parameterized35                                   |     4|
|60    |                        \gnxpm_cdc.gsync_stage[4].rd_stg_inst                                        |synchronizer_ff__parameterized36                                   |     4|
|61    |                        \gnxpm_cdc.gsync_stage[4].wr_stg_inst                                        |synchronizer_ff__parameterized37                                   |     4|
|62    |                        \gnxpm_cdc.gsync_stage[5].rd_stg_inst                                        |synchronizer_ff__parameterized38                                   |     5|
|63    |                        \gnxpm_cdc.gsync_stage[5].wr_stg_inst                                        |synchronizer_ff__parameterized39                                   |     5|
|64    |                      \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized3                                           |    35|
|65    |                        \gr1.gr1_int.rfwft                                                           |rd_fwft__parameterized1                                            |    16|
|66    |                        \gras.rsts                                                                   |rd_status_flags_as__parameterized3                                 |     2|
|67    |                        rpntr                                                                        |rd_bin_cntr__parameterized3                                        |    17|
|68    |                      \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized3                                           |    34|
|69    |                        \gwas.gpf.wrpf                                                               |wr_pf_as__parameterized2                                           |     7|
|70    |                        \gwas.wsts                                                                   |wr_status_flags_as__parameterized3                                 |     3|
|71    |                        wpntr                                                                        |wr_bin_cntr__parameterized3                                        |    24|
|72    |                      \gntv_or_sync_fifo.mem                                                         |memory__parameterized3                                             |    60|
|73    |                        \gdm.dm_gen.dm                                                               |dmem__parameterized0                                               |    24|
|74    |                      rstblk                                                                         |reset_blk_ramfifo__parameterized1                                  |    29|
|75    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |synchronizer_ff_246                                                |     1|
|76    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |synchronizer_ff_247                                                |     1|
|77    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |synchronizer_ff_248                                                |     2|
|78    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |synchronizer_ff_249                                                |     2|
|79    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |synchronizer_ff_250                                                |     1|
|80    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |synchronizer_ff_251                                                |     1|
|81    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                    |synchronizer_ff_252                                                |     2|
|82    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                    |synchronizer_ff_253                                                |     2|
|83    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                    |synchronizer_ff_254                                                |     1|
|84    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                    |synchronizer_ff_255                                                |     1|
|85    |          axi_chip2chip_lite_tx_tdm_inst                                                             |axi_chip2chip_v4_2_11_lite_tdm                                     |    52|
|86    |          wch_reg_slice_inst                                                                         |axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0 |   129|
|87    |        \slave_fpga_gen.axi_chip2chip_slave_inst                                                     |axi_chip2chip_v4_2_11_slave                                        |  2413|
|88    |          axi_chip2chip_ar_fifo_inst                                                                 |axi_chip2chip_v4_2_11_awr_fifo                                     |   426|
|89    |            axi_chip2chip_async_fifo_inst                                                            |axi_chip2chip_v4_2_11_async_fifo_170                               |   396|
|90    |              U0                                                                                     |fifo_generator_v13_1_3_172                                         |   396|
|91    |                inst_fifo_gen                                                                        |fifo_generator_v13_1_3_synth_173                                   |   396|
|92    |                  \gconvfifo.rf                                                                      |fifo_generator_top_174                                             |   396|
|93    |                    \grf.rf                                                                          |fifo_generator_ramfifo_175                                         |   396|
|94    |                      \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs_176                                                    |   150|
|95    |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |synchronizer_ff__parameterized0_235                                |     8|
|96    |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |synchronizer_ff__parameterized1_236                                |     8|
|97    |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |synchronizer_ff__parameterized2_237                                |     8|
|98    |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |synchronizer_ff__parameterized3_238                                |     8|
|99    |                        \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                        |synchronizer_ff__parameterized4_239                                |     8|
|100   |                        \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                        |synchronizer_ff__parameterized5_240                                |     8|
|101   |                        \gnxpm_cdc.gsync_stage[4].rd_stg_inst                                        |synchronizer_ff__parameterized6_241                                |     8|
|102   |                        \gnxpm_cdc.gsync_stage[4].wr_stg_inst                                        |synchronizer_ff__parameterized7_242                                |     8|
|103   |                        \gnxpm_cdc.gsync_stage[5].rd_stg_inst                                        |synchronizer_ff__parameterized8_243                                |    15|
|104   |                        \gnxpm_cdc.gsync_stage[5].wr_stg_inst                                        |synchronizer_ff__parameterized9_244                                |    15|
|105   |                      \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic_177                                                       |    46|
|106   |                        \gr1.gr1_int.rfwft                                                           |rd_fwft_232                                                        |    19|
|107   |                        \gras.rsts                                                                   |rd_status_flags_as_233                                             |     2|
|108   |                        rpntr                                                                        |rd_bin_cntr_234                                                    |    25|
|109   |                      \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic_178                                                       |    65|
|110   |                        \gwas.gpf.wrpf                                                               |wr_pf_as_229                                                       |    12|
|111   |                        \gwas.wsts                                                                   |wr_status_flags_as_230                                             |     4|
|112   |                        wpntr                                                                        |wr_bin_cntr_231                                                    |    49|
|113   |                      \gntv_or_sync_fifo.mem                                                         |memory_179                                                         |    53|
|114   |                        \gbm.gbmg.gbmga.ngecc.bmg                                                    |blk_mem_gen_v8_3_5_223                                             |     1|
|115   |                          inst_blk_mem_gen                                                           |blk_mem_gen_v8_3_5_synth_224                                       |     1|
|116   |                            \gnbram.gnativebmg.native_blk_mem_gen                                    |blk_mem_gen_top_225                                                |     1|
|117   |                              \valid.cstr                                                            |blk_mem_gen_generic_cstr_226                                       |     1|
|118   |                                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width_227                                         |     1|
|119   |                                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper_228                                       |     1|
|120   |                      rstblk                                                                         |reset_blk_ramfifo_180                                              |    82|
|121   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst              |synchronizer_ff_181                                                |     1|
|122   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst              |synchronizer_ff_182                                                |     1|
|123   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst              |synchronizer_ff_183                                                |     4|
|124   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst              |synchronizer_ff_184                                                |     1|
|125   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst              |synchronizer_ff_185                                                |     2|
|126   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst              |synchronizer_ff_186                                                |     1|
|127   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst              |synchronizer_ff_187                                                |     1|
|128   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst      |synchronizer_ff_188                                                |     1|
|129   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst   |synchronizer_ff_189                                                |     1|
|130   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst  |synchronizer_ff_190                                                |     1|
|131   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst      |synchronizer_ff_191                                                |     1|
|132   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst   |synchronizer_ff_192                                                |     1|
|133   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst  |synchronizer_ff_193                                                |     1|
|134   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst      |synchronizer_ff_194                                                |     5|
|135   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst   |synchronizer_ff_195                                                |     1|
|136   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst  |synchronizer_ff_196                                                |     1|
|137   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst      |synchronizer_ff_197                                                |     1|
|138   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst   |synchronizer_ff_198                                                |     1|
|139   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst  |synchronizer_ff_199                                                |     1|
|140   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst      |synchronizer_ff_200                                                |     1|
|141   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst   |synchronizer_ff_201                                                |     1|
|142   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst  |synchronizer_ff_202                                                |     1|
|143   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_inst      |synchronizer_ff_203                                                |     1|
|144   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst   |synchronizer_ff_204                                                |     1|
|145   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst  |synchronizer_ff_205                                                |     1|
|146   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_inst      |synchronizer_ff_206                                                |     1|
|147   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst   |synchronizer_ff_207                                                |     3|
|148   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst  |synchronizer_ff_208                                                |     2|
|149   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |synchronizer_ff_209                                                |     1|
|150   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |synchronizer_ff_210                                                |     1|
|151   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |synchronizer_ff_211                                                |     1|
|152   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |synchronizer_ff_212                                                |     1|
|153   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |synchronizer_ff_213                                                |     1|
|154   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |synchronizer_ff_214                                                |     1|
|155   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                    |synchronizer_ff_215                                                |     1|
|156   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                    |synchronizer_ff_216                                                |     1|
|157   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                    |synchronizer_ff_217                                                |     1|
|158   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                    |synchronizer_ff_218                                                |     1|
|159   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                    |synchronizer_ff_219                                                |     2|
|160   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                    |synchronizer_ff_220                                                |     2|
|161   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                    |synchronizer_ff_221                                                |     2|
|162   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                    |synchronizer_ff_222                                                |     2|
|163   |            axi_chip2chip_packer_inst                                                                |axi_chip2chip_v4_2_11_packer_171                                   |    30|
|164   |          axi_chip2chip_aw_fifo_inst                                                                 |axi_chip2chip_v4_2_11_awr_fifo_18                                  |   426|
|165   |            axi_chip2chip_async_fifo_inst                                                            |axi_chip2chip_v4_2_11_async_fifo                                   |   396|
|166   |              U0                                                                                     |fifo_generator_v13_1_3                                             |   396|
|167   |                inst_fifo_gen                                                                        |fifo_generator_v13_1_3_synth                                       |   396|
|168   |                  \gconvfifo.rf                                                                      |fifo_generator_top                                                 |   396|
|169   |                    \grf.rf                                                                          |fifo_generator_ramfifo                                             |   396|
|170   |                      \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs_115                                                    |   150|
|171   |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |synchronizer_ff__parameterized0_160                                |     8|
|172   |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |synchronizer_ff__parameterized1_161                                |     8|
|173   |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |synchronizer_ff__parameterized2_162                                |     8|
|174   |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |synchronizer_ff__parameterized3_163                                |     8|
|175   |                        \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                        |synchronizer_ff__parameterized4_164                                |     8|
|176   |                        \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                        |synchronizer_ff__parameterized5_165                                |     8|
|177   |                        \gnxpm_cdc.gsync_stage[4].rd_stg_inst                                        |synchronizer_ff__parameterized6_166                                |     8|
|178   |                        \gnxpm_cdc.gsync_stage[4].wr_stg_inst                                        |synchronizer_ff__parameterized7_167                                |     8|
|179   |                        \gnxpm_cdc.gsync_stage[5].rd_stg_inst                                        |synchronizer_ff__parameterized8_168                                |    15|
|180   |                        \gnxpm_cdc.gsync_stage[5].wr_stg_inst                                        |synchronizer_ff__parameterized9_169                                |    15|
|181   |                      \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic                                                           |    46|
|182   |                        \gr1.gr1_int.rfwft                                                           |rd_fwft_159                                                        |    19|
|183   |                        \gras.rsts                                                                   |rd_status_flags_as                                                 |     2|
|184   |                        rpntr                                                                        |rd_bin_cntr                                                        |    25|
|185   |                      \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic                                                           |    65|
|186   |                        \gwas.gpf.wrpf                                                               |wr_pf_as                                                           |    12|
|187   |                        \gwas.wsts                                                                   |wr_status_flags_as                                                 |     4|
|188   |                        wpntr                                                                        |wr_bin_cntr                                                        |    49|
|189   |                      \gntv_or_sync_fifo.mem                                                         |memory                                                             |    53|
|190   |                        \gbm.gbmg.gbmga.ngecc.bmg                                                    |blk_mem_gen_v8_3_5                                                 |     1|
|191   |                          inst_blk_mem_gen                                                           |blk_mem_gen_v8_3_5_synth                                           |     1|
|192   |                            \gnbram.gnativebmg.native_blk_mem_gen                                    |blk_mem_gen_top                                                    |     1|
|193   |                              \valid.cstr                                                            |blk_mem_gen_generic_cstr                                           |     1|
|194   |                                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width                                             |     1|
|195   |                                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper                                           |     1|
|196   |                      rstblk                                                                         |reset_blk_ramfifo_116                                              |    82|
|197   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst              |synchronizer_ff_117                                                |     1|
|198   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst              |synchronizer_ff_118                                                |     1|
|199   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst              |synchronizer_ff_119                                                |     4|
|200   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst              |synchronizer_ff_120                                                |     1|
|201   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst              |synchronizer_ff_121                                                |     2|
|202   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst              |synchronizer_ff_122                                                |     1|
|203   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst              |synchronizer_ff_123                                                |     1|
|204   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst      |synchronizer_ff_124                                                |     1|
|205   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst   |synchronizer_ff_125                                                |     1|
|206   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst  |synchronizer_ff_126                                                |     1|
|207   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst      |synchronizer_ff_127                                                |     1|
|208   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst   |synchronizer_ff_128                                                |     1|
|209   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst  |synchronizer_ff_129                                                |     1|
|210   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst      |synchronizer_ff_130                                                |     5|
|211   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst   |synchronizer_ff_131                                                |     1|
|212   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst  |synchronizer_ff_132                                                |     1|
|213   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst      |synchronizer_ff_133                                                |     1|
|214   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst   |synchronizer_ff_134                                                |     1|
|215   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst  |synchronizer_ff_135                                                |     1|
|216   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst      |synchronizer_ff_136                                                |     1|
|217   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst   |synchronizer_ff_137                                                |     1|
|218   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst  |synchronizer_ff_138                                                |     1|
|219   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_inst      |synchronizer_ff_139                                                |     1|
|220   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst   |synchronizer_ff_140                                                |     1|
|221   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst  |synchronizer_ff_141                                                |     1|
|222   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_inst      |synchronizer_ff_142                                                |     1|
|223   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst   |synchronizer_ff_143                                                |     3|
|224   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst  |synchronizer_ff_144                                                |     2|
|225   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |synchronizer_ff_145                                                |     1|
|226   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |synchronizer_ff_146                                                |     1|
|227   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |synchronizer_ff_147                                                |     1|
|228   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |synchronizer_ff_148                                                |     1|
|229   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |synchronizer_ff_149                                                |     1|
|230   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |synchronizer_ff_150                                                |     1|
|231   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                    |synchronizer_ff_151                                                |     1|
|232   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                    |synchronizer_ff_152                                                |     1|
|233   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                    |synchronizer_ff_153                                                |     1|
|234   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                    |synchronizer_ff_154                                                |     1|
|235   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                    |synchronizer_ff_155                                                |     2|
|236   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                    |synchronizer_ff_156                                                |     2|
|237   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                    |synchronizer_ff_157                                                |     2|
|238   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                    |synchronizer_ff_158                                                |     2|
|239   |            axi_chip2chip_packer_inst                                                                |axi_chip2chip_v4_2_11_packer                                       |    30|
|240   |          axi_chip2chip_b_fifo_inst                                                                  |axi_chip2chip_v4_2_11_b_fifo                                       |   304|
|241   |            axi_chip2chip_async_fifo_inst                                                            |axi_chip2chip_v4_2_11_async_fifo__parameterized2                   |   304|
|242   |              U0                                                                                     |fifo_generator_v13_1_3__parameterized2                             |   304|
|243   |                inst_fifo_gen                                                                        |fifo_generator_v13_1_3_synth__parameterized2                       |   304|
|244   |                  \gconvfifo.rf                                                                      |fifo_generator_top__parameterized2                                 |   304|
|245   |                    \grf.rf                                                                          |fifo_generator_ramfifo__parameterized2                             |   304|
|246   |                      \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs                                                        |   148|
|247   |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |synchronizer_ff__parameterized0                                    |     8|
|248   |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |synchronizer_ff__parameterized1                                    |     8|
|249   |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |synchronizer_ff__parameterized2                                    |     8|
|250   |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |synchronizer_ff__parameterized3                                    |     8|
|251   |                        \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                        |synchronizer_ff__parameterized4                                    |     8|
|252   |                        \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                        |synchronizer_ff__parameterized5                                    |     8|
|253   |                        \gnxpm_cdc.gsync_stage[4].rd_stg_inst                                        |synchronizer_ff__parameterized6                                    |     8|
|254   |                        \gnxpm_cdc.gsync_stage[4].wr_stg_inst                                        |synchronizer_ff__parameterized7                                    |     8|
|255   |                        \gnxpm_cdc.gsync_stage[5].rd_stg_inst                                        |synchronizer_ff__parameterized8                                    |    15|
|256   |                        \gnxpm_cdc.gsync_stage[5].wr_stg_inst                                        |synchronizer_ff__parameterized9                                    |    15|
|257   |                      \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized2                                           |    45|
|258   |                        \gr1.gr1_int.rfwft                                                           |rd_fwft__parameterized0                                            |    17|
|259   |                        \gras.rsts                                                                   |rd_status_flags_as__parameterized2                                 |     2|
|260   |                        rpntr                                                                        |rd_bin_cntr__parameterized2                                        |    26|
|261   |                      \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized2                                           |    45|
|262   |                        \gwas.wsts                                                                   |wr_status_flags_as__parameterized2                                 |     3|
|263   |                        wpntr                                                                        |wr_bin_cntr__parameterized2                                        |    42|
|264   |                      \gntv_or_sync_fifo.mem                                                         |memory__parameterized2                                             |    36|
|265   |                        \gdm.dm_gen.dm                                                               |dmem                                                               |    26|
|266   |                      rstblk                                                                         |reset_blk_ramfifo__parameterized0                                  |    30|
|267   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |synchronizer_ff_105                                                |     1|
|268   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |synchronizer_ff_106                                                |     1|
|269   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |synchronizer_ff_107                                                |     2|
|270   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |synchronizer_ff_108                                                |     2|
|271   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |synchronizer_ff_109                                                |     1|
|272   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |synchronizer_ff_110                                                |     1|
|273   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                    |synchronizer_ff_111                                                |     2|
|274   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                    |synchronizer_ff_112                                                |     2|
|275   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                    |synchronizer_ff_113                                                |     1|
|276   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                    |synchronizer_ff_114                                                |     1|
|277   |          axi_chip2chip_ch0_ctrl_inst                                                                |axi_chip2chip_v4_2_11_ch0_ctrl                                     |   156|
|278   |            axi_chip2chip_sync_cell_intr_in_inst                                                     |axi_chip2chip_v4_2_11_sync_cell                                    |    34|
|279   |            axi_chip2chip_sync_cell_intr_out_inst                                                    |axi_chip2chip_v4_2_11_sync_cell_104                                |    28|
|280   |          axi_chip2chip_decoder_inst                                                                 |axi_chip2chip_v4_2_11_decoder                                      |    53|
|281   |          axi_chip2chip_r_fifo_inst                                                                  |axi_chip2chip_v4_2_11_awr_fifo__parameterized1                     |   456|
|282   |            axi_chip2chip_async_fifo_inst                                                            |axi_chip2chip_v4_2_11_async_fifo__parameterized1                   |   429|
|283   |              U0                                                                                     |fifo_generator_v13_1_3__parameterized1                             |   429|
|284   |                inst_fifo_gen                                                                        |fifo_generator_v13_1_3_synth__parameterized1                       |   429|
|285   |                  \gconvfifo.rf                                                                      |fifo_generator_top__parameterized1                                 |   429|
|286   |                    \grf.rf                                                                          |fifo_generator_ramfifo__parameterized1                             |   429|
|287   |                      \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__parameterized1                                        |   170|
|288   |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |synchronizer_ff__parameterized20                                   |     9|
|289   |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |synchronizer_ff__parameterized21                                   |     9|
|290   |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |synchronizer_ff__parameterized22                                   |     9|
|291   |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |synchronizer_ff__parameterized23                                   |     9|
|292   |                        \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                        |synchronizer_ff__parameterized24                                   |     9|
|293   |                        \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                        |synchronizer_ff__parameterized25                                   |     9|
|294   |                        \gnxpm_cdc.gsync_stage[4].rd_stg_inst                                        |synchronizer_ff__parameterized26                                   |     9|
|295   |                        \gnxpm_cdc.gsync_stage[4].wr_stg_inst                                        |synchronizer_ff__parameterized27                                   |     9|
|296   |                        \gnxpm_cdc.gsync_stage[5].rd_stg_inst                                        |synchronizer_ff__parameterized28                                   |    18|
|297   |                        \gnxpm_cdc.gsync_stage[5].wr_stg_inst                                        |synchronizer_ff__parameterized29                                   |    18|
|298   |                      \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized1                                           |    61|
|299   |                        \gr1.gr1_int.rfwft                                                           |rd_fwft_103                                                        |    18|
|300   |                        \gras.rsts                                                                   |rd_status_flags_as__parameterized1                                 |    13|
|301   |                          c0                                                                         |compare__parameterized4                                            |     5|
|302   |                          c1                                                                         |compare__parameterized5                                            |     6|
|303   |                        rpntr                                                                        |rd_bin_cntr__parameterized1                                        |    30|
|304   |                      \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized1                                           |    57|
|305   |                        \gwas.wsts                                                                   |wr_status_flags_as__parameterized1                                 |    12|
|306   |                          c1                                                                         |compare__parameterized6                                            |     5|
|307   |                          c2                                                                         |compare__parameterized7                                            |     5|
|308   |                        wpntr                                                                        |wr_bin_cntr__parameterized1                                        |    45|
|309   |                      \gntv_or_sync_fifo.mem                                                         |memory__parameterized1                                             |    57|
|310   |                        \gbm.gbmg.gbmga.ngecc.bmg                                                    |blk_mem_gen_v8_3_5__parameterized3                                 |     1|
|311   |                          inst_blk_mem_gen                                                           |blk_mem_gen_v8_3_5_synth__parameterized1                           |     1|
|312   |                            \gnbram.gnativebmg.native_blk_mem_gen                                    |blk_mem_gen_top__parameterized1                                    |     1|
|313   |                              \valid.cstr                                                            |blk_mem_gen_generic_cstr__parameterized1                           |     1|
|314   |                                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width__parameterized1                             |     1|
|315   |                                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized1                           |     1|
|316   |                      rstblk                                                                         |reset_blk_ramfifo_60                                               |    84|
|317   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst              |synchronizer_ff_61                                                 |     1|
|318   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst              |synchronizer_ff_62                                                 |     1|
|319   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst              |synchronizer_ff_63                                                 |     1|
|320   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst              |synchronizer_ff_64                                                 |     7|
|321   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst              |synchronizer_ff_65                                                 |     1|
|322   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst              |synchronizer_ff_66                                                 |     1|
|323   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst              |synchronizer_ff_67                                                 |     1|
|324   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst      |synchronizer_ff_68                                                 |     1|
|325   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst   |synchronizer_ff_69                                                 |     1|
|326   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst  |synchronizer_ff_70                                                 |     1|
|327   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst      |synchronizer_ff_71                                                 |     1|
|328   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst   |synchronizer_ff_72                                                 |     1|
|329   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst  |synchronizer_ff_73                                                 |     1|
|330   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst      |synchronizer_ff_74                                                 |     5|
|331   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst   |synchronizer_ff_75                                                 |     1|
|332   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst  |synchronizer_ff_76                                                 |     1|
|333   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst      |synchronizer_ff_77                                                 |     1|
|334   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst   |synchronizer_ff_78                                                 |     1|
|335   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst  |synchronizer_ff_79                                                 |     1|
|336   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst      |synchronizer_ff_80                                                 |     1|
|337   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst   |synchronizer_ff_81                                                 |     1|
|338   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst  |synchronizer_ff_82                                                 |     1|
|339   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_inst      |synchronizer_ff_83                                                 |     1|
|340   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst   |synchronizer_ff_84                                                 |     1|
|341   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst  |synchronizer_ff_85                                                 |     1|
|342   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_inst      |synchronizer_ff_86                                                 |     1|
|343   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst   |synchronizer_ff_87                                                 |     4|
|344   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst  |synchronizer_ff_88                                                 |     2|
|345   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |synchronizer_ff_89                                                 |     1|
|346   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |synchronizer_ff_90                                                 |     1|
|347   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |synchronizer_ff_91                                                 |     1|
|348   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |synchronizer_ff_92                                                 |     1|
|349   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |synchronizer_ff_93                                                 |     1|
|350   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |synchronizer_ff_94                                                 |     1|
|351   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                    |synchronizer_ff_95                                                 |     1|
|352   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                    |synchronizer_ff_96                                                 |     1|
|353   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                    |synchronizer_ff_97                                                 |     1|
|354   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                    |synchronizer_ff_98                                                 |     1|
|355   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                    |synchronizer_ff_99                                                 |     2|
|356   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                    |synchronizer_ff_100                                                |     2|
|357   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                    |synchronizer_ff_101                                                |     2|
|358   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                    |synchronizer_ff_102                                                |     2|
|359   |            axi_chip2chip_unpacker_inst                                                              |axi_chip2chip_v4_2_11_unpacker__parameterized1                     |    27|
|360   |          axi_chip2chip_tdm_inst                                                                     |axi_chip2chip_v4_2_11_tdm                                          |    50|
|361   |          axi_chip2chip_w_fifo_inst                                                                  |axi_chip2chip_v4_2_11_awr_fifo__parameterized0                     |   460|
|362   |            axi_chip2chip_async_fifo_inst                                                            |axi_chip2chip_v4_2_11_async_fifo__parameterized0                   |   437|
|363   |              U0                                                                                     |fifo_generator_v13_1_3__parameterized0                             |   437|
|364   |                inst_fifo_gen                                                                        |fifo_generator_v13_1_3_synth__parameterized0                       |   437|
|365   |                  \gconvfifo.rf                                                                      |fifo_generator_top__parameterized0                                 |   437|
|366   |                    \grf.rf                                                                          |fifo_generator_ramfifo__parameterized0                             |   437|
|367   |                      \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__parameterized0                                        |   170|
|368   |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |synchronizer_ff__parameterized10                                   |     9|
|369   |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |synchronizer_ff__parameterized11                                   |     9|
|370   |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |synchronizer_ff__parameterized12                                   |     9|
|371   |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |synchronizer_ff__parameterized13                                   |     9|
|372   |                        \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                        |synchronizer_ff__parameterized14                                   |     9|
|373   |                        \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                        |synchronizer_ff__parameterized15                                   |     9|
|374   |                        \gnxpm_cdc.gsync_stage[4].rd_stg_inst                                        |synchronizer_ff__parameterized16                                   |     9|
|375   |                        \gnxpm_cdc.gsync_stage[4].wr_stg_inst                                        |synchronizer_ff__parameterized17                                   |     9|
|376   |                        \gnxpm_cdc.gsync_stage[5].rd_stg_inst                                        |synchronizer_ff__parameterized18                                   |    18|
|377   |                        \gnxpm_cdc.gsync_stage[5].wr_stg_inst                                        |synchronizer_ff__parameterized19                                   |    18|
|378   |                      \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized0                                           |    62|
|379   |                        \gr1.gr1_int.rfwft                                                           |rd_fwft                                                            |    19|
|380   |                        \gras.rsts                                                                   |rd_status_flags_as__parameterized0                                 |    13|
|381   |                          c0                                                                         |compare__parameterized0                                            |     6|
|382   |                          c1                                                                         |compare__parameterized1                                            |     5|
|383   |                        rpntr                                                                        |rd_bin_cntr__parameterized0                                        |    30|
|384   |                      \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized0                                           |    83|
|385   |                        \gwas.gpf.wrpf                                                               |wr_pf_as__parameterized0                                           |    14|
|386   |                        \gwas.wsts                                                                   |wr_status_flags_as__parameterized0                                 |    15|
|387   |                          c1                                                                         |compare__parameterized2                                            |     6|
|388   |                          c2                                                                         |compare__parameterized3                                            |     6|
|389   |                        wpntr                                                                        |wr_bin_cntr__parameterized0                                        |    54|
|390   |                      \gntv_or_sync_fifo.mem                                                         |memory__parameterized0                                             |    39|
|391   |                        \gbm.gbmg.gbmga.ngecc.bmg                                                    |blk_mem_gen_v8_3_5__parameterized1                                 |     1|
|392   |                          inst_blk_mem_gen                                                           |blk_mem_gen_v8_3_5_synth__parameterized0                           |     1|
|393   |                            \gnbram.gnativebmg.native_blk_mem_gen                                    |blk_mem_gen_top__parameterized0                                    |     1|
|394   |                              \valid.cstr                                                            |blk_mem_gen_generic_cstr__parameterized0                           |     1|
|395   |                                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width__parameterized0                             |     1|
|396   |                                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized0                           |     1|
|397   |                      rstblk                                                                         |reset_blk_ramfifo                                                  |    83|
|398   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst              |synchronizer_ff                                                    |     1|
|399   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst              |synchronizer_ff_19                                                 |     1|
|400   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst              |synchronizer_ff_20                                                 |     6|
|401   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst              |synchronizer_ff_21                                                 |     1|
|402   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst              |synchronizer_ff_22                                                 |     1|
|403   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst              |synchronizer_ff_23                                                 |     1|
|404   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst              |synchronizer_ff_24                                                 |     1|
|405   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst      |synchronizer_ff_25                                                 |     1|
|406   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst   |synchronizer_ff_26                                                 |     1|
|407   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst  |synchronizer_ff_27                                                 |     1|
|408   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst      |synchronizer_ff_28                                                 |     1|
|409   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst   |synchronizer_ff_29                                                 |     1|
|410   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst  |synchronizer_ff_30                                                 |     1|
|411   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst      |synchronizer_ff_31                                                 |     5|
|412   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst   |synchronizer_ff_32                                                 |     1|
|413   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst  |synchronizer_ff_33                                                 |     1|
|414   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst      |synchronizer_ff_34                                                 |     1|
|415   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst   |synchronizer_ff_35                                                 |     1|
|416   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst  |synchronizer_ff_36                                                 |     1|
|417   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst      |synchronizer_ff_37                                                 |     1|
|418   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst   |synchronizer_ff_38                                                 |     1|
|419   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst  |synchronizer_ff_39                                                 |     1|
|420   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_inst      |synchronizer_ff_40                                                 |     1|
|421   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst   |synchronizer_ff_41                                                 |     1|
|422   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst  |synchronizer_ff_42                                                 |     1|
|423   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_inst      |synchronizer_ff_43                                                 |     1|
|424   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst   |synchronizer_ff_44                                                 |     3|
|425   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst  |synchronizer_ff_45                                                 |     2|
|426   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |synchronizer_ff_46                                                 |     1|
|427   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |synchronizer_ff_47                                                 |     1|
|428   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |synchronizer_ff_48                                                 |     1|
|429   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |synchronizer_ff_49                                                 |     1|
|430   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |synchronizer_ff_50                                                 |     1|
|431   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |synchronizer_ff_51                                                 |     1|
|432   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                    |synchronizer_ff_52                                                 |     1|
|433   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                    |synchronizer_ff_53                                                 |     1|
|434   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                    |synchronizer_ff_54                                                 |     1|
|435   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                    |synchronizer_ff_55                                                 |     1|
|436   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                    |synchronizer_ff_56                                                 |     2|
|437   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                    |synchronizer_ff_57                                                 |     2|
|438   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                    |synchronizer_ff_58                                                 |     2|
|439   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                    |synchronizer_ff_59                                                 |     2|
|440   |            axi_chip2chip_packer_inst                                                                |axi_chip2chip_v4_2_11_packer__parameterized0                       |    23|
|441   |        \slave_fpga_gen.axi_chip2chip_slave_phy_inst                                                 |axi_chip2chip_v4_2_11_phy_if                                       |  1098|
|442   |          axi_chip2chip_phy_init_inst                                                                |axi_chip2chip_v4_2_11_phy_init                                     |    77|
|443   |            axi_chip2chip_sync_cell_inst                                                             |axi_chip2chip_v4_2_11_sync_cell__parameterized0                    |    15|
|444   |          \slave_sio_phy.axi_chip2chip_phy_calib_inst                                                |axi_chip2chip_v4_2_11_phy_calib                                    |   836|
|445   |          \slave_sio_phy.axi_chip2chip_sio_input_inst                                                |axi_chip2chip_v4_2_11_sio_input                                    |   139|
|446   |            axi_chip2chip_clk_gen_inst                                                               |axi_chip2chip_v4_2_11_clk_gen                                      |     6|
|447   |          \slave_sio_phy.axi_chip2chip_sio_output_inst                                               |axi_chip2chip_v4_2_11_sio_output                                   |    36|
|448   |          \slave_sio_phy.rx_reset_sync_inst                                                          |axi_chip2chip_v4_2_11_reset_sync_17                                |    10|
|449   |    clk_wiz_0                                                                                        |v7_bd_clk_wiz_0_0                                                  |    43|
|450   |      inst                                                                                           |v7_bd_clk_wiz_0_0_clk_wiz                                          |    43|
|451   |    axi_bram_ctrl_input_ram_0                                                                        |v7_bd_axi_bram_ctrl_cap_ram_1_0                                    |    50|
|452   |      U0                                                                                             |axi_bram_ctrl_14                                                   |    50|
|453   |        \gext_inst.abcv4_0_ext_inst                                                                  |axi_bram_ctrl_top_15                                               |    50|
|454   |          \GEN_AXI4LITE.I_AXI_LITE                                                                   |axi_lite_16                                                        |    50|
|455   |    axi_bram_ctrl_input_ram_1                                                                        |v7_bd_axi_bram_ctrl_input_ram_0_0                                  |    50|
|456   |      U0                                                                                             |axi_bram_ctrl_11                                                   |    50|
|457   |        \gext_inst.abcv4_0_ext_inst                                                                  |axi_bram_ctrl_top_12                                               |    50|
|458   |          \GEN_AXI4LITE.I_AXI_LITE                                                                   |axi_lite_13                                                        |    50|
|459   |    axi_bram_ctrl_input_ram_2                                                                        |v7_bd_axi_bram_ctrl_input_ram_1_0                                  |    50|
|460   |      U0                                                                                             |axi_bram_ctrl_8                                                    |    50|
|461   |        \gext_inst.abcv4_0_ext_inst                                                                  |axi_bram_ctrl_top_9                                                |    50|
|462   |          \GEN_AXI4LITE.I_AXI_LITE                                                                   |axi_lite_10                                                        |    50|
|463   |    axi_bram_ctrl_output_ram_0                                                                       |v7_bd_axi_bram_ctrl_input_ram_4_0                                  |    50|
|464   |      U0                                                                                             |axi_bram_ctrl_5                                                    |    50|
|465   |        \gext_inst.abcv4_0_ext_inst                                                                  |axi_bram_ctrl_top_6                                                |    50|
|466   |          \GEN_AXI4LITE.I_AXI_LITE                                                                   |axi_lite_7                                                         |    50|
|467   |    axi_bram_ctrl_output_ram_1                                                                       |v7_bd_axi_bram_ctrl_output_ram_0_0                                 |    50|
|468   |      U0                                                                                             |axi_bram_ctrl_2                                                    |    50|
|469   |        \gext_inst.abcv4_0_ext_inst                                                                  |axi_bram_ctrl_top_3                                                |    50|
|470   |          \GEN_AXI4LITE.I_AXI_LITE                                                                   |axi_lite_4                                                         |    50|
|471   |    axi_bram_ctrl_reg_file                                                                           |v7_bd_axi_bram_ctrl_reg_file_0                                     |    50|
|472   |      U0                                                                                             |axi_bram_ctrl                                                      |    50|
|473   |        \gext_inst.abcv4_0_ext_inst                                                                  |axi_bram_ctrl_top                                                  |    50|
|474   |          \GEN_AXI4LITE.I_AXI_LITE                                                                   |axi_lite                                                           |    50|
|475   |    axi_interconnect_0                                                                               |v7_bd_axi_interconnect_0_0                                         |   755|
|476   |      xbar                                                                                           |v7_bd_xbar_0                                                       |   439|
|477   |        inst                                                                                         |axi_crossbar_v2_1_12_axi_crossbar                                  |   439|
|478   |          \gen_sasd.crossbar_sasd_0                                                                  |axi_crossbar_v2_1_12_crossbar_sasd                                 |   439|
|479   |            addr_arbiter_inst                                                                        |axi_crossbar_v2_1_12_addr_arbiter_sasd                             |   163|
|480   |            \gen_decerr.decerr_slave_inst                                                            |axi_crossbar_v2_1_12_decerr_slave                                  |    18|
|481   |            reg_slice_r                                                                              |axi_register_slice_v2_1_11_axic_register_slice__parameterized8     |   226|
|482   |            splitter_ar                                                                              |axi_crossbar_v2_1_12_splitter__parameterized0                      |     4|
|483   |            splitter_aw                                                                              |axi_crossbar_v2_1_12_splitter                                      |     7|
|484   |      m02_couplers                                                                                   |m02_couplers_imp_1NOAWQO                                           |   143|
|485   |        m02_regslice                                                                                 |v7_bd_m02_regslice_0                                               |   143|
|486   |          inst                                                                                       |axi_register_slice_v2_1_11_axi_register_slice                      |   143|
|487   |            ar_pipe                                                                                  |axi_register_slice_v2_1_11_axic_register_slice                     |    25|
|488   |            aw_pipe                                                                                  |axi_register_slice_v2_1_11_axic_register_slice_1                   |    28|
|489   |            b_pipe                                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized1     |     8|
|490   |            r_pipe                                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized2     |    39|
|491   |            w_pipe                                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized0     |    43|
|492   |      s00_couplers                                                                                   |s00_couplers_imp_BMC27U                                            |   173|
|493   |        s00_data_fifo                                                                                |v7_bd_s00_data_fifo_0                                              |     0|
|494   |        s00_regslice                                                                                 |v7_bd_s00_regslice_0                                               |   173|
|495   |          inst                                                                                       |axi_register_slice_v2_1_11_axi_register_slice__parameterized0      |   173|
|496   |            ar_pipe                                                                                  |axi_register_slice_v2_1_11_axic_register_slice__parameterized6     |    40|
|497   |            aw_pipe                                                                                  |axi_register_slice_v2_1_11_axic_register_slice__parameterized3     |    43|
|498   |            b_pipe                                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized5     |     8|
|499   |            r_pipe                                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized7     |    39|
|500   |            w_pipe                                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized4     |    43|
|501   |    proc_sys_reset_0                                                                                 |v7_bd_proc_sys_reset_0_0                                           |    66|
|502   |      U0                                                                                             |proc_sys_reset                                                     |    66|
|503   |        EXT_LPF                                                                                      |lpf                                                                |    23|
|504   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                 |cdc_sync                                                           |     6|
|505   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                 |cdc_sync_0                                                         |     6|
|506   |        SEQ                                                                                          |sequence_psr                                                       |    38|
|507   |          SEQ_COUNTER                                                                                |upcnt_n                                                            |    13|
|508   |    xadc_wiz_0                                                                                       |v7_bd_xadc_wiz_0_0                                                 |   433|
|509   |      U0                                                                                             |v7_bd_xadc_wiz_0_0_axi_xadc                                        |   433|
|510   |        AXI_LITE_IPIF_I                                                                              |v7_bd_xadc_wiz_0_0_axi_lite_ipif                                   |   189|
|511   |          I_SLAVE_ATTACHMENT                                                                         |v7_bd_xadc_wiz_0_0_slave_attachment                                |   189|
|512   |            I_DECODER                                                                                |v7_bd_xadc_wiz_0_0_address_decoder                                 |   132|
|513   |        AXI_XADC_CORE_I                                                                              |v7_bd_xadc_wiz_0_0_xadc_core_drp                                   |    77|
|514   |        \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                        |v7_bd_xadc_wiz_0_0_interrupt_control                               |    98|
|515   |        SOFT_RESET_I                                                                                 |v7_bd_xadc_wiz_0_0_soft_reset                                      |    36|
|516   |  i_pattern_io_engine                                                                                |pattern_io_engine                                                  | 48218|
|517   |  i_register_file                                                                                    |register_file                                                      |  1695|
+------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:56 ; elapsed = 00:03:58 . Memory (MB): peak = 2064.289 ; gain = 1042.191 ; free physical = 4321 ; free virtual = 72992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 4432 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:03:26 . Memory (MB): peak = 2064.289 ; gain = 414.121 ; free physical = 4321 ; free virtual = 72992
Synthesis Optimization Complete : Time (s): cpu = 00:03:57 ; elapsed = 00:03:58 . Memory (MB): peak = 2064.293 ; gain = 1042.195 ; free physical = 4321 ; free virtual = 72993
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ctp7_top' is not ideal for floorplanning, since the cellview 'pattern_io_engine' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  BUFGCE => BUFGCTRL: 4 instances
  FDR => FDRE: 8 instances
  IBUFG => IBUF: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
692 Infos, 329 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:01 ; elapsed = 00:04:03 . Memory (MB): peak = 2211.098 ; gain = 1061.848 ; free physical = 4214 ; free virtual = 72899
INFO: [Common 17-1381] The checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/synth_1/ctp7_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2241.109 ; gain = 30.012 ; free physical = 4207 ; free virtual = 72897
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2241.109 ; gain = 0.000 ; free physical = 4207 ; free virtual = 72897
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 12:18:11 2017...
