

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-b59af3f95cf1bd6710f57ba8441bced1b556b409_modified_44] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2472MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f56e3ebe0aba3852bc2c0e999e6a9f03  /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_gddr_0.9/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_gddr_0.9/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_gddr_0.9/backprop "
Parsing file _cuobjdump_complete_output_wIbANS
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5CapDm"
Running: cat _ptx_5CapDm | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_UjTgtQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_UjTgtQ --output-file  /dev/null 2> _ptx_5CapDminfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5CapDm _ptx2_UjTgtQ _ptx_5CapDminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 313486
gpu_sim_insn = 30888000
gpu_ipc =      98.5307
gpu_tot_sim_cycle = 535636
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      57.6660
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 507
gpu_stall_icnt2sh    = 62492
partiton_reqs_in_parallel = 6896185
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9984
partiton_level_parallism_total  =      12.8748
partiton_reqs_in_parallel_util = 6896185
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 313486
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9984
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.5563 GB/Sec
L2_BW_total  =       9.6898 GB/Sec
gpu_total_sim_rate=20633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
900, 712, 775, 713, 841, 715, 781, 718, 901, 713, 775, 715, 842, 713, 780, 720, 903, 716, 778, 716, 845, 716, 785, 719, 904, 715, 778, 715, 843, 713, 783, 719, 901, 717, 777, 713, 843, 715, 781, 717, 906, 716, 779, 715, 845, 716, 785, 720, 903, 716, 777, 717, 842, 717, 786, 720, 903, 715, 776, 716, 843, 714, 784, 722, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 50197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8114
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55005	W0_Idle:339889	W0_Scoreboard:16099861	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 449 
maxdqlatency = 0 
maxmflatency = 134908 
averagemflatency = 15638 
max_icnt2mem_latency = 134498 
max_icnt2sh_latency = 535635 
mrq_lat_table:5323 	372 	706 	2095 	2015 	1919 	1870 	1857 	1929 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24927 	10737 	1 	27 	1640 	416 	2913 	2892 	8516 	608 	1913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7667 	16065 	1542 	30 	9946 	583 	0 	0 	144 	1539 	400 	2913 	5399 	6009 	608 	1913 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5990 	13330 	7681 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	3792 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	9 	0 	1 	4 	0 	6 	5 	7 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        85        85        78        71        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        93        85        57       102        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        94        92        87       110        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        86        85        87        79        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        89        92        96        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        87        86        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       100        95        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102        95        95        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        71        78        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102       111        93        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        70        16        16 
maximum service time to same row:
dram[0]:    138707    138702    111519    111519    111507    111511     83541     83543     95549     95550    140325    140163    135829    135819    138954    138955 
dram[1]:    138657    138709    111521    111519    111514    111510     83542     83542     95553     95554    140372    140247    136008    135994    138954    138912 
dram[2]:    138646    138652    111517    111516    111503    111500     83543     83541     95551     95552    139985    140057    138584    138583    138923    138955 
dram[3]:    138644    138646    111513    111521    111513    111512     83541     83543     95553     95548    140229    139966    138550    138686    138960    138926 
dram[4]:    138672    138673    111520    111520    111485    111480     83542     83542     95549     95550    140290    140119    138580    138841    138925    138913 
dram[5]:    138625    138624    111520    111519    111508    111508     83541     83543     95548     95538    140079    140599    138802    138523    138915    138918 
dram[6]:    138647    138649    111521    111520    111506    111503     83542     83542     95540     95541    140620    140585    138496    138794    139010    139012 
dram[7]:    138652    138647    111519    111520    111504    111518     83534     83536     95541     95542    140608    140226    138533    138580    139013    138991 
dram[8]:    138650    138781    111520    111526    111518    111518     83535     83535     95544     95548    140335    140273    136062    135898    138989    139012 
dram[9]:    138745    138744    111526    111525    111520    111515     83535     83535     95554     95549    140413    140310    138488    138674    138988    138986 
dram[10]:    138745    138742    111525    111522    111507    111508     83534     83536     95550     95554    140256    140311    138853    135973    138981    138948 
average row accesses per activate:
dram[0]: 13.500000 13.250000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  9.500000  9.500000 37.142857 35.142857 21.900000 24.500000 16.000000 16.000000 
dram[1]: 13.250000 13.250000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  9.500000  9.333333 41.571430 39.285713 18.200001 20.083334 16.000000 16.000000 
dram[2]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  9.333333  7.000000 39.428570 40.285713 25.375000 23.400000 16.000000 16.000000 
dram[3]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  9.333333  7.000000 37.142857 37.571430 21.000000 25.375000 16.000000 16.000000 
dram[4]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  7.000000  7.000000 35.571430 37.571430 26.000000 33.833332 13.000000 13.000000 
dram[5]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  7.000000  9.333333 39.714287 39.571430 33.833332 26.375000 13.000000 13.000000 
dram[6]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  7.000000  7.000000 39.142857 40.857143 38.666668 36.500000 13.000000 13.000000 
dram[7]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  7.000000  7.000000 39.714287 41.000000 36.500000 35.166668 16.000000 16.000000 
dram[8]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  7.000000  7.000000 44.285713 40.000000 25.500000 26.375000 16.000000 16.000000 
dram[9]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  9.333333  9.333333 40.857143 40.857143 40.500000 36.166668 16.000000 16.000000 
dram[10]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  9.333333  9.333333 37.142857 39.714287 36.500000 25.375000 16.000000 16.000000 
average row locality = 18086/946 = 19.118393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        53        48        48        49        49        64        64        57        57        76        76        76        75        64        64 
dram[1]:        53        53        48        48        49        49        64        64        57        56        76        76        75        75        64        64 
dram[2]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[3]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[4]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        65        65 
dram[5]:        52        52        48        48        49        49        64        64        56        56        78        78        75        75        65        65 
dram[6]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        65        65 
dram[7]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[8]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[9]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[10]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
total reads: 10697
bank skew: 78/48 = 1.62
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0       184       170       143       121         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0       215       199       107       166         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0       200       206       128       159         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       184       187       135       128         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0       173       187       133       128         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       200       199       128       136         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0       196       208       157       144         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0       200       209       144       136         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0       232       202       129       136         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0       208       208       168       142         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0       182       200       144       128         0         0 
total reads: 7389
min_bank_accesses = 0!
chip skew: 726/618 = 1.17
average mf latency per bank:
dram[0]:      54450     55428     64753     64818     53642     52869     61764     61890     93461     95844     34900     36741     28570     31049     85275     85316
dram[1]:      56570     57431     66059     66152     53623     52886     61759     61845     91117     91176     31030     32853     33754     25516     85269     85745
dram[2]:      54340     54087     64721     64813     52849     52888     61764     61810     91020     90921     32578     32177     30742     26449     87651     87392
dram[3]:      53444     51714     64718     64804     52627     54768     62418     62534     99881     97800     33846     33214     29210     30258     85255     85287
dram[4]:      55420     56039     64731     64853     54134     52880     61777     61859     97845     97925     35049     33226     29579     30275     83944     84493
dram[5]:      55880     53544     64732     64821     52824     52884     61799     61900     97885     98452     33600     34223     30022     28837     84455     83763
dram[6]:      52273     55329     64727     65644     52930     52465     62788     62793     95964     97895     34379     32497     25956     27503     83690     83763
dram[7]:      56612     56656     65551     64853     53192     53206     59031     58976     97795     97870     33409     32387     27779     28883     85002     85161
dram[8]:      53551     53482     64711     64830     53136     53213     58935     58939     97609     96224     30110     33362     30672     29345     85027     85069
dram[9]:      55876     54748     64721     66147     53162     53991     58916     58932     99856     98739     32373     31824     24933     28213     85014     85064
dram[10]:      55563     53810     66063     64822     53165     53207     58925     58961     98698     98691     34825     32613     27839     30212     85445     87457
maximum mf latency per bank:
dram[0]:     124084    124059     63719     63786     63619     63643     63312     63371    134738    134777    134761    134863    132172    132238    132240    132308
dram[1]:     124094    124083     63708     63788     63586     63651     63318     63394    134743    134780    134762    134858    132180    132223    132257    132320
dram[2]:     123981    124012     63719     63789     63612     63669     63311     63389    134738    134750    134739    134800    132182    132240    132274    132296
dram[3]:     123976    124000     63719     63776     63578     63641     63334     63405    134724    134763    134748    134790    132189    132285    132273    132282
dram[4]:     124028    124035     63692     63834     63583     63649     63403     63395    134710    134760    134722    134851    132207    132303    132269    132299
dram[5]:     124003    124032     63702     63775     63553     63634     63305     63410    134715    134761    134702    134857    132175    132257    132255    132323
dram[6]:     124013    124056     63691     63772     63544     63627     63278     63356    134723    134783    134704    134899    132192    132285    132252    132332
dram[7]:     124047    124085     63673     63819     63565     63648     63312     63390    134749    134797    134723    134908    132205    132297    132281    132343
dram[8]:     124071    124072     63666     63805     63500     63579     63345     63385    134758    134788    134702    134787    132205    132237    132274    132322
dram[9]:     124046    124047     63676     63782     63492     63571     63324     63414    134748    134776    134676    134806    132200    132290    132301    132328
dram[10]:     124049    124049     63730     63766     63522     63609     63315     63416    134745    134798    134678    134764    132217    132283    132287    132323
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577424 n_act=87 n_pre=71 n_req=1592 n_rd=3896 n_write=618 bw_util=0.01551
n_activity=12347 dram_eff=0.7312
bk0: 216a 580040i bk1: 212a 579792i bk2: 192a 581389i bk3: 192a 581038i bk4: 196a 580972i bk5: 196a 580660i bk6: 256a 580951i bk7: 256a 580606i bk8: 228a 580484i bk9: 228a 580130i bk10: 304a 579162i bk11: 304a 578603i bk12: 304a 578813i bk13: 300a 578748i bk14: 256a 579891i bk15: 256a 579584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380539
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577361 n_act=90 n_pre=74 n_req=1658 n_rd=3884 n_write=687 bw_util=0.01571
n_activity=12740 dram_eff=0.7176
bk0: 212a 580077i bk1: 212a 579813i bk2: 192a 581406i bk3: 192a 581011i bk4: 196a 580936i bk5: 196a 580665i bk6: 256a 580965i bk7: 256a 580600i bk8: 228a 580469i bk9: 224a 580052i bk10: 304a 579164i bk11: 304a 578544i bk12: 300a 578991i bk13: 300a 578487i bk14: 256a 579975i bk15: 256a 579516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577371 n_act=88 n_pre=72 n_req=1661 n_rd=3872 n_write=693 bw_util=0.01568
n_activity=12508 dram_eff=0.7299
bk0: 208a 580147i bk1: 208a 580010i bk2: 192a 581415i bk3: 192a 581050i bk4: 196a 580933i bk5: 196a 580642i bk6: 256a 580975i bk7: 256a 580605i bk8: 224a 580484i bk9: 224a 580063i bk10: 304a 579227i bk11: 304a 578655i bk12: 300a 578751i bk13: 300a 578198i bk14: 256a 579935i bk15: 256a 579720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382916
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577430 n_act=88 n_pre=72 n_req=1602 n_rd=3872 n_write=634 bw_util=0.01548
n_activity=12225 dram_eff=0.7372
bk0: 208a 580244i bk1: 208a 580171i bk2: 192a 581406i bk3: 192a 581042i bk4: 196a 580956i bk5: 196a 580660i bk6: 256a 580917i bk7: 256a 580533i bk8: 224a 580409i bk9: 224a 579967i bk10: 304a 579121i bk11: 304a 578453i bk12: 300a 578778i bk13: 300a 578513i bk14: 256a 579904i bk15: 256a 579497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366269
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577435 n_act=88 n_pre=72 n_req=1591 n_rd=3880 n_write=621 bw_util=0.01546
n_activity=12326 dram_eff=0.7303
bk0: 208a 580290i bk1: 208a 580136i bk2: 192a 581402i bk3: 192a 581036i bk4: 196a 580909i bk5: 196a 580637i bk6: 256a 580921i bk7: 256a 580488i bk8: 224a 580336i bk9: 224a 579880i bk10: 304a 579052i bk11: 304a 578435i bk12: 300a 578779i bk13: 300a 578521i bk14: 260a 579865i bk15: 260a 579480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577381 n_act=86 n_pre=70 n_req=1637 n_rd=3896 n_write=663 bw_util=0.01566
n_activity=12437 dram_eff=0.7331
bk0: 208a 580271i bk1: 208a 579982i bk2: 192a 581388i bk3: 192a 581030i bk4: 196a 580898i bk5: 196a 580591i bk6: 256a 580840i bk7: 256a 580449i bk8: 224a 580308i bk9: 224a 580034i bk10: 312a 579029i bk11: 312a 578481i bk12: 300a 578897i bk13: 300a 578506i bk14: 260a 579892i bk15: 260a 579555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376201
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577331 n_act=86 n_pre=70 n_req=1681 n_rd=3904 n_write=705 bw_util=0.01584
n_activity=12732 dram_eff=0.724
bk0: 208a 580265i bk1: 208a 579987i bk2: 192a 581384i bk3: 192a 581014i bk4: 200a 580892i bk5: 200a 580583i bk6: 256a 580864i bk7: 256a 580495i bk8: 224a 580402i bk9: 224a 579983i bk10: 312a 579085i bk11: 312a 578350i bk12: 300a 578963i bk13: 300a 578558i bk14: 260a 579881i bk15: 260a 579554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380594
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577359 n_act=84 n_pre=68 n_req=1663 n_rd=3896 n_write=689 bw_util=0.01575
n_activity=12533 dram_eff=0.7317
bk0: 208a 580276i bk1: 208a 579947i bk2: 192a 581376i bk3: 192a 580968i bk4: 200a 580830i bk5: 200a 580495i bk6: 256a 580774i bk7: 256a 580435i bk8: 224a 580259i bk9: 224a 579941i bk10: 312a 579044i bk11: 312a 578375i bk12: 300a 579015i bk13: 300a 578739i bk14: 256a 579978i bk15: 256a 579631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577341 n_act=88 n_pre=72 n_req=1673 n_rd=3896 n_write=699 bw_util=0.01579
n_activity=12374 dram_eff=0.7427
bk0: 208a 580299i bk1: 208a 580116i bk2: 192a 581387i bk3: 192a 581001i bk4: 200a 580858i bk5: 200a 580514i bk6: 256a 580806i bk7: 256a 580487i bk8: 224a 580264i bk9: 224a 579969i bk10: 312a 578818i bk11: 312a 578234i bk12: 300a 579174i bk13: 300a 578743i bk14: 256a 579934i bk15: 256a 579590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577330 n_act=80 n_pre=64 n_req=1700 n_rd=3896 n_write=726 bw_util=0.01588
n_activity=12503 dram_eff=0.7393
bk0: 208a 580375i bk1: 208a 580033i bk2: 192a 581356i bk3: 192a 580975i bk4: 200a 580918i bk5: 200a 580614i bk6: 256a 580810i bk7: 256a 580470i bk8: 224a 580416i bk9: 224a 580045i bk10: 312a 579084i bk11: 312a 578363i bk12: 300a 579157i bk13: 300a 578798i bk14: 256a 579933i bk15: 256a 579591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380003
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582096 n_nop=577398 n_act=82 n_pre=66 n_req=1628 n_rd=3896 n_write=654 bw_util=0.01563
n_activity=12220 dram_eff=0.7447
bk0: 208a 580404i bk1: 208a 580123i bk2: 192a 581369i bk3: 192a 581037i bk4: 200a 580924i bk5: 200a 580591i bk6: 256a 580899i bk7: 256a 580529i bk8: 224a 580435i bk9: 224a 579968i bk10: 312a 579009i bk11: 312a 578365i bk12: 300a 579029i bk13: 300a 578798i bk14: 256a 579797i bk15: 256a 579487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376247

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1065, Reservation_fails = 0
L2_cache_bank[1]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1034, Reservation_fails = 0
L2_cache_bank[2]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1010, Reservation_fails = 0
L2_cache_bank[3]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[4]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1008, Reservation_fails = 1
L2_cache_bank[5]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1083, Reservation_fails = 0
L2_cache_bank[6]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 992, Reservation_fails = 0
L2_cache_bank[7]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1035, Reservation_fails = 0
L2_cache_bank[8]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1039, Reservation_fails = 0
L2_cache_bank[9]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1045, Reservation_fails = 0
L2_cache_bank[10]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[11]: Access = 2507, Miss = 487, Miss_rate = 0.194, Pending_hits = 1081, Reservation_fails = 0
L2_cache_bank[12]: Access = 2521, Miss = 488, Miss_rate = 0.194, Pending_hits = 1071, Reservation_fails = 0
L2_cache_bank[13]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1100, Reservation_fails = 0
L2_cache_bank[14]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1065, Reservation_fails = 0
L2_cache_bank[15]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[16]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1083, Reservation_fails = 0
L2_cache_bank[17]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1058, Reservation_fails = 0
L2_cache_bank[18]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1098, Reservation_fails = 0
L2_cache_bank[19]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1068, Reservation_fails = 0
L2_cache_bank[20]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1061, Reservation_fails = 0
L2_cache_bank[21]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1037, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23228
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19611
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.3499
	minimum = 6
	maximum = 124
Network latency average = 14.5927
	minimum = 6
	maximum = 102
Slowest packet = 27
Flit latency average = 13.6092
	minimum = 6
	maximum = 98
Slowest flit = 161591
Fragmentation average = 0.00016436
	minimum = 0
	maximum = 16
Injected packet rate average = 0.0034935
	minimum = 0.00293953 (at node 11)
	maximum = 0.00402571 (at node 41)
Accepted packet rate average = 0.0034935
	minimum = 0.00293953 (at node 11)
	maximum = 0.00402571 (at node 41)
Injected flit rate average = 0.00735659
	minimum = 0.00606887 (at node 11)
	maximum = 0.00870696 (at node 41)
Accepted flit rate average= 0.00735659
	minimum = 0.0063145 (at node 11)
	maximum = 0.0082795 (at node 41)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3499 (1 samples)
	minimum = 6 (1 samples)
	maximum = 124 (1 samples)
Network latency average = 14.5927 (1 samples)
	minimum = 6 (1 samples)
	maximum = 102 (1 samples)
Flit latency average = 13.6092 (1 samples)
	minimum = 6 (1 samples)
	maximum = 98 (1 samples)
Fragmentation average = 0.00016436 (1 samples)
	minimum = 0 (1 samples)
	maximum = 16 (1 samples)
Injected packet rate average = 0.0034935 (1 samples)
	minimum = 0.00293953 (1 samples)
	maximum = 0.00402571 (1 samples)
Accepted packet rate average = 0.0034935 (1 samples)
	minimum = 0.00293953 (1 samples)
	maximum = 0.00402571 (1 samples)
Injected flit rate average = 0.00735659 (1 samples)
	minimum = 0.00606887 (1 samples)
	maximum = 0.00870696 (1 samples)
Accepted flit rate average = 0.00735659 (1 samples)
	minimum = 0.0063145 (1 samples)
	maximum = 0.0082795 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 57 sec (1497 sec)
gpgpu_simulation_rate = 20633 (inst/sec)
gpgpu_simulation_rate = 357 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1588847
gpu_sim_insn = 15552352
gpu_ipc =       9.7885
gpu_tot_sim_cycle = 2515309
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      18.4631
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 36120
gpu_stall_icnt2sh    = 71306
partiton_reqs_in_parallel = 34919021
partiton_reqs_in_parallel_total    = 6896185
partiton_level_parallism =      21.9776
partiton_level_parallism_total  =      16.6243
partiton_reqs_in_parallel_util = 34919021
partiton_reqs_in_parallel_util_total    = 6896185
gpu_sim_cycle_parition_util = 1588847
gpu_tot_sim_cycle_parition_util    = 313486
partiton_level_parallism_util =      21.9776
partiton_level_parallism_util_total  =      21.9810
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =       7.5908 GB/Sec
L2_BW_total  =       6.8584 GB/Sec
gpu_total_sim_rate=6320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6594
	L1I_total_cache_miss_rate = 0.0074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61338
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887792
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6594
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61338
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1272, 1083, 1142, 1081, 1213, 1086, 1153, 1089, 1272, 1085, 1142, 1082, 1213, 1085, 1151, 1091, 1212, 1025, 1083, 1020, 1154, 1025, 1094, 1027, 1212, 1024, 1084, 1021, 1152, 1022, 1092, 1027, 1210, 1026, 1082, 1018, 1152, 1025, 1090, 1026, 1215, 1026, 1084, 1022, 1154, 1026, 1094, 1030, 1212, 1026, 1082, 1023, 1152, 1027, 1096, 1030, 1212, 1025, 1080, 1023, 1152, 1024, 1093, 1032, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 259309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 94230
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 160193
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82127	W0_Idle:453125	W0_Scoreboard:103724284	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 449 
maxdqlatency = 0 
maxmflatency = 156436 
averagemflatency = 32070 
max_icnt2mem_latency = 156178 
max_icnt2sh_latency = 2515308 
mrq_lat_table:22827 	1281 	1763 	4069 	5799 	2855 	1870 	1857 	1929 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	111063 	11028 	1 	27 	2008 	1434 	3682 	4502 	11543 	9735 	26698 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72770 	34913 	3194 	357 	10507 	604 	0 	0 	144 	1986 	1467 	3582 	7029 	9016 	9735 	26698 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	65706 	27095 	23973 	1935 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	3792 	23234 	12768 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	672 	15 	0 	2 	10 	12 	31 	29 	192 	152 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        85        85        78        71        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        93        85        57       102        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        94        92        87       110        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        86        85        87        79        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        89        92        96        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        87        86        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       100        95        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102        95        95        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        71        78        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102       111        93        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        70        16        16 
maximum service time to same row:
dram[0]:    416798    416798    247484    247469    257895    257896    291751    291741    385540    385541    406382    406383    263106    263105    445448    445456 
dram[1]:    416802    416803    247476    247476    257897    257897    291745    291742    385541    385538    406385    406386    263105    263104    445458    445458 
dram[2]:    416799    416799    247477    247480    257896    257898    291733    291731    385539    385538    406387    406386    263104    263108    445452    445451 
dram[3]:    416802    416803    247479    247475    257898    257908    291739    291735    385538    385533    406391    406381    263108    263104    445458    445454 
dram[4]:    416802    416797    247475    247489    257908    261906    291747    291743    385535    385542    406380    406375    263103    263100    445454    445455 
dram[5]:    416792    416800    247466    247474    261918    261918    291745    291737    385549    385554    406372    406381    263102    263102    445456    445457 
dram[6]:    416801    416804    247474    247474    261930    261930    291741    291732    385544    385545    406379    406380    263110    263110    445449    445449 
dram[7]:    416804    416802    247476    247469    261932    261932    291739    291730    385542    385543    406379    406376    263111    263117    445450    445458 
dram[8]:    416802    416793    247470    247470    261952    262092    291738    291736    385551    385551    406377    406376    263101    263101    445460    429829 
dram[9]:    416794    416794    247475    247475    262096    262105    291742    291730    385551    385551    406375    406383    263107    263107    445460    445460 
dram[10]:    416804    416803    247478    247480    262118    262118    291740    291736    385536    385537    406379    406380    263107    263107    445462    445449 
average row accesses per activate:
dram[0]:  6.586207  6.551724  5.028572  5.028572  4.666667  4.736842  4.813953  4.813953  4.723404  4.723404  6.362319  5.930555  5.492958  5.257143  4.581395  4.581395 
dram[1]:  6.551724  6.517241  5.333333  5.333333  4.736842  4.615385  4.813953  4.813953  4.625000  4.702127  7.184616  6.565217  4.863014  6.212121  4.581395  4.581395 
dram[2]:  6.064516  6.064516  5.333333  5.333333  4.414634  4.390244  4.883721  4.883721  4.400000  4.074074  6.471428  6.652174  5.109589  5.597222  4.604651  4.604651 
dram[3]:  5.696970  5.696970  5.333333  5.333333  4.390244  4.500000  4.883721  4.883721  4.230769  4.150943  6.362319  6.314286  5.080000  5.267606  4.604651  4.604651 
dram[4]:  6.064516  6.064516  5.333333  5.333333  4.414634  4.525000  4.883721  4.883721  4.230769  4.313725  6.142857  6.485294  5.191781  5.651515  4.522727  4.522727 
dram[5]:  6.064516  6.064516  5.333333  5.028572  4.666667  4.666667  4.883721  4.883721  4.230769  4.489796  6.735294  6.361111  5.636364  5.442857  4.522727  4.522727 
dram[6]:  6.064516  6.064516  5.028572  5.028572  4.815790  4.842105  4.883721  4.883721  4.313725  4.313725  6.594203  6.940299  5.985075  5.791045  4.522727  4.522727 
dram[7]:  5.757576  6.064516  5.028572  5.028572  4.972973  4.945946  4.666667  4.666667  4.000000  4.313725  6.542857  6.657143  6.344262  6.129032  4.347826  4.347826 
dram[8]:  6.482759  6.482759  5.028572  5.028572  5.083333  5.111111  4.666667  4.666667  4.489796  4.489796  7.363636  6.764706  5.582089  5.937500  4.347826  4.255319 
dram[9]:  6.482759  6.482759  5.028572  5.028572  4.945946  5.083333  4.883721  4.883721  4.680851  4.680851  6.739130  6.838235  6.737705  6.241935  4.545455  4.604651 
dram[10]:  6.482759  6.482759  5.028572  5.028572  4.918919  4.918919  4.883721  4.883721  4.680851  4.680851  6.068493  6.450704  6.209677  5.606061  4.604651  4.604651 
average row locality = 44250/8288 = 5.339045
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       150       149       144       144       145       145       170       170       185       185       204       204       198       197       160       160 
dram[1]:       149       149       144       144       145       145       170       170       185       184       204       204       197       197       160       160 
dram[2]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[3]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[4]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       161       161 
dram[5]:       148       148       144       144       145       145       172       172       184       184       206       206       197       197       161       161 
dram[6]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[7]:       149       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[8]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[9]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       160 
dram[10]:       148       148       144       144       146       146       172       172       184       184       206       206       195       195       160       160 
total reads: 29831
bank skew: 206/144 = 1.43
chip skew: 2717/2707 = 1.00
number of total write accesses:
dram[0]:        41        41        32        32        37        35        37        37        37        37       235       223       192       171        37        37 
dram[1]:        41        40        32        32        35        35        37        37        37        37       263       249       158       213        37        37 
dram[2]:        40        40        32        32        36        35        38        38        36        36       249       255       176       206        38        38 
dram[3]:        40        40        32        32        35        35        38        38        36        36       235       238       184       177        38        38 
dram[4]:        40        40        32        32        36        36        38        38        36        36       226       237       182       176        38        38 
dram[5]:        40        40        32        32        37        37        38        38        36        36       252       252       175       184        38        38 
dram[6]:        40        40        32        32        37        38        38        38        36        36       249       259       204       191        38        38 
dram[7]:        41        40        32        32        38        37        38        38        36        36       252       260       190       183        39        39 
dram[8]:        40        40        32        32        37        38        38        38        36        36       280       254       177       183        39        39 
dram[9]:        40        40        32        32        37        37        38        38        36        36       259       259       214       190        39        38 
dram[10]:        40        40        32        32        36        36        38        38        36        36       237       252       190       175        38        38 
total reads: 14419
bank skew: 280/32 = 8.75
chip skew: 1365/1261 = 1.08
average mf latency per bank:
dram[0]:     153364    156209    175511    176403    148377    146992    154510    151455    189075    187584     85721     87899     89234     93911    153088    155054
dram[1]:     156645    156053    175053    174110    148140    147696    152477    152809    183763    181679     80665     83634     99274     86236    155125    153553
dram[2]:     154829    154961    173785    173699    147014    149514    152649    154377    183756    182163     83691     82250     93140     86095    153886    154043
dram[3]:     156303    155804    175564    175420    148693    147489    151494    151477    183793    182522     85428     84807     90598     92871    153491    154991
dram[4]:     154615    155028    173954    173131    146431    144369    150898    150662    193375    193775     87370     85723     93181     93924    154509    152397
dram[5]:     155517    154711    175447    177264    144800    145670    153259    152289    193423    191957     83357     83055     93172     90847    153986    153544
dram[6]:     155583    156161    177343    175868    144796    142964    161367    161265    191011    190376     83152     81400     87002     90342    153250    155210
dram[7]:     231930    155893    175935    175530    143252    143981    160288    161798    189736    189829     83438     81740     90909     91207    154642    153055
dram[8]:     155013    154364    174675    175494    145896    145034    162858    161733    188486    186723     77907     82466     93763     91971    152873    152828
dram[9]:     157832    157806    175450    174016    144036    144216    159929    159698    187548    186140     81644     81192     84452     90738    154630    156031
dram[10]:     156593    155489    174166    173746    144891    144898    159865    160328    186668    186978     85416     82614     90914     93288    154209    154592
maximum mf latency per bank:
dram[0]:     156398    156421    156388    156389    156267    156275    156273    156277    156260    156274    156275    156281    156275    156291    156268    156273
dram[1]:     156399    156368    156400    156395    156268    156277    156272    156276    156267    156277    156266    156276    156268    156278    156271    156280
dram[2]:     156357    156370    156384    156400    156267    156274    156297    156285    156268    156269    156266    156274    156272    156272    156277    156282
dram[3]:     156370    156372    156398    156400    156267    156274    156273    156277    156267    156274    156273    156269    156274    156296    156274    156286
dram[4]:     156300    156420    156400    156421    156262    156274    156291    156275    156266    156282    156266    156273    156279    156296    156283    156282
dram[5]:     156420    156426    156399    156414    156263    156274    156282    156286    156262    156266    156263    156277    156294    156281    156277    156280
dram[6]:     156417    156425    156416    156414    156267    156271    156291    156275    156263    156277    156301    156269    156275    156285    156269    156299
dram[7]:     156412    156406    156402    156416    156267    156268    156271    156285    156296    156276    156279    156271    156281    156280    156271    156275
dram[8]:     156408    156436    156399    156406    156268    156277    156269    156276    156271    156274    156266    156279    156266    156281    156273    156287
dram[9]:     156413    156420    156381    156402    156260    156274    156273    156285    156268    156274    156295    156272    156282    156280    156271    156286
dram[10]:     156409    156409    156385    156400    156267    156274    156278    156278    156266    156282    156271    156276    156272    156281    156271    156275
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516829 n_act=754 n_pre=738 n_req=3971 n_rd=10840 n_write=3190 bw_util=0.007944
n_activity=46512 dram_eff=0.6033
bk0: 600a 3527995i bk1: 596a 3527152i bk2: 576a 3529573i bk3: 576a 3528685i bk4: 580a 3529012i bk5: 580a 3528209i bk6: 680a 3528916i bk7: 680a 3527890i bk8: 740a 3528155i bk9: 740a 3526979i bk10: 816a 3526228i bk11: 816a 3524793i bk12: 792a 3525702i bk13: 788a 3525050i bk14: 640a 3527710i bk15: 640a 3526860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0698441
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516838 n_act=741 n_pre=725 n_req=4027 n_rd=10828 n_write=3219 bw_util=0.007953
n_activity=46662 dram_eff=0.6021
bk0: 596a 3528061i bk1: 596a 3527208i bk2: 576a 3529578i bk3: 576a 3528643i bk4: 580a 3529107i bk5: 580a 3528181i bk6: 680a 3528915i bk7: 680a 3527900i bk8: 740a 3527995i bk9: 736a 3526912i bk10: 816a 3526402i bk11: 816a 3524857i bk12: 788a 3525940i bk13: 788a 3524982i bk14: 640a 3527833i bk15: 640a 3526800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.068575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516774 n_act=770 n_pre=754 n_req=4033 n_rd=10832 n_write=3221 bw_util=0.007957
n_activity=46634 dram_eff=0.6027
bk0: 592a 3528043i bk1: 592a 3527255i bk2: 576a 3529621i bk3: 576a 3528715i bk4: 580a 3528894i bk5: 580a 3528059i bk6: 688a 3528829i bk7: 688a 3527838i bk8: 736a 3528044i bk9: 736a 3526767i bk10: 816a 3526327i bk11: 816a 3525035i bk12: 788a 3525618i bk13: 788a 3524523i bk14: 640a 3527785i bk15: 640a 3527037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0701117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516799 n_act=775 n_pre=759 n_req=3980 n_rd=10832 n_write=3186 bw_util=0.007937
n_activity=46292 dram_eff=0.6056
bk0: 592a 3528092i bk1: 592a 3527436i bk2: 576a 3529638i bk3: 576a 3528666i bk4: 580a 3528970i bk5: 580a 3528074i bk6: 688a 3528815i bk7: 688a 3527700i bk8: 736a 3527832i bk9: 736a 3526689i bk10: 816a 3526184i bk11: 816a 3524797i bk12: 788a 3525642i bk13: 788a 3524750i bk14: 640a 3527775i bk15: 640a 3526794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0673189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516820 n_act=763 n_pre=747 n_req=3971 n_rd=10840 n_write=3181 bw_util=0.007939
n_activity=46458 dram_eff=0.6036
bk0: 592a 3528308i bk1: 592a 3527467i bk2: 576a 3529649i bk3: 576a 3528648i bk4: 580a 3528897i bk5: 580a 3528095i bk6: 688a 3528790i bk7: 688a 3527704i bk8: 736a 3527781i bk9: 736a 3526607i bk10: 816a 3526060i bk11: 816a 3524807i bk12: 788a 3525563i bk13: 788a 3524868i bk14: 644a 3527752i bk15: 644a 3526770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0677407
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516762 n_act=759 n_pre=743 n_req=4019 n_rd=10856 n_write=3231 bw_util=0.007976
n_activity=46868 dram_eff=0.6011
bk0: 592a 3528208i bk1: 592a 3527305i bk2: 576a 3529593i bk3: 576a 3528661i bk4: 580a 3528871i bk5: 580a 3527871i bk6: 688a 3528763i bk7: 688a 3527636i bk8: 736a 3527784i bk9: 736a 3526843i bk10: 824a 3526187i bk11: 824a 3524676i bk12: 788a 3525788i bk13: 788a 3524702i bk14: 644a 3527766i bk15: 644a 3526881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0687273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516726 n_act=754 n_pre=738 n_req=4062 n_rd=10864 n_write=3269 bw_util=0.008002
n_activity=46915 dram_eff=0.6025
bk0: 592a 3528221i bk1: 592a 3527301i bk2: 576a 3529550i bk3: 576a 3528573i bk4: 584a 3528929i bk5: 584a 3528070i bk6: 688a 3528694i bk7: 688a 3527730i bk8: 736a 3527925i bk9: 736a 3526726i bk10: 824a 3526093i bk11: 824a 3524784i bk12: 788a 3525798i bk13: 788a 3524886i bk14: 644a 3527813i bk15: 644a 3526840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0694857
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516724 n_act=759 n_pre=743 n_req=4048 n_rd=10868 n_write=3257 bw_util=0.007998
n_activity=46988 dram_eff=0.6012
bk0: 596a 3528159i bk1: 592a 3527243i bk2: 576a 3529579i bk3: 576a 3528564i bk4: 584a 3528783i bk5: 584a 3527808i bk6: 688a 3528584i bk7: 688a 3527621i bk8: 736a 3527696i bk9: 736a 3526676i bk10: 824a 3526047i bk11: 824a 3524684i bk12: 788a 3526188i bk13: 788a 3525170i bk14: 644a 3527808i bk15: 644a 3526862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0695641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516752 n_act=746 n_pre=730 n_req=4055 n_rd=10864 n_write=3259 bw_util=0.007996
n_activity=46498 dram_eff=0.6075
bk0: 592a 3528188i bk1: 592a 3527454i bk2: 576a 3529572i bk3: 576a 3528585i bk4: 584a 3528961i bk5: 584a 3527950i bk6: 688a 3528643i bk7: 688a 3527644i bk8: 736a 3527942i bk9: 736a 3526849i bk10: 824a 3525999i bk11: 824a 3524624i bk12: 788a 3526283i bk13: 788a 3525181i bk14: 644a 3527762i bk15: 644a 3526783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0699364
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516769 n_act=728 n_pre=712 n_req=4080 n_rd=10860 n_write=3282 bw_util=0.008007
n_activity=46708 dram_eff=0.6055
bk0: 592a 3528356i bk1: 592a 3527325i bk2: 576a 3529494i bk3: 576a 3528603i bk4: 584a 3528908i bk5: 584a 3527996i bk6: 688a 3528716i bk7: 688a 3527722i bk8: 736a 3528080i bk9: 736a 3526968i bk10: 824a 3526197i bk11: 824a 3524759i bk12: 788a 3526374i bk13: 788a 3525269i bk14: 644a 3527784i bk15: 640a 3526882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0694294
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3532351 n_nop=3516833 n_act=740 n_pre=724 n_req=4004 n_rd=10840 n_write=3214 bw_util=0.007957
n_activity=46259 dram_eff=0.6076
bk0: 592a 3528360i bk1: 592a 3527496i bk2: 576a 3529588i bk3: 576a 3528664i bk4: 584a 3529006i bk5: 584a 3528005i bk6: 688a 3528833i bk7: 688a 3527780i bk8: 736a 3528085i bk9: 736a 3526801i bk10: 824a 3525895i bk11: 824a 3524628i bk12: 780a 3526215i bk13: 780a 3525229i bk14: 640a 3527705i bk15: 640a 3526781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.068757

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1830, Reservation_fails = 0
L2_cache_bank[1]: Access = 7444, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1796, Reservation_fails = 0
L2_cache_bank[2]: Access = 7423, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1776, Reservation_fails = 0
L2_cache_bank[3]: Access = 7396, Miss = 1353, Miss_rate = 0.183, Pending_hits = 1830, Reservation_fails = 0
L2_cache_bank[4]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1774, Reservation_fails = 1
L2_cache_bank[5]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1851, Reservation_fails = 0
L2_cache_bank[6]: Access = 7399, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1758, Reservation_fails = 0
L2_cache_bank[7]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1803, Reservation_fails = 0
L2_cache_bank[8]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1806, Reservation_fails = 0
L2_cache_bank[9]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1811, Reservation_fails = 0
L2_cache_bank[10]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1832, Reservation_fails = 0
L2_cache_bank[11]: Access = 7447, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1847, Reservation_fails = 0
L2_cache_bank[12]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1839, Reservation_fails = 0
L2_cache_bank[13]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1868, Reservation_fails = 0
L2_cache_bank[14]: Access = 25505, Miss = 1359, Miss_rate = 0.053, Pending_hits = 1984, Reservation_fails = 0
L2_cache_bank[15]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1857, Reservation_fails = 0
L2_cache_bank[16]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1852, Reservation_fails = 0
L2_cache_bank[17]: Access = 7474, Miss = 1358, Miss_rate = 0.182, Pending_hits = 1826, Reservation_fails = 0
L2_cache_bank[18]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1865, Reservation_fails = 0
L2_cache_bank[19]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1834, Reservation_fails = 0
L2_cache_bank[20]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1827, Reservation_fails = 0
L2_cache_bank[21]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1802, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 40268
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 190
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.9931
	minimum = 6
	maximum = 5475
Network latency average = 25.0896
	minimum = 6
	maximum = 3039
Slowest packet = 109973
Flit latency average = 17.1361
	minimum = 6
	maximum = 3039
Slowest flit = 231187
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00160172
	minimum = 0.00141927 (at node 9)
	maximum = 0.00724079 (at node 42)
Accepted packet rate average = 0.00160172
	minimum = 0.00141927 (at node 9)
	maximum = 0.00724079 (at node 42)
Injected flit rate average = 0.00377139
	minimum = 0.00251818 (at node 9)
	maximum = 0.0324216 (at node 42)
Accepted flit rate average= 0.00377139
	minimum = 0.00296725 (at node 31)
	maximum = 0.00865754 (at node 42)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6715 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2799.5 (2 samples)
Network latency average = 19.8412 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1570.5 (2 samples)
Flit latency average = 15.3727 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1568.5 (2 samples)
Fragmentation average = 8.21798e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 8 (2 samples)
Injected packet rate average = 0.00254761 (2 samples)
	minimum = 0.0021794 (2 samples)
	maximum = 0.00563325 (2 samples)
Accepted packet rate average = 0.00254761 (2 samples)
	minimum = 0.0021794 (2 samples)
	maximum = 0.00563325 (2 samples)
Injected flit rate average = 0.00556399 (2 samples)
	minimum = 0.00429353 (2 samples)
	maximum = 0.0205643 (2 samples)
Accepted flit rate average = 0.00556399 (2 samples)
	minimum = 0.00464087 (2 samples)
	maximum = 0.00846852 (2 samples)
Injected packet size average = 2.184 (2 samples)
Accepted packet size average = 2.184 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 28 sec (7348 sec)
gpgpu_simulation_rate = 6320 (inst/sec)
gpgpu_simulation_rate = 342 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6713 Tlb_hit: 4115 Tlb_miss: 2598 Tlb_hit_rate: 0.612990
Shader1: Tlb_access: 6542 Tlb_hit: 4005 Tlb_miss: 2537 Tlb_hit_rate: 0.612198
Shader2: Tlb_access: 6620 Tlb_hit: 4082 Tlb_miss: 2538 Tlb_hit_rate: 0.616616
Shader3: Tlb_access: 6393 Tlb_hit: 3948 Tlb_miss: 2445 Tlb_hit_rate: 0.617550
Shader4: Tlb_access: 6430 Tlb_hit: 3941 Tlb_miss: 2489 Tlb_hit_rate: 0.612908
Shader5: Tlb_access: 6460 Tlb_hit: 4018 Tlb_miss: 2442 Tlb_hit_rate: 0.621981
Shader6: Tlb_access: 6466 Tlb_hit: 3972 Tlb_miss: 2494 Tlb_hit_rate: 0.614290
Shader7: Tlb_access: 6401 Tlb_hit: 3896 Tlb_miss: 2505 Tlb_hit_rate: 0.608655
Shader8: Tlb_access: 6373 Tlb_hit: 3905 Tlb_miss: 2468 Tlb_hit_rate: 0.612741
Shader9: Tlb_access: 6439 Tlb_hit: 3906 Tlb_miss: 2533 Tlb_hit_rate: 0.606616
Shader10: Tlb_access: 6478 Tlb_hit: 3998 Tlb_miss: 2480 Tlb_hit_rate: 0.617166
Shader11: Tlb_access: 6358 Tlb_hit: 3889 Tlb_miss: 2469 Tlb_hit_rate: 0.611670
Shader12: Tlb_access: 6425 Tlb_hit: 3945 Tlb_miss: 2480 Tlb_hit_rate: 0.614008
Shader13: Tlb_access: 6499 Tlb_hit: 3929 Tlb_miss: 2570 Tlb_hit_rate: 0.604555
Shader14: Tlb_access: 6518 Tlb_hit: 4012 Tlb_miss: 2506 Tlb_hit_rate: 0.615526
Shader15: Tlb_access: 6501 Tlb_hit: 3994 Tlb_miss: 2507 Tlb_hit_rate: 0.614367
Shader16: Tlb_access: 6524 Tlb_hit: 3994 Tlb_miss: 2530 Tlb_hit_rate: 0.612201
Shader17: Tlb_access: 6499 Tlb_hit: 3952 Tlb_miss: 2547 Tlb_hit_rate: 0.608094
Shader18: Tlb_access: 6467 Tlb_hit: 3947 Tlb_miss: 2520 Tlb_hit_rate: 0.610329
Shader19: Tlb_access: 6440 Tlb_hit: 3922 Tlb_miss: 2518 Tlb_hit_rate: 0.609006
Shader20: Tlb_access: 6523 Tlb_hit: 3991 Tlb_miss: 2532 Tlb_hit_rate: 0.611835
Shader21: Tlb_access: 6503 Tlb_hit: 3953 Tlb_miss: 2550 Tlb_hit_rate: 0.607873
Shader22: Tlb_access: 6470 Tlb_hit: 3951 Tlb_miss: 2519 Tlb_hit_rate: 0.610665
Shader23: Tlb_access: 6453 Tlb_hit: 3898 Tlb_miss: 2555 Tlb_hit_rate: 0.604060
Shader24: Tlb_access: 6517 Tlb_hit: 3983 Tlb_miss: 2534 Tlb_hit_rate: 0.611171
Shader25: Tlb_access: 6609 Tlb_hit: 4062 Tlb_miss: 2547 Tlb_hit_rate: 0.614616
Shader26: Tlb_access: 6586 Tlb_hit: 4038 Tlb_miss: 2548 Tlb_hit_rate: 0.613119
Shader27: Tlb_access: 6486 Tlb_hit: 3971 Tlb_miss: 2515 Tlb_hit_rate: 0.612242
Tlb_tot_access: 181693 Tlb_tot_hit: 111217, Tlb_tot_miss: 70476, Tlb_tot_hit_rate: 0.612115
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 194 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Shader1: Tlb_validate: 187 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader2: Tlb_validate: 189 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader3: Tlb_validate: 184 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader4: Tlb_validate: 186 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader5: Tlb_validate: 205 Tlb_invalidate: 193 Tlb_evict: 0 Tlb_page_evict: 193
Shader6: Tlb_validate: 189 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader7: Tlb_validate: 193 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader8: Tlb_validate: 194 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Shader9: Tlb_validate: 199 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader10: Tlb_validate: 196 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader11: Tlb_validate: 199 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader12: Tlb_validate: 191 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader13: Tlb_validate: 199 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader14: Tlb_validate: 184 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader15: Tlb_validate: 187 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader16: Tlb_validate: 201 Tlb_invalidate: 189 Tlb_evict: 0 Tlb_page_evict: 189
Shader17: Tlb_validate: 193 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Shader18: Tlb_validate: 191 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader19: Tlb_validate: 185 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader20: Tlb_validate: 200 Tlb_invalidate: 188 Tlb_evict: 0 Tlb_page_evict: 188
Shader21: Tlb_validate: 196 Tlb_invalidate: 186 Tlb_evict: 0 Tlb_page_evict: 186
Shader22: Tlb_validate: 179 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader23: Tlb_validate: 190 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader24: Tlb_validate: 198 Tlb_invalidate: 186 Tlb_evict: 0 Tlb_page_evict: 186
Shader25: Tlb_validate: 205 Tlb_invalidate: 193 Tlb_evict: 0 Tlb_page_evict: 193
Shader26: Tlb_validate: 184 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader27: Tlb_validate: 196 Tlb_invalidate: 185 Tlb_evict: 0 Tlb_page_evict: 185
Tlb_tot_valiate: 5394 Tlb_invalidate: 5071, Tlb_tot_evict: 0, Tlb_tot_evict page: 5071
========================================TLB statistics(threshing)==============================
Shader0: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader1: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader2: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader3: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader4: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader5: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader6: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader7: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader8: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader9: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader10: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader11: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader12: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader13: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader14: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader15: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader16: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader17: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader18: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader19: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader20: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader21: Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 5
Shader22: Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader23: Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 5
Shader24: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader25: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader26: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader27: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Tlb_tot_thresh: 181
========================================Page fault statistics==============================
Shader0: Page_table_access:2598 Page_hit: 405 Page_miss: 2193 Page_hit_rate: 0.155889 Page_fault: 29 Page_pending: 2164
Shader1: Page_table_access:2537 Page_hit: 426 Page_miss: 2111 Page_hit_rate: 0.167915 Page_fault: 27 Page_pending: 2084
Shader2: Page_table_access:2538 Page_hit: 404 Page_miss: 2134 Page_hit_rate: 0.159180 Page_fault: 24 Page_pending: 2109
Shader3: Page_table_access:2445 Page_hit: 383 Page_miss: 2062 Page_hit_rate: 0.156646 Page_fault: 15 Page_pending: 2047
Shader4: Page_table_access:2489 Page_hit: 411 Page_miss: 2078 Page_hit_rate: 0.165127 Page_fault: 16 Page_pending: 2062
Shader5: Page_table_access:2442 Page_hit: 373 Page_miss: 2069 Page_hit_rate: 0.152744 Page_fault: 25 Page_pending: 2044
Shader6: Page_table_access:2494 Page_hit: 380 Page_miss: 2114 Page_hit_rate: 0.152366 Page_fault: 24 Page_pending: 2089
Shader7: Page_table_access:2505 Page_hit: 400 Page_miss: 2105 Page_hit_rate: 0.159681 Page_fault: 23 Page_pending: 2082
Shader8: Page_table_access:2468 Page_hit: 400 Page_miss: 2068 Page_hit_rate: 0.162075 Page_fault: 21 Page_pending: 2047
Shader9: Page_table_access:2533 Page_hit: 414 Page_miss: 2119 Page_hit_rate: 0.163443 Page_fault: 24 Page_pending: 2095
Shader10: Page_table_access:2480 Page_hit: 350 Page_miss: 2130 Page_hit_rate: 0.141129 Page_fault: 22 Page_pending: 2108
Shader11: Page_table_access:2470 Page_hit: 389 Page_miss: 2081 Page_hit_rate: 0.157490 Page_fault: 22 Page_pending: 2058
Shader12: Page_table_access:2480 Page_hit: 352 Page_miss: 2128 Page_hit_rate: 0.141935 Page_fault: 15 Page_pending: 2113
Shader13: Page_table_access:2570 Page_hit: 398 Page_miss: 2172 Page_hit_rate: 0.154864 Page_fault: 22 Page_pending: 2149
Shader14: Page_table_access:2506 Page_hit: 396 Page_miss: 2110 Page_hit_rate: 0.158021 Page_fault: 26 Page_pending: 2084
Shader15: Page_table_access:2507 Page_hit: 377 Page_miss: 2130 Page_hit_rate: 0.150379 Page_fault: 32 Page_pending: 2098
Shader16: Page_table_access:2530 Page_hit: 355 Page_miss: 2175 Page_hit_rate: 0.140316 Page_fault: 18 Page_pending: 2157
Shader17: Page_table_access:2547 Page_hit: 378 Page_miss: 2169 Page_hit_rate: 0.148410 Page_fault: 16 Page_pending: 2153
Shader18: Page_table_access:2520 Page_hit: 370 Page_miss: 2150 Page_hit_rate: 0.146825 Page_fault: 25 Page_pending: 2125
Shader19: Page_table_access:2518 Page_hit: 368 Page_miss: 2150 Page_hit_rate: 0.146148 Page_fault: 23 Page_pending: 2126
Shader20: Page_table_access:2532 Page_hit: 363 Page_miss: 2169 Page_hit_rate: 0.143365 Page_fault: 20 Page_pending: 2150
Shader21: Page_table_access:2550 Page_hit: 368 Page_miss: 2182 Page_hit_rate: 0.144314 Page_fault: 18 Page_pending: 2165
Shader22: Page_table_access:2519 Page_hit: 398 Page_miss: 2121 Page_hit_rate: 0.157999 Page_fault: 28 Page_pending: 2094
Shader23: Page_table_access:2555 Page_hit: 375 Page_miss: 2180 Page_hit_rate: 0.146771 Page_fault: 14 Page_pending: 2166
Shader24: Page_table_access:2534 Page_hit: 402 Page_miss: 2132 Page_hit_rate: 0.158642 Page_fault: 20 Page_pending: 2112
Shader25: Page_table_access:2547 Page_hit: 423 Page_miss: 2124 Page_hit_rate: 0.166078 Page_fault: 14 Page_pending: 2110
Shader26: Page_table_access:2548 Page_hit: 396 Page_miss: 2152 Page_hit_rate: 0.155416 Page_fault: 30 Page_pending: 2122
Shader27: Page_table_access:2515 Page_hit: 393 Page_miss: 2122 Page_hit_rate: 0.156262 Page_fault: 24 Page_pending: 2099
Page_talbe_tot_access: 70477 Page_tot_hit: 10847, Page_tot_miss 59630, Page_tot_hit_rate: 0.153908 Page_tot_fault: 617 Page_tot_pending: 59012
Total_memory_access_page_fault: 617, Average_latency: 1701526.000000
========================================Page threshing statistics==============================
Page_validate: 1168 Page_evict_diry: 261 Page_evict_not_diry: 14
Page: 524875 Treshed: 1
Page: 524876 Treshed: 1
Page: 524877 Treshed: 1
Page: 524878 Treshed: 1
Page: 524879 Treshed: 1
Page: 524880 Treshed: 1
Page: 524881 Treshed: 1
Page_tot_thresh: 7
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.214868
[0-25]: 0.855279, [26-50]: 0.002032, [51-75]: 0.142689, [76-100]: 0.000000
Pcie_write_utilization: 0.134794
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   535636 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(211.671844)
F:   223063----T:   225668 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: 80241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: 802b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: 802b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: 802c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   257582 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257582----T:   273277 	 St: 802d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   273277----T:   275882 	 St: 808e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275882----T:   284122 	 St: 808e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284122----T:   286727 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286727----T:   317450 	 St: 802f1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   321379----T:   323984 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323984----T:   384820 	 St: 80331000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393383----T:   395988 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395988----T:   404228 	 St: 80251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   404228----T:   406833 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   406833----T:   527922 	 St: 803b1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   530128----T:   532733 	 St: 808f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   532733----T:   535338 	 St: 808f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   535636----T:   538241 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   535636----T:   543876 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   546481----T:   549086 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   546481----T:   554721 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   557326----T:   559931 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   557326----T:   573021 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   575626----T:   578231 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   575626----T:   606349 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   608954----T:   611559 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   608954----T:   669790 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   672395----T:   675000 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   672395----T:   701707 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(19.792032)
F:   926462----T:  2515309 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1072.820435)
F:   927236----T:   929841 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   938266----T:   940871 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   940871----T:   943476 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   943476----T:   946081 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   946081----T:   948686 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   948686----T:   951291 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   951291----T:   953896 	 St: 806d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   953896----T:   956501 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956501----T:   959106 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   959106----T:   961711 	 St: 806d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   961711----T:   964316 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   964316----T:   966921 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966921----T:   969526 	 St: 806d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   969526----T:   972131 	 St: 806d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   972131----T:   974736 	 St: 806da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   974736----T:   977341 	 St: 806e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   977341----T:   979946 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   979946----T:   982551 	 St: 806c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   982551----T:   985156 	 St: 806d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   985156----T:   987761 	 St: 806db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   987761----T:   990366 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   990366----T:   992971 	 St: 806e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   992971----T:   995576 	 St: 806e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   995576----T:   998181 	 St: 806e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   998181----T:  1000786 	 St: 806dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1000786----T:  1003391 	 St: 806e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1003391----T:  1005996 	 St: 806df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1005996----T:  1008601 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1008601----T:  1011206 	 St: 806d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1011206----T:  1013811 	 St: 806e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1013811----T:  1016416 	 St: 806ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1016416----T:  1019021 	 St: 806c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1019021----T:  1021626 	 St: 806dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1021626----T:  1024231 	 St: 806e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1024231----T:  1026836 	 St: 806eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1026836----T:  1029441 	 St: 806e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1029441----T:  1032046 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1032046----T:  1034651 	 St: 806f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1034651----T:  1037256 	 St: 806f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1037256----T:  1039861 	 St: 806f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1039861----T:  1042466 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1042466----T:  1045071 	 St: 806d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1045071----T:  1047676 	 St: 806e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1047676----T:  1050281 	 St: 806de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1050281----T:  1052886 	 St: 806d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1052886----T:  1055491 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1055491----T:  1058096 	 St: 806f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1058096----T:  1060701 	 St: 806f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1060701----T:  1063306 	 St: 806f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1063306----T:  1065911 	 St: 806ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1065911----T:  1068516 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1068516----T:  1071121 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1071121----T:  1073726 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1073726----T:  1076331 	 St: 806d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1076331----T:  1078936 	 St: 806ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1078936----T:  1081541 	 St: 806e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1081541----T:  1084146 	 St: 806ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1084146----T:  1086751 	 St: 806fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1086751----T:  1089356 	 St: 806f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1089356----T:  1091961 	 St: 806ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1091961----T:  1094566 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1094566----T:  1097171 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1097171----T:  1099776 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1099776----T:  1102381 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102381----T:  1104986 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1104986----T:  1107591 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1107591----T:  1110196 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1110196----T:  1112801 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1112801----T:  1115406 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1115406----T:  1118011 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1118011----T:  1120616 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1120616----T:  1123221 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1123221----T:  1125826 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1125826----T:  1128431 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1128431----T:  1131036 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1131036----T:  1133641 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1133641----T:  1136246 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1136246----T:  1138851 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1138851----T:  1141456 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1141456----T:  1144061 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1144061----T:  1146666 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1146666----T:  1149271 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1149271----T:  1151876 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1151876----T:  1154481 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1154481----T:  1157086 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1157086----T:  1159691 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1159691----T:  1162296 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1162296----T:  1164901 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1164901----T:  1167506 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1167506----T:  1170111 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1170111----T:  1172716 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1172716----T:  1175321 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1175321----T:  1177926 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1177926----T:  1180531 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1180531----T:  1183136 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1183136----T:  1185741 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1185741----T:  1188346 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1188346----T:  1190951 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1190951----T:  1193556 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193556----T:  1196161 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1196161----T:  1198766 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1198766----T:  1201371 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1201371----T:  1203976 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1203976----T:  1206581 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1206581----T:  1209186 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1209186----T:  1211791 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1211791----T:  1214396 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1214396----T:  1217001 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1217001----T:  1219606 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1219606----T:  1222211 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1222211----T:  1224816 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1224816----T:  1227421 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1227421----T:  1230026 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1230026----T:  1232631 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1232631----T:  1235236 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1235236----T:  1237841 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1237841----T:  1240446 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1240446----T:  1243051 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1243051----T:  1245656 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245656----T:  1248261 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1248261----T:  1250866 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1250866----T:  1253471 	 St: 806fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1253471----T:  1256076 	 St: 806fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256076----T:  1258681 	 St: 806fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1258681----T:  1261286 	 St: 806ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1261286----T:  1263891 	 St: 80700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1263891----T:  1266496 	 St: 80701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1266496----T:  1269101 	 St: 80702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1269101----T:  1271706 	 St: 80703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1271706----T:  1274311 	 St: 80704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1274311----T:  1276916 	 St: 80705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1276916----T:  1279521 	 St: 80706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1279521----T:  1282126 	 St: 80707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1282126----T:  1284731 	 St: 80708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1284731----T:  1287336 	 St: 80709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1287336----T:  1289941 	 St: 8070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1289941----T:  1292546 	 St: 8070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1292546----T:  1295151 	 St: 8070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1295151----T:  1297756 	 St: 8070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1297756----T:  1300361 	 St: 8070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1300361----T:  1302966 	 St: 8070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302966----T:  1305571 	 St: 80710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1305571----T:  1308176 	 St: 80711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1308176----T:  1310781 	 St: 80712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1310781----T:  1313386 	 St: 80713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1313386----T:  1315991 	 St: 80714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315991----T:  1318596 	 St: 80715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1318596----T:  1321201 	 St: 80716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1321201----T:  1323806 	 St: 80717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1323806----T:  1326411 	 St: 80718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1326411----T:  1329016 	 St: 80719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1329016----T:  1331621 	 St: 8071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1331621----T:  1334226 	 St: 8071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1334226----T:  1336831 	 St: 8071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1336831----T:  1339436 	 St: 8071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1339436----T:  1342041 	 St: 8071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1342041----T:  1344646 	 St: 8071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1344646----T:  1347251 	 St: 80720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1347251----T:  1349856 	 St: 80721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1349856----T:  1352461 	 St: 80722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1352461----T:  1355066 	 St: 80723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1355066----T:  1357671 	 St: 80724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1357671----T:  1360276 	 St: 80725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1360276----T:  1362881 	 St: 80726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1362881----T:  1365486 	 St: 80727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1365486----T:  1368091 	 St: 80728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1368091----T:  1370696 	 St: 80729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1370696----T:  1373301 	 St: 8072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1373301----T:  1375906 	 St: 8072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1375906----T:  1378511 	 St: 8072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1378511----T:  1381116 	 St: 8072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1381116----T:  1383721 	 St: 8072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1383721----T:  1386326 	 St: 8072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1386326----T:  1388931 	 St: 80730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1388931----T:  1391536 	 St: 80731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1391536----T:  1394141 	 St: 80732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1394141----T:  1396746 	 St: 80733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396746----T:  1399351 	 St: 80734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1399351----T:  1401956 	 St: 80735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1401956----T:  1404561 	 St: 80736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1404561----T:  1407166 	 St: 80737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1407166----T:  1409771 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1409771----T:  1412376 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1412376----T:  1414981 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1414981----T:  1417586 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1417586----T:  1420191 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1420191----T:  1422796 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422796----T:  1425401 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1425401----T:  1428006 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1428006----T:  1430611 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1430611----T:  1433216 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1433216----T:  1435821 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435821----T:  1438426 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1438426----T:  1441031 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1441031----T:  1443636 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1443636----T:  1446241 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1446241----T:  1448846 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448846----T:  1451451 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1451451----T:  1454056 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1454056----T:  1456661 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1456661----T:  1459266 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1459266----T:  1461871 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1461871----T:  1464476 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1464476----T:  1467081 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1467081----T:  1469686 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1469686----T:  1472291 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1472291----T:  1474896 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1474896----T:  1477501 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1477501----T:  1480106 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1480106----T:  1482711 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1482711----T:  1485316 	 St: 80509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1485316----T:  1487921 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1487921----T:  1490526 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1490526----T:  1493131 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1493131----T:  1495736 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1495736----T:  1498341 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1498341----T:  1500946 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1500946----T:  1503551 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1503551----T:  1506156 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1506156----T:  1508761 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1508761----T:  1511366 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1511366----T:  1513971 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1513971----T:  1516576 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1516576----T:  1519181 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1519181----T:  1521786 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1521786----T:  1524391 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1524391----T:  1526996 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1526996----T:  1529601 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1529601----T:  1532206 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1532206----T:  1534811 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1534811----T:  1537416 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1537416----T:  1540021 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1540021----T:  1542626 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1542626----T:  1545231 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1545231----T:  1547836 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1547836----T:  1550441 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1550441----T:  1553046 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1553046----T:  1555651 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1555651----T:  1558256 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1558256----T:  1560861 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1560861----T:  1563466 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1563466----T:  1566071 	 St: 80738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1566071----T:  1568676 	 St: 80739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1568676----T:  1571281 	 St: 8073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1571281----T:  1573886 	 St: 8073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1573886----T:  1576491 	 St: 8073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1576491----T:  1579096 	 St: 8073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1579096----T:  1581701 	 St: 8073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1581701----T:  1584306 	 St: 8073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1584306----T:  1586911 	 St: 80740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1586911----T:  1589516 	 St: 80741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1589516----T:  1592121 	 St: 80742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1592121----T:  1594726 	 St: 80743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1594726----T:  1597331 	 St: 80744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1597331----T:  1599936 	 St: 80745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1599936----T:  1602541 	 St: 80746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1602541----T:  1605146 	 St: 80747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1605146----T:  1607751 	 St: 80748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1607751----T:  1610356 	 St: 80749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1610356----T:  1612961 	 St: 8074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1612961----T:  1615566 	 St: 8074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1615566----T:  1618171 	 St: 8074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1618171----T:  1620776 	 St: 8074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1620776----T:  1623381 	 St: 8074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1623381----T:  1625986 	 St: 8074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1625986----T:  1628591 	 St: 80750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1628591----T:  1631196 	 St: 80751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1631196----T:  1633801 	 St: 80752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1633801----T:  1636406 	 St: 80753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1636406----T:  1639011 	 St: 80754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1639011----T:  1641616 	 St: 80755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1641616----T:  1644221 	 St: 80756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1644221----T:  1646826 	 St: 80757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1646826----T:  1649431 	 St: 80758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1649431----T:  1652036 	 St: 80759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1652036----T:  1654641 	 St: 8075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1654641----T:  1657246 	 St: 8075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1657246----T:  1659851 	 St: 8075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1659851----T:  1662456 	 St: 8075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1662456----T:  1665061 	 St: 8075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1662846----T:  1665451 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1665061----T:  1667666 	 St: 8075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1665464----T:  1668069 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1667666----T:  1670271 	 St: 80760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1668069----T:  1670674 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1670271----T:  1672876 	 St: 80761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1670674----T:  1673279 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1672876----T:  1675481 	 St: 80762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1673279----T:  1675884 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1675481----T:  1678086 	 St: 80763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1675884----T:  1678489 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1678086----T:  1680691 	 St: 80764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1678489----T:  1681094 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1680691----T:  1683296 	 St: 80765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1681094----T:  1683699 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1683296----T:  1685901 	 St: 80766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1683699----T:  1686304 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1685901----T:  1688506 	 St: 80767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1686304----T:  1688909 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1688506----T:  1691111 	 St: 80768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1688909----T:  1691514 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1691111----T:  1693716 	 St: 80769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1691514----T:  1694119 	 St: 806d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1693716----T:  1696321 	 St: 8076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1694119----T:  1696724 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1696321----T:  1698926 	 St: 8076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1696724----T:  1699329 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1698926----T:  1701531 	 St: 8076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1699329----T:  1701934 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1701531----T:  1704136 	 St: 8076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1701934----T:  1704539 	 St: 806d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1704136----T:  1706741 	 St: 8076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1704539----T:  1707144 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1706741----T:  1709346 	 St: 8076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1707144----T:  1709749 	 St: 806da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1709346----T:  1711951 	 St: 80770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1709749----T:  1712354 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1711951----T:  1714556 	 St: 80771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1712354----T:  1714959 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1714556----T:  1717161 	 St: 80772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1714959----T:  1717564 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1717161----T:  1719766 	 St: 80773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1717564----T:  1720169 	 St: 806db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1719766----T:  1722371 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1720169----T:  1722774 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1722371----T:  1724976 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1723930----T:  1726535 	 St: 806e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1724976----T:  1727581 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726535----T:  1729140 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1727581----T:  1730186 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1729140----T:  1731745 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1730186----T:  1732791 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731745----T:  1734350 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1732791----T:  1735396 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734350----T:  1736955 	 St: 806d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1735396----T:  1738001 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1736955----T:  1739560 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1738001----T:  1740606 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739560----T:  1742165 	 St: 806e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1740606----T:  1743211 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1742165----T:  1744770 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1743211----T:  1745816 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1745816----T:  1748421 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1748421----T:  1751026 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1751026----T:  1753631 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1753631----T:  1756236 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1756236----T:  1758841 	 St: 80536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1758841----T:  1761446 	 St: 80537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1761446----T:  1764051 	 St: 80538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1764051----T:  1766656 	 St: 80539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1766656----T:  1769261 	 St: 8053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1769261----T:  1771866 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1771866----T:  1774471 	 St: 8053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1774471----T:  1777076 	 St: 8053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1777076----T:  1779681 	 St: 8053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1779681----T:  1782286 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1782286----T:  1784891 	 St: 80540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1784891----T:  1787496 	 St: 80541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786249----T:  1788854 	 St: 806c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1787496----T:  1790101 	 St: 80542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1790101----T:  1792706 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1792706----T:  1795311 	 St: 80544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1795311----T:  1797916 	 St: 80545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1797916----T:  1800521 	 St: 80546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1800521----T:  1803126 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1803126----T:  1805731 	 St: 80548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1805731----T:  1808336 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1808336----T:  1810941 	 St: 8054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1810941----T:  1813546 	 St: 8054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1813546----T:  1816151 	 St: 8054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1816151----T:  1818756 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1818756----T:  1821361 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1821361----T:  1823966 	 St: 8054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1823966----T:  1826571 	 St: 80550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1826571----T:  1829176 	 St: 80551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1829176----T:  1831781 	 St: 80552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830535----T:  1833140 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1831781----T:  1834386 	 St: 80553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1834386----T:  1836991 	 St: 80554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836991----T:  1839596 	 St: 80555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1839596----T:  1842201 	 St: 80556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1842201----T:  1844806 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1844806----T:  1847411 	 St: 80558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1847411----T:  1850016 	 St: 80559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1850016----T:  1852621 	 St: 8055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1852621----T:  1855226 	 St: 8055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1855226----T:  1857831 	 St: 8055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1857831----T:  1860436 	 St: 8055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1860436----T:  1863041 	 St: 8055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1863041----T:  1865646 	 St: 8055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1865646----T:  1868251 	 St: 80560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1868251----T:  1870856 	 St: 80561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1870856----T:  1873461 	 St: 80562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1873461----T:  1876066 	 St: 80563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1874835----T:  1877440 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1876066----T:  1878671 	 St: 80774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1878671----T:  1881276 	 St: 80775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1879074----T:  1881679 	 St: 806dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1881276----T:  1883881 	 St: 80776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1881679----T:  1884284 	 St: 806dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1883881----T:  1886486 	 St: 80777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1884284----T:  1886889 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1886486----T:  1889091 	 St: 80778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1886889----T:  1889494 	 St: 806e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1889091----T:  1891696 	 St: 80779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1889494----T:  1892099 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1891696----T:  1894301 	 St: 8077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1892099----T:  1894704 	 St: 806ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1894301----T:  1896906 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1894704----T:  1897309 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1896906----T:  1899511 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1897309----T:  1899914 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1899511----T:  1902116 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1899914----T:  1902519 	 St: 806e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1902116----T:  1904721 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1902519----T:  1905124 	 St: 806e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1904721----T:  1907326 	 St: 80564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1905124----T:  1907729 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1907326----T:  1909931 	 St: 80565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1907729----T:  1910334 	 St: 806d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1909931----T:  1912536 	 St: 80566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1910334----T:  1912939 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1912536----T:  1915141 	 St: 80567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1912939----T:  1915544 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1915141----T:  1917746 	 St: 80568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1915544----T:  1918149 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1917746----T:  1920351 	 St: 80569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1918149----T:  1920754 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1920351----T:  1922956 	 St: 8056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1920754----T:  1923359 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1922956----T:  1925561 	 St: 8077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923359----T:  1925964 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1925561----T:  1928166 	 St: 80780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1925964----T:  1928569 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1928166----T:  1930771 	 St: 8077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928569----T:  1931174 	 St: 806d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1930771----T:  1933376 	 St: 80782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931174----T:  1933779 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1933376----T:  1935981 	 St: 80783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1933779----T:  1936384 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1935981----T:  1938586 	 St: 80784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936384----T:  1938989 	 St: 806e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1938586----T:  1941191 	 St: 8078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1938989----T:  1941594 	 St: 806e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1941191----T:  1943796 	 St: 80781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941594----T:  1944199 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1943796----T:  1946401 	 St: 8077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944199----T:  1946804 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1946401----T:  1949006 	 St: 80789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1946804----T:  1949409 	 St: 806df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1949006----T:  1951611 	 St: 8077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949409----T:  1952014 	 St: 806de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1951611----T:  1954216 	 St: 80788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952014----T:  1954619 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1954216----T:  1956821 	 St: 8077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954619----T:  1957224 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1956821----T:  1959426 	 St: 80785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957224----T:  1959829 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1959426----T:  1962031 	 St: 80786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1959829----T:  1962434 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1962031----T:  1964636 	 St: 80787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962434----T:  1965039 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1964636----T:  1967241 	 St: 8078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965039----T:  1967644 	 St: 806d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1967241----T:  1969846 	 St: 8078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967644----T:  1970249 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1969846----T:  1972451 	 St: 80792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970249----T:  1972854 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1972451----T:  1975056 	 St: 8078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1972854----T:  1975459 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1975056----T:  1977661 	 St: 8078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975459----T:  1978064 	 St: 806c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1977661----T:  1980266 	 St: 80799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978064----T:  1980669 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1980266----T:  1982871 	 St: 80790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1980669----T:  1983274 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1982871----T:  1985476 	 St: 80793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983274----T:  1985879 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1985476----T:  1988081 	 St: 80791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1985879----T:  1988484 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1988081----T:  1990686 	 St: 8078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988484----T:  1991089 	 St: 806f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1990686----T:  1993291 	 St: 80795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991089----T:  1993694 	 St: 806f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1993291----T:  1995896 	 St: 8079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1993694----T:  1996299 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1995896----T:  1998501 	 St: 8079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996299----T:  1998904 	 St: 806eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1998501----T:  2001106 	 St: 80794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1998904----T:  2001509 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2001106----T:  2003711 	 St: 80796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001509----T:  2004114 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2003711----T:  2006316 	 St: 80798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004114----T:  2006719 	 St: 806f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2006316----T:  2008921 	 St: 80797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2006719----T:  2009324 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2008921----T:  2011526 	 St: 8079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009324----T:  2011929 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2011526----T:  2014131 	 St: 8079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2011929----T:  2014534 	 St: 806f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2014131----T:  2016736 	 St: 807a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014534----T:  2017139 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2016736----T:  2019341 	 St: 807a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017139----T:  2019744 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2019341----T:  2021946 	 St: 807a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2019744----T:  2022349 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2021946----T:  2024551 	 St: 807a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022349----T:  2024954 	 St: 806d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2024551----T:  2027156 	 St: 807aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2024954----T:  2027559 	 St: 806d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2027156----T:  2029761 	 St: 807a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027559----T:  2030164 	 St: 806d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2029761----T:  2032366 	 St: 807a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030164----T:  2032769 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2032366----T:  2034971 	 St: 8079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2032769----T:  2035374 	 St: 806ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2034971----T:  2037576 	 St: 8079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035374----T:  2037979 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2037576----T:  2040181 	 St: 807ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2037979----T:  2040584 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2040181----T:  2042786 	 St: 807a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040584----T:  2043189 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2042786----T:  2045391 	 St: 807a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043189----T:  2045794 	 St: 806e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2045391----T:  2047996 	 St: 807ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045794----T:  2048399 	 St: 806e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2047996----T:  2050601 	 St: 807a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048399----T:  2051004 	 St: 806e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2050601----T:  2053206 	 St: 807a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051004----T:  2053609 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2053206----T:  2055811 	 St: 807ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053609----T:  2056214 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2055811----T:  2058416 	 St: 807af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056214----T:  2058819 	 St: 806ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2058416----T:  2061021 	 St: 807ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2058819----T:  2061424 	 St: 806ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2061021----T:  2063626 	 St: 807b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061424----T:  2064029 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2063626----T:  2066231 	 St: 807b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2064029----T:  2066634 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2066231----T:  2068836 	 St: 807b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066634----T:  2069239 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2068836----T:  2071441 	 St: 807b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2069239----T:  2071844 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2071441----T:  2074046 	 St: 807b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2071844----T:  2074449 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2074046----T:  2076651 	 St: 807b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2074449----T:  2077054 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2076651----T:  2079256 	 St: 807b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2077054----T:  2079659 	 St: 806f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2079256----T:  2081861 	 St: 8056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2079659----T:  2082264 	 St: 806ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2081861----T:  2084466 	 St: 80570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2082264----T:  2084869 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2084466----T:  2087071 	 St: 8056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2084869----T:  2087474 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2087071----T:  2089676 	 St: 80572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087474----T:  2090079 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2089676----T:  2092281 	 St: 80573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2090079----T:  2092684 	 St: 806f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2092281----T:  2094886 	 St: 80574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2092684----T:  2095289 	 St: 806f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2094886----T:  2097491 	 St: 8057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2095289----T:  2097894 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2097491----T:  2100096 	 St: 80571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2097894----T:  2100499 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2100096----T:  2102701 	 St: 8056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2100499----T:  2103104 	 St: 806fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2102701----T:  2105306 	 St: 80579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2103104----T:  2105709 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2105306----T:  2107911 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2105709----T:  2108314 	 St: 806fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2107911----T:  2110516 	 St: 80578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2108314----T:  2110919 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2110516----T:  2113121 	 St: 8056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2110919----T:  2113524 	 St: 806fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2113121----T:  2115726 	 St: 80575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2113524----T:  2116129 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2115726----T:  2118331 	 St: 80576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2116129----T:  2118734 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2118331----T:  2120936 	 St: 80577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2118734----T:  2121339 	 St: 806fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2120936----T:  2123541 	 St: 8057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2121339----T:  2123944 	 St: 806ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2123541----T:  2126146 	 St: 8057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123944----T:  2126549 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2126146----T:  2128751 	 St: 80582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2126549----T:  2129154 	 St: 80700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2128751----T:  2131356 	 St: 8057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2129154----T:  2131759 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2131356----T:  2133961 	 St: 8057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131759----T:  2134364 	 St: 80701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2133961----T:  2136566 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2134364----T:  2136969 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2136566----T:  2139171 	 St: 80580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136969----T:  2139574 	 St: 80702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2139171----T:  2141776 	 St: 80583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139574----T:  2142179 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2141776----T:  2144381 	 St: 80581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2142179----T:  2144784 	 St: 80703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2144381----T:  2146986 	 St: 8057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2144784----T:  2147389 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2146986----T:  2149591 	 St: 80585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2147389----T:  2149994 	 St: 80704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2149591----T:  2152196 	 St: 8058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2149994----T:  2152599 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2152196----T:  2154801 	 St: 8058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152599----T:  2155204 	 St: 80705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2154801----T:  2157406 	 St: 80584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2155204----T:  2157809 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2157406----T:  2160011 	 St: 80586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2157809----T:  2160414 	 St: 80706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2160011----T:  2162616 	 St: 80588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2160414----T:  2163019 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2162616----T:  2165221 	 St: 80587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2163019----T:  2165624 	 St: 80707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2165221----T:  2167826 	 St: 8058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2165624----T:  2168229 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2167826----T:  2170431 	 St: 8058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2168229----T:  2170834 	 St: 80708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2170431----T:  2173036 	 St: 80593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2170834----T:  2173439 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2173036----T:  2175641 	 St: 80595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2173439----T:  2176044 	 St: 80709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2175641----T:  2178246 	 St: 80596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2176044----T:  2178649 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2178246----T:  2180851 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2178649----T:  2181254 	 St: 8070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2180851----T:  2183456 	 St: 8059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2181254----T:  2183859 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2183456----T:  2186061 	 St: 80591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2183859----T:  2186464 	 St: 8070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2186061----T:  2188666 	 St: 80590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2186464----T:  2189069 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2188666----T:  2191271 	 St: 8058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2189069----T:  2191674 	 St: 8070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2191271----T:  2193876 	 St: 8058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2191674----T:  2194279 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2193876----T:  2196481 	 St: 8059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2194279----T:  2196884 	 St: 8070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2196481----T:  2199086 	 St: 80592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2196884----T:  2199489 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2199086----T:  2201691 	 St: 80594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2199489----T:  2202094 	 St: 8070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2201691----T:  2204296 	 St: 8059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2202094----T:  2204699 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2204296----T:  2206901 	 St: 80599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2204699----T:  2207304 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2206901----T:  2209506 	 St: 80598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2207304----T:  2209909 	 St: 8070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2209506----T:  2212111 	 St: 8059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2209909----T:  2212514 	 St: 80710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2212111----T:  2214716 	 St: 8059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2212514----T:  2215119 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2214716----T:  2217321 	 St: 8059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2215119----T:  2217724 	 St: 80711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2217321----T:  2219926 	 St: 805a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2217724----T:  2220329 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2219926----T:  2222531 	 St: 805a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2220329----T:  2222934 	 St: 80712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2222531----T:  2225136 	 St: 805a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2222934----T:  2225539 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2225136----T:  2227741 	 St: 805a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2225539----T:  2228144 	 St: 80713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2227741----T:  2230346 	 St: 805a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2230346----T:  2232951 	 St: 805a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232951----T:  2235556 	 St: 805a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2235556----T:  2238161 	 St: 807b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2238161----T:  2240766 	 St: 807b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2238563----T:  2241168 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2240766----T:  2243371 	 St: 807b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2243371----T:  2245976 	 St: 807ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2243761----T:  2246366 	 St: 80714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2245976----T:  2248581 	 St: 807bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2246366----T:  2248971 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2248581----T:  2251186 	 St: 807bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2248971----T:  2251576 	 St: 80715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2251186----T:  2253791 	 St: 807bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2251576----T:  2254181 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2253791----T:  2256396 	 St: 807be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2254182----T:  2256787 	 St: 80716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2256396----T:  2259001 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2256787----T:  2259392 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2259001----T:  2261606 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2259392----T:  2261997 	 St: 80717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2261606----T:  2264211 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2261997----T:  2264602 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2264211----T:  2266816 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2264602----T:  2267207 	 St: 80718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2266816----T:  2269421 	 St: 805a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2267207----T:  2269812 	 St: 80509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2269421----T:  2272026 	 St: 805a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2269812----T:  2272417 	 St: 80719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2272026----T:  2274631 	 St: 805aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2272417----T:  2275022 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2274631----T:  2277236 	 St: 805ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2275022----T:  2277627 	 St: 8071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2277236----T:  2279841 	 St: 805ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2277627----T:  2280232 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2279841----T:  2282446 	 St: 805ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2280232----T:  2282837 	 St: 8071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2282446----T:  2285051 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2282837----T:  2285442 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2285051----T:  2287656 	 St: 807c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2285442----T:  2288047 	 St: 8071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2287656----T:  2290261 	 St: 807c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2288047----T:  2290652 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2290261----T:  2292866 	 St: 807c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2290652----T:  2293257 	 St: 8071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2292866----T:  2295471 	 St: 807cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2293257----T:  2295862 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2295471----T:  2298076 	 St: 807cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2295862----T:  2298467 	 St: 8071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2298076----T:  2300681 	 St: 807c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2298467----T:  2301072 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2300681----T:  2303286 	 St: 807cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2301072----T:  2303677 	 St: 8071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2303286----T:  2305891 	 St: 807c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2303677----T:  2306282 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2305891----T:  2308496 	 St: 807c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2306282----T:  2308887 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2308496----T:  2311101 	 St: 807c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2308887----T:  2311492 	 St: 80720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2311101----T:  2313706 	 St: 807c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2311492----T:  2314097 	 St: 80721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2313706----T:  2316311 	 St: 807bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2314097----T:  2316702 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2316311----T:  2318916 	 St: 807c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2316702----T:  2319307 	 St: 80722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2318916----T:  2321521 	 St: 807cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2319307----T:  2321912 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2321521----T:  2324126 	 St: 807c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2321912----T:  2324517 	 St: 80723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2324126----T:  2326731 	 St: 807ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2324517----T:  2327122 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2326731----T:  2329336 	 St: 807ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2327122----T:  2329727 	 St: 80724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2329336----T:  2331941 	 St: 807d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2329727----T:  2332332 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2331941----T:  2334546 	 St: 807d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2332332----T:  2334937 	 St: 80725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2334546----T:  2337151 	 St: 807d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2334937----T:  2337542 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2337151----T:  2339756 	 St: 807d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2337542----T:  2340147 	 St: 80726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2339756----T:  2342361 	 St: 807d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2340147----T:  2342752 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2342361----T:  2344966 	 St: 807d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2342752----T:  2345357 	 St: 80727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2344966----T:  2347571 	 St: 807d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2345357----T:  2347962 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2347571----T:  2350176 	 St: 807d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2347962----T:  2350567 	 St: 80728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2350176----T:  2352781 	 St: 807dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2350567----T:  2353172 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2352781----T:  2355386 	 St: 807d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353172----T:  2355777 	 St: 80729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2355386----T:  2357991 	 St: 807e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2355777----T:  2358382 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2357991----T:  2360596 	 St: 807da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358382----T:  2360987 	 St: 8072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2360596----T:  2363201 	 St: 807d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2360987----T:  2363592 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2363201----T:  2365806 	 St: 807db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2363592----T:  2366197 	 St: 8072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2365806----T:  2368411 	 St: 807df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366197----T:  2368802 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2368411----T:  2371016 	 St: 807de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2368802----T:  2371407 	 St: 8072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2371016----T:  2373621 	 St: 807dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371407----T:  2374012 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2373621----T:  2376226 	 St: 807e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2374012----T:  2376617 	 St: 8072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2376226----T:  2378831 	 St: 807e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2376617----T:  2379222 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2378831----T:  2381436 	 St: 807e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379222----T:  2381827 	 St: 8072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2381436----T:  2384041 	 St: 807e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2381827----T:  2384432 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2384041----T:  2386646 	 St: 807e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384432----T:  2387037 	 St: 8072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2386646----T:  2389251 	 St: 807e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2387037----T:  2389642 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2389251----T:  2391856 	 St: 807e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2389642----T:  2392247 	 St: 80730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2391856----T:  2394461 	 St: 807e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392247----T:  2394852 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2394461----T:  2397066 	 St: 807ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2394852----T:  2397457 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2397066----T:  2399671 	 St: 807e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397457----T:  2400062 	 St: 80731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2399671----T:  2402276 	 St: 805b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2400062----T:  2402667 	 St: 80732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2402276----T:  2404881 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402667----T:  2405272 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2404881----T:  2407486 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405272----T:  2407877 	 St: 80733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2407486----T:  2410091 	 St: 805bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2407877----T:  2410482 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2410091----T:  2412696 	 St: 805bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410482----T:  2413087 	 St: 80734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2412696----T:  2415301 	 St: 805b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2413087----T:  2415692 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2415301----T:  2417906 	 St: 805bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415692----T:  2418297 	 St: 80735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2417906----T:  2420511 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418297----T:  2420902 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2420511----T:  2423116 	 St: 805b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420902----T:  2423507 	 St: 80736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2423116----T:  2425721 	 St: 805b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423507----T:  2426112 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2425721----T:  2428326 	 St: 805b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2426112----T:  2428717 	 St: 80737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2428326----T:  2430931 	 St: 805af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428717----T:  2431322 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2430931----T:  2433536 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431322----T:  2433927 	 St: 80738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2433536----T:  2436141 	 St: 805bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433927----T:  2436532 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2436141----T:  2438746 	 St: 805b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436532----T:  2439137 	 St: 80739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2438746----T:  2441351 	 St: 805ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439137----T:  2441742 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2441351----T:  2443956 	 St: 805be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2441742----T:  2444347 	 St: 8073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2443956----T:  2446561 	 St: 805c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444347----T:  2446952 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2446561----T:  2449166 	 St: 805c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446952----T:  2449557 	 St: 8073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2449166----T:  2451771 	 St: 805c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449557----T:  2452162 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2451771----T:  2454376 	 St: 805c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452162----T:  2454767 	 St: 8073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2454376----T:  2456981 	 St: 805c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2454767----T:  2457372 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2456981----T:  2459586 	 St: 805c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457372----T:  2459977 	 St: 8073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2459586----T:  2462191 	 St: 805c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2459977----T:  2462582 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2462191----T:  2464796 	 St: 805c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462582----T:  2465187 	 St: 8073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2464796----T:  2467401 	 St: 805cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465187----T:  2467792 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2467401----T:  2470006 	 St: 805c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2467792----T:  2470397 	 St: 8073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2470006----T:  2472611 	 St: 805d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470397----T:  2473002 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2472611----T:  2475216 	 St: 805ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2473002----T:  2475607 	 St: 80740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2475216----T:  2477821 	 St: 805c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475607----T:  2478212 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2477821----T:  2480426 	 St: 805cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478212----T:  2480817 	 St: 80741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2480426----T:  2483031 	 St: 805cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2480817----T:  2483422 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2483031----T:  2485636 	 St: 805ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485636----T:  2488241 	 St: 805cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488241----T:  2490846 	 St: 805d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490846----T:  2493451 	 St: 805d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2493451----T:  2496056 	 St: 805d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496056----T:  2498661 	 St: 805d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498661----T:  2501266 	 St: 805d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501266----T:  2503871 	 St: 805d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503871----T:  2506476 	 St: 805d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506476----T:  2509081 	 St: 805d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509081----T:  2511686 	 St: 805da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511686----T:  2514291 	 St: 805d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515309----T:  2517914 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2515309----T:  2523549 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2526154----T:  2528759 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2526154----T:  2534394 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2536999----T:  2539604 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2536999----T:  2552694 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2555299----T:  2557904 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2555299----T:  2586022 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2588627----T:  2591232 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2588627----T:  2649463 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2652068----T:  2654673 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2652068----T:  2690787 	 St: 0 Sz: 327680 	 Sm: 0 	 T: device_sync(26.143822)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1902333(cycle), 1284.492188(us)
Tot_kernel_exec_time_and_fault_time: 43022298(cycle), 29049.490234(us)
Tot_memcpy_h2d_time: 1876207(cycle), 1266.851440(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1876207(cycle), 1266.851440(us)
Tot_devicesync_time: 346759(cycle), 234.138412(us)
Tot_writeback_time: 679905(cycle), 459.085083(us)
Tot_memcpy_d2h_sync_wb_time: 1026664(cycle), 693.223511(us)
GPGPU-Sim: *** exit detected ***
