Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 10 15:38:28 2022
| Host         : RICOLAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (175)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U1/q_reg[18]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (175)
--------------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.625        0.000                      0                   19        0.092        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.625        0.000                      0                   19        0.092        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.423ns (43.515%)  route 1.847ns (56.485%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.130 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.219 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.449 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.449    U1/q_reg[16]_i_1_n_6
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y102        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.374ns (42.656%)  route 1.847ns (57.344%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.130 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.219 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.400 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.400    U1/q_reg[16]_i_1_n_5
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y102        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 1.352ns (42.262%)  route 1.847ns (57.738%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.130 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.219 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.378 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.378    U1/q_reg[16]_i_1_n_7
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y102        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.338ns (42.008%)  route 1.847ns (57.992%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.130 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.364 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.364    U1/q_reg[12]_i_1_n_4
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y101        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.334ns (41.935%)  route 1.847ns (58.065%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.130 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.360 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.360    U1/q_reg[12]_i_1_n_6
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y101        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.285ns (41.026%)  route 1.847ns (58.974%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.130 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.311 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.311    U1/q_reg[12]_i_1_n_5
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y101        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.263ns (40.609%)  route 1.847ns (59.391%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.130 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.289 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.289    U1/q_reg[12]_i_1_n_7
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y101        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.249ns (40.341%)  route 1.847ns (59.659%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.275 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.275    U1/q_reg[8]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.245ns (40.264%)  route 1.847ns (59.736%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.271 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.271    U1/q_reg[8]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 1.196ns (39.302%)  route 1.847ns (60.698%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.247     4.179    U1/mclk
    SLICE_X51Y98         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.341     4.520 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.512     5.031    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.107 r  clk25_BUFG_inst/O
                         net (fo=63, routed)          1.335     6.442    U1/S[0]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.951 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.040 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.041    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.222 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.222    U1/q_reg[8]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.122    13.900    U1/mclk
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.153    14.053    
                         clock uncertainty           -0.035    14.018    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.056    14.074    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  6.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.355ns (76.981%)  route 0.106ns (23.019%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.946 r  U1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    U1/q_reg[8]_i_1_n_7
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[8]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.366ns (77.518%)  route 0.106ns (22.482%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.957 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    U1/q_reg[8]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.391ns (78.648%)  route 0.106ns (21.352%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.982 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.982    U1/q_reg[8]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.391ns (78.648%)  route 0.106ns (21.352%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.982 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    U1/q_reg[8]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y100        FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.394ns (78.776%)  route 0.106ns (21.224%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    U1/q_reg[12]_i_1_n_7
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.405ns (79.233%)  route 0.106ns (20.767%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    U1/q_reg[12]_i_1_n_5
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.430ns (80.201%)  route 0.106ns (19.799%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.021 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    U1/q_reg[12]_i_1_n_6
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.430ns (80.201%)  route 0.106ns (19.799%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.021 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    U1/q_reg[12]_i_1_n_4
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y101        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.433ns (80.312%)  route 0.106ns (19.688%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    U1/q_reg[16]_i_1_n_7
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.444ns (80.705%)  route 0.106ns (19.295%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    U1/mclk
    SLICE_X51Y99         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.105     1.732    U1/q_reg_n_0_[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.035 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    U1/q_reg[16]_i_1_n_5
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.995    U1/mclk
    SLICE_X51Y102        FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98    U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y100   U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y100   U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y101   U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y101   U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y101   U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y101   U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y102   U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y102   U1/q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    U1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100   U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100   U1/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100   U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100   U1/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y101   U1/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y101   U1/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y101   U1/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y101   U1/q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y101   U1/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    U1/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    U1/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    U1/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    U1/q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    U1/q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    U1/q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    U1/q_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100   U1/q_reg[10]/C



