
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Imported 229 cell types from liberty file.
[INFO] Using SDC file '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v' to AST representation.
Storing AST representation for module `$abstract\tonegen'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tt_um_felixfeierabend'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tt_um_felixfeierabend'.
Generating RTLIL representation for module `\tt_um_felixfeierabend'.

4.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
Generating RTLIL representation for module `\signal_generator'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_scale'.
Generating RTLIL representation for module `\clock_scale'.
Note: Assuming pure combinatorial block at /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

4.4. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \clock_scale

4.5. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \clock_scale
Removing unused module `$abstract\tt_um_felixfeierabend'.
Removing unused module `$abstract\clock_scale'.
Removing unused module `$abstract\signal_generator'.
Removing unused module `$abstract\tonegen'.
Removed 4 unused modules.
Renaming module tt_um_felixfeierabend to tt_um_felixfeierabend.

5. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/06-yosys-synthesis/hierarchy.dot'.
Dumping module tt_um_felixfeierabend to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \clock_scale

6.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \clock_scale
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38$2 in module signal_generator.
Marked 2 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8 in module clock_scale.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$6 in module clock_scale.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 8 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$4'.
  Set init value: \volA = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$3'.
  Set init value: \periodA = 12'000011001000
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$14'.
  Set init value: \clk_val = 1'0
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
  Set init value: \next_counter = 12'000000000001
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
  Set init value: \counter = 12'000000000000

11. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38$2'.

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~5 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$4'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$3'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38$2'.
     1/2: $1\volA[3:0]
     2/2: $1\periodA[11:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$14'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8'.
     1/2: $0\next_counter[11:0]
     2/2: $0\clk_val[0:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$6'.
     1/2: $0\clk_out[0:0]
     2/2: $0\counter[11:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\enableA' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
No latch inferred for signal `\clock_scale.\next_counter' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8'.
Removing init bit 1'1 for non-memory siginal `\clock_scale.\next_counter [0]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [1]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [2]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [3]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [4]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [5]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [6]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [7]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [8]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [9]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [10]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [11]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Latch inferred for signal `\clock_scale.\clk_val' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8': $auto$proc_dlatch.cc:432:proc_dlatch$59

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\signal_generator.\periodA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38$2'.
  created $adff cell `$procdff$62' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\volA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38$2'.
  created $adff cell `$procdff$65' with positive edge clock and positive level reset.
Creating register for signal `\clock_scale.\clk_out' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$6'.
  created $dff cell `$procdff$66' with positive edge clock.
Creating register for signal `\clock_scale.\counter' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$6'.
  created $dff cell `$procdff$67' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$4'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$3'.
Found and cleaned up 2 empty switches in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38$2'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38$2'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$14'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
Found and cleaned up 2 empty switches in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8'.
Found and cleaned up 1 empty switch in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$6'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12$6'.
Cleaned up 5 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Checking module signal_generator...
Checking module clock_scale...
Warning: found logic loop in module clock_scale:
    cell $not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27$10 ($not) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27.28-27.36
      A[0] --> Y[0]
    cell $procmux$27 ($mux) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.13-30.16
      A[0] --> Y[0]
      B[0] --> Y[0]
    cell $procmux$29 ($mux) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.13-24.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.9-33.12
      A[0] --> Y[0]
      B[0] --> Y[0]
    cell $auto$proc_dlatch.cc:432:proc_dlatch$59 ($dlatch) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8
      D[0] --> Q[0]
    wire \clk_val source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.9-10.16
Found and reported 1 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
Optimizing module signal_generator.
<suppressed ~3 debug messages>
Optimizing module clock_scale.
<suppressed ~11 debug messages>

20. Executing FLATTEN pass (flatten design).
Deleting now unused module signal_generator.
Deleting now unused module clock_scale.
<suppressed ~3 debug messages>

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~11 debug messages>

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 5 unused cells and 68 unused wires.
<suppressed ~10 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

24. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

28. Executing OPT_DFF pass (perform DFF optimizations).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

31. Executing FSM pass (extract and optimize FSM).

31.1. Executing FSM_DETECT pass (finding FSMs in design).

31.2. Executing FSM_EXTRACT pass (extracting FSM from design).

31.3. Executing FSM_OPT pass (simple optimizations of FSMs).

31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

31.5. Executing FSM_OPT pass (simple optimizations of FSMs).

31.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

31.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

31.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

37. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\signal_gen.\tonegenA.$procdff$67 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11_Y [11:0], Q = \signal_gen.tonegenA.counter, rval = 12'000000000000).
Adding SRST signal on $flatten\signal_gen.\tonegenA.$procdff$66 ($dff) from module tt_um_felixfeierabend (D = \signal_gen.tonegenA.clk_val, Q = \signal_gen.tonegenA.clk_out, rval = 1'0).
Adding EN signal on $flatten\signal_gen.$procdff$62 ($adff) from module tt_um_felixfeierabend (D = \ui_in [7:3], Q = \signal_gen.periodA [4:0]).
Adding EN signal on $flatten\signal_gen.$procdff$62 ($adff) from module tt_um_felixfeierabend (D = \signal_gen.periodA [11:5], Q = \signal_gen.periodA [11:5]).
Handling D = Q on $auto$ff.cc:266:slice$78 ($adffe) from module tt_um_felixfeierabend (removing D path).
Adding SRST signal on $flatten\clk_scaler.$procdff$67 ($dff) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11_Y [11:0], Q = \clk_scaler.counter, rval = 12'000000000000).
Adding SRST signal on $flatten\clk_scaler.$procdff$66 ($dff) from module tt_um_felixfeierabend (D = \clk_scaler.clk_val, Q = \clk_scaler.clk_out, rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$78 ($dlatch) from module tt_um_felixfeierabend.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$78 ($dlatch) from module tt_um_felixfeierabend.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$78 ($dlatch) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$78 ($dlatch) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$78 ($dlatch) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$78 ($dlatch) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$78 ($dlatch) from module tt_um_felixfeierabend.

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 11 unused cells and 11 unused wires.
<suppressed ~14 debug messages>

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

40. Rerunning OPT passes. (Maybe there is more to do…)

41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

44. Executing OPT_DFF pass (perform DFF optimizations).

45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

47. Rerunning OPT passes. (Maybe there is more to do…)

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

54. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11 ($add).
Removed top 20 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11 ($add).
Removed top 6 bits (of 12) from port B of cell tt_um_felixfeierabend.$flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9 ($ge).
Removed top 4 bits (of 12) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9 ($ge).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11 ($add).
Removed top 20 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11 ($add).
Removed top 20 bits (of 32) from wire tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11_Y.
Removed top 20 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11_Y.

55. Executing PEEPOPT pass (run peephole optimizers).

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

57. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tt_um_felixfeierabend:
  creating $macc model for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11 ($add).
  creating $macc model for $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11 ($add).
  creating $alu model for $macc $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11.
  creating $alu model for $macc $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11.
  creating $alu model for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9 ($ge): new $alu
  creating $alu cell for $flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9: $auto$alumacc.cc:495:replace_alu$95
  creating $alu cell for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9: $auto$alumacc.cc:495:replace_alu$108
  creating $alu cell for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11: $auto$alumacc.cc:495:replace_alu$121
  creating $alu cell for $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11: $auto$alumacc.cc:495:replace_alu$124
  created 4 $alu and 0 $macc cells.

58. Executing SHARE pass (SAT-based resource sharing).

59. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$89: { $auto$rtlil.cc:2959:Not$118 $auto$rtlil.cc:2959:Not$85 $auto$rtlil.cc:2959:Not$87 $auto$rtlil.cc:2962:ReduceAnd$114 }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$73: { $auto$rtlil.cc:2962:ReduceAnd$101 $auto$rtlil.cc:2959:Not$105 \rst_n }
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 2 changes.

63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

64. Executing OPT_DFF pass (perform DFF optimizations).

65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

66. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

67. Rerunning OPT passes. (Maybe there is more to do…)

68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

71. Executing OPT_DFF pass (perform DFF optimizations).

72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

73. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

74. Executing MEMORY pass.

74.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

74.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

74.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

74.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

74.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

74.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

74.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

74.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

74.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

74.10. Executing MEMORY_COLLECT pass (generating $mem cells).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~1 debug messages>

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

80. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

81. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

86. Executing OPT_SHARE pass.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

90. Executing TECHMAP pass (map to technology primitives).

90.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

90.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $or.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$a0e100ff180a74c7f306c1b94734a8ec46e8ca57\_90_alu for cells of type $alu.
Using template $paramod$d3e499519851dde9078ab579ebdae65be5ccdc33\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
No more expansions possible.
<suppressed ~602 debug messages>

91. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~222 debug messages>

92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

93. Executing OPT_DFF pass (perform DFF optimizations).

94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 59 unused cells and 210 unused wires.
<suppressed ~60 debug messages>

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

97. Executing OPT_DFF pass (perform DFF optimizations).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

99. Executing ABC pass (technology mapping using ABC).

99.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `<abc-temp-dir>/input.blif'..
Extracted 168 gates and 205 wires to a netlist network with 37 inputs and 31 outputs.

99.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

99.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       16
ABC RESULTS:            ANDNOT cells:       33
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:       10
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:       26
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       23
ABC RESULTS:        internal signals:      137
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       31
Removing temp directory.

100. Executing OPT pass (performing simple optimizations).

100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

100.3. Executing OPT_DFF pass (perform DFF optimizations).

100.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 141 unused wires.
<suppressed ~1 debug messages>

100.5. Finished fast OPT passes.

101. Executing HIERARCHY pass (managing design hierarchy).

101.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

101.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Removed 0 unused modules.

102. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.

103. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
      145 wires
      297 wire bits
       32 public wires
      140 public wire bits
        8 ports
       43 port bits
      169 cells
       33   $_ANDNOT_
       16   $_AND_
        4   $_DFFE_PN0P_
        1   $_DFFE_PN1P_
        1   $_DLATCH_N_
        1   $_DLATCH_P_
       11   $_NAND_
        9   $_NOR_
        5   $_NOT_
        6   $_ORNOT_
       26   $_OR_
        1   $_SDFF_PN0_
       25   $_SDFF_PP0_
        4   $_XNOR_
       23   $_XOR_
        3   $scopeinfo

104. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module tt_um_felixfeierabend to page 1.

105. Executing OPT pass (performing simple optimizations).

105.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

105.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

105.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

105.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

105.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

105.6. Executing OPT_DFF pass (perform DFF optimizations).

105.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

105.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

105.9. Finished OPT passes. (There is nothing left to do.)

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 3 unused cells and 17 unused wires.
<suppressed ~20 debug messages>
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/tmp/cc5d1d35c55944379cfac98419fc12be.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         128,
         "num_wire_bits":     240,
         "num_pub_wires":     15,
         "num_pub_wire_bits": 83,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         166,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 33,
            "$_AND_": 16,
            "$_DFFE_PN0P_": 4,
            "$_DFFE_PN1P_": 1,
            "$_DLATCH_N_": 1,
            "$_DLATCH_P_": 1,
            "$_NAND_": 11,
            "$_NOR_": 9,
            "$_NOT_": 5,
            "$_ORNOT_": 6,
            "$_OR_": 26,
            "$_SDFF_PN0_": 1,
            "$_SDFF_PP0_": 25,
            "$_XNOR_": 4,
            "$_XOR_": 23
         }
      }
   },
      "design": {
         "num_wires":         128,
         "num_wire_bits":     240,
         "num_pub_wires":     15,
         "num_pub_wire_bits": 83,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         166,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 33,
            "$_AND_": 16,
            "$_DFFE_PN0P_": 4,
            "$_DFFE_PN1P_": 1,
            "$_DLATCH_N_": 1,
            "$_DLATCH_P_": 1,
            "$_NAND_": 11,
            "$_NOR_": 9,
            "$_NOT_": 5,
            "$_ORNOT_": 6,
            "$_OR_": 26,
            "$_SDFF_PN0_": 1,
            "$_SDFF_PP0_": 25,
            "$_XNOR_": 4,
            "$_XOR_": 23
         }
      }
}

107. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
      128 wires
      240 wire bits
       15 public wires
       83 public wire bits
        8 ports
       43 port bits
      166 cells
       33   $_ANDNOT_
       16   $_AND_
        4   $_DFFE_PN0P_
        1   $_DFFE_PN1P_
        1   $_DLATCH_N_
        1   $_DLATCH_P_
       11   $_NAND_
        9   $_NOR_
        5   $_NOT_
        6   $_ORNOT_
       26   $_OR_
        1   $_SDFF_PN0_
       25   $_SDFF_PP0_
        4   $_XNOR_
       23   $_XOR_

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!
   Area for cell type $_DFFE_PN1P_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_DLATCH_N_ is unknown!
   Area for cell type $_DLATCH_P_ is unknown!

108. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell gf180mcu_fd_sc_mcu7t5v0__dffnq_1 (noninv, pins=3, area=65.86) is a direct match for cell type $_DFF_N_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (noninv, pins=3, area=63.66) is a direct match for cell type $_DFF_P_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_NN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_NN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_PN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_PN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 (noninv, pins=5, area=94.39) is a direct match for cell type $_DFFSR_NNN_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (noninv, pins=5, area=85.61) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \gf180mcu_fd_sc_mcu7t5v0__dffnq_1 _DFF_N_ (.CLKN( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffq_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 _DFF_NN0_ (.CLKN( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 _DFF_NN1_ (.CLKN( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 _DFFSR_NNN_ (.CLKN( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

108.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tt_um_felixfeierabend':
  mapped 4 $_DFF_PN0_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 cells.
  mapped 1 $_DFF_PN1_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 cells.
  mapped 26 $_DFF_P_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffq_1 cells.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/tmp/cc5d1d35c55944379cfac98419fc12be.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         159,
         "num_wire_bits":     271,
         "num_pub_wires":     15,
         "num_pub_wire_bits": 83,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         197,
         "num_submodules":       0,
         "area":              2032.755200,
         "sequential_area":    2032.755200,
         "num_cells_by_type": {
            "$_ANDNOT_": 33,
            "$_AND_": 16,
            "$_DLATCH_N_": 1,
            "$_DLATCH_P_": 1,
            "$_MUX_": 31,
            "$_NAND_": 11,
            "$_NOR_": 9,
            "$_NOT_": 5,
            "$_ORNOT_": 6,
            "$_OR_": 26,
            "$_XNOR_": 4,
            "$_XOR_": 23,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 26,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1
         }
      }
   },
      "design": {
         "num_wires":         159,
         "num_wire_bits":     271,
         "num_pub_wires":     15,
         "num_pub_wire_bits": 83,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         197,
         "num_submodules":       0,
         "area":              2032.755200,
         "sequential_area":    2032.755200,
         "num_cells_by_type": {
            "$_ANDNOT_": 33,
            "$_AND_": 16,
            "$_DLATCH_N_": 1,
            "$_DLATCH_P_": 1,
            "$_MUX_": 31,
            "$_NAND_": 11,
            "$_NOR_": 9,
            "$_NOT_": 5,
            "$_ORNOT_": 6,
            "$_OR_": 26,
            "$_XNOR_": 4,
            "$_XOR_": 23,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 26,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1
         }
      }
}

109. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      159        - wires
      271        - wire bits
       15        - public wires
       83        - public wire bits
        8        - ports
       43        - port bits
      197 2.03E+03 cells
       33        -   $_ANDNOT_
       16        -   $_AND_
        1        -   $_DLATCH_N_
        1        -   $_DLATCH_P_
       31        -   $_MUX_
       11        -   $_NAND_
        9        -   $_NOR_
        5        -   $_NOT_
        6        -   $_ORNOT_
       26        -   $_OR_
        4        -   $_XNOR_
       23        -   $_XOR_
       26 1.66E+03   gf180mcu_fd_sc_mcu7t5v0__dffq_1
        4  298.547   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
        1   79.027   gf180mcu_fd_sc_mcu7t5v0__dffsnq_1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DLATCH_N_ is unknown!
   Area for cell type $_DLATCH_P_ is unknown!

   Chip area for module '\tt_um_felixfeierabend': 2032.755200
     of which used for sequential elements: 2032.755200 (100.00%)

[INFO] Using generated ABC script '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/06-yosys-synthesis/AREA_0.abc'…

110. Executing ABC pass (technology mapping using ABC).

110.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `/tmp/yosys-abc-x39OSA/input.blif'..
Extracted 164 gates and 207 wires to a netlist network with 42 inputs and 35 outputs.

110.1.1. Executing ABC.
Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-x39OSA/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-x39OSA/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-x39OSA/input.blif 
ABC: + read_lib -w /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/tmp/cc5d1d35c55944379cfac98419fc12be.lib 
ABC: Parsing finished successfully.  Parsing time =     0.31 sec
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__antenna" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_4".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__endcap" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__filltie" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__hold".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_4".
ABC: Library "gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00" from "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/tmp/cc5d1d35c55944379cfac98419fc12be.lib" has 143 cells (72 skipped: 36 seq; 15 tri-state; 21 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.41 sec
ABC: Memory =   23.83 MB. Time =     0.41 sec
ABC: Warning: Detected 6 multi-output cells (for example, "gf180mcu_fd_sc_mcu7t5v0__addf_1").
ABC: + read_constr -v /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN".
ABC: Setting output load to be 72.910004.
ABC: + source /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN) in the library.
ABC: WireLoad = "none"  Gates =     86 ( 14.0 %)   Cap = 22.5 ff (  8.6 %)   Area =     1295.17 ( 74.4 %)   Delay =  3861.35 ps  ( 14.0 %)               
ABC: Path  0 --      22 : 0    1 pi                                A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   2.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     105 : 4    1 gf180mcu_fd_sc_mcu7t5v0__or4_1    A =  26.34  Df = 810.9 -558.2 ps  S = 265.6 ps  Cin =  2.8 ff  Cout =   4.0 ff  Cmax = 238.9 ff  G =  143  
ABC: Path  2 --     106 : 3    2 gf180mcu_fd_sc_mcu7t5v0__aoi21_1  A =  17.56  Df =1173.6 -565.7 ps  S = 478.3 ps  Cin =  4.6 ff  Cout =   9.3 ff  Cmax = 124.2 ff  G =  204  
ABC: Path  3 --     108 : 4    8 gf180mcu_fd_sc_mcu7t5v0__oai211_1 A =  21.95  Df =1811.3  -17.1 ps  S =1226.2 ps  Cin =  4.7 ff  Cout =  34.6 ff  Cmax = 122.3 ff  G =  731  
ABC: Path  4 --     114 : 3    1 gf180mcu_fd_sc_mcu7t5v0__nor3_1   A =  17.56  Df =3861.3-1030.4 ps  S =3398.7 ps  Cin =  4.1 ff  Cout =  72.9 ff  Cmax =  84.3 ff  G = 1778  
ABC: Start-point = pi21 (\signal_gen.tonegenA.counter [8]).  End-point = po6 ($auto$rtlil.cc:3205:MuxGate$1009).
ABC: netlist                       : i/o =   42/   35  lat =    0  nd =    86  edge =    179  area =1295.14  delay = 5.00  lev = 5
ABC: + write_blif /tmp/yosys-abc-x39OSA/output.blif 

110.1.2. Re-integrating ABC results.
ABC RESULTS:          _const0_ cells:       10
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and2_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and3_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi21_1 cells:        6
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi221_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi22_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__clkinv_1 cells:       12
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__mux2_2 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand2_1 cells:        5
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand3_1 cells:        4
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand4_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor2_1 cells:       18
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor3_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor4_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai211_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai21_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai221_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or2_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or3_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or4_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xnor2_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor2_1 cells:        6
ABC RESULTS:        internal signals:      130
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       35
Removing temp directory.

111. Executing SETUNDEF pass (replace undef values with defined constants).

112. Executing HILOMAP pass (mapping to constant drivers).

113. Executing SPLITNETS pass (splitting up multi-bit signals).

114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 7 unused cells and 277 unused wires.
<suppressed ~15 debug messages>

115. Executing INSBUF pass (insert buffer cells for connected wires).
Add tt_um_felixfeierabend/$auto$insbuf.cc:97:execute$1233: \signal_bit -> \uo_out [0]

116. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-14-24/tmp/cc5d1d35c55944379cfac98419fc12be.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         127,
         "num_wire_bits":     162,
         "num_pub_wires":     41,
         "num_pub_wire_bits": 76,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         143,
         "num_submodules":       0,
         "area":              3630.860800,
         "sequential_area":    2032.755200,
         "num_cells_by_type": {
            "$_DLATCH_N_": 1,
            "$_DLATCH_P_": 1,
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__buf_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 12,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 26,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 3,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 18,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 30,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 6
         }
      }
   },
      "design": {
         "num_wires":         127,
         "num_wire_bits":     162,
         "num_pub_wires":     41,
         "num_pub_wire_bits": 76,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         143,
         "num_submodules":       0,
         "area":              3630.860800,
         "sequential_area":    2032.755200,
         "num_cells_by_type": {
            "$_DLATCH_N_": 1,
            "$_DLATCH_P_": 1,
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__buf_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 12,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 26,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 3,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 18,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 30,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 6
         }
      }
}

117. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      127        - wires
      162        - wire bits
       41        - public wires
       76        - public wire bits
        8        - ports
       43        - port bits
      143 3.63E+03 cells
        1        -   $_DLATCH_N_
        1        -   $_DLATCH_P_
        1   17.562   gf180mcu_fd_sc_mcu7t5v0__and2_1
        2   43.904   gf180mcu_fd_sc_mcu7t5v0__and3_1
        6   105.37   gf180mcu_fd_sc_mcu7t5v0__aoi21_1
        1   24.147   gf180mcu_fd_sc_mcu7t5v0__aoi221_1
        1   19.757   gf180mcu_fd_sc_mcu7t5v0__aoi22_1
        1   13.171   gf180mcu_fd_sc_mcu7t5v0__buf_1
       12   105.37   gf180mcu_fd_sc_mcu7t5v0__clkinv_1
       26 1.66E+03   gf180mcu_fd_sc_mcu7t5v0__dffq_1
        4  298.547   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
        1   79.027   gf180mcu_fd_sc_mcu7t5v0__dffsnq_1
        3   98.784   gf180mcu_fd_sc_mcu7t5v0__mux2_2
        5    54.88   gf180mcu_fd_sc_mcu7t5v0__nand2_1
        4   61.466   gf180mcu_fd_sc_mcu7t5v0__nand3_1
        1   19.757   gf180mcu_fd_sc_mcu7t5v0__nand4_1
       18  237.082   gf180mcu_fd_sc_mcu7t5v0__nor2_1
        3   52.685   gf180mcu_fd_sc_mcu7t5v0__nor3_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__nor4_1
        2   43.904   gf180mcu_fd_sc_mcu7t5v0__oai211_1
        2   35.123   gf180mcu_fd_sc_mcu7t5v0__oai21_1
        1   26.342   gf180mcu_fd_sc_mcu7t5v0__oai221_1
        2   35.123   gf180mcu_fd_sc_mcu7t5v0__or2_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__or3_1
        1   26.342   gf180mcu_fd_sc_mcu7t5v0__or4_1
        3   26.342   gf180mcu_fd_sc_mcu7t5v0__tieh
       30  263.424   gf180mcu_fd_sc_mcu7t5v0__tiel
        3   85.613   gf180mcu_fd_sc_mcu7t5v0__xnor2_1
        6  158.054   gf180mcu_fd_sc_mcu7t5v0__xor2_1

   Area for cell type $_DLATCH_N_ is unknown!
   Area for cell type $_DLATCH_P_ is unknown!

   Chip area for module '\tt_um_felixfeierabend': 3630.860800
     of which used for sequential elements: 2032.755200 (55.99%)

118. Executing Verilog backend.
Dumping module `\tt_um_felixfeierabend'.

119. Executing JSON backend.
