

Implementation tool: Xilinx Vivado v.2023.2
Project:             fetching_decoding_ip
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Tue Nov 21 22:04:01 +0800 2023

#=== Post-Implementation Resource usage ===
SLICE:          431
LUT:            289
FF:             956
DSP:              0
BRAM:           128
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.345
CP achieved post-implementation: 7.582
Timing met
