--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jun 23 15:39:47 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     divRDA_FSM
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            711 items scored, 135 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.693ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             estado_atual_i2  (from clk_c +)
   Destination:    FD1P3AX    D              regA__i9  (to clk_c +)

   Delay:                   5.868ns  (22.8% logic, 77.2% route), 7 logic levels.

 Constraint Details:

      5.868ns data_path estado_atual_i2 to regA__i9 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.693ns

 Path Details: estado_atual_i2 to regA__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              estado_atual_i2 (from clk_c)
Route        34   e 1.825                                  estado_atual[2]
LUT4        ---     0.166              A to Z              i19_4_lut_rep_27_3_lut
Route        19   e 1.608                                  clk_c_enable_28
A1_TO_FCO   ---     0.329           B[2] to COUT           add_775_3
Route         1   e 0.020                                  n1025
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_5
Route         1   e 0.020                                  n1026
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_7
Route         1   e 0.020                                  n1027
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_9
Route         1   e 0.020                                  n1028
FCI_TO_F    ---     0.322            CIN to S[2]           add_775_11
Route         1   e 1.020                                  n24
                  --------
                    5.868  (22.8% logic, 77.2% route), 7 logic levels.


Error:  The following path violates requirements by 0.693ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             estado_atual_i2  (from clk_c +)
   Destination:    FD1P3AX    D              regA__i9  (to clk_c +)

   Delay:                   5.868ns  (22.8% logic, 77.2% route), 7 logic levels.

 Constraint Details:

      5.868ns data_path estado_atual_i2 to regA__i9 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.693ns

 Path Details: estado_atual_i2 to regA__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              estado_atual_i2 (from clk_c)
Route        34   e 1.825                                  estado_atual[2]
LUT4        ---     0.166              A to Z              i19_4_lut_rep_27_3_lut
Route        19   e 1.608                                  clk_c_enable_28
A1_TO_FCO   ---     0.329           B[2] to COUT           add_775_3
Route         1   e 0.020                                  n1025
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_5
Route         1   e 0.020                                  n1026
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_7
Route         1   e 0.020                                  n1027
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_9
Route         1   e 0.020                                  n1028
FCI_TO_F    ---     0.322            CIN to S[2]           add_775_11
Route         1   e 1.020                                  n24
                  --------
                    5.868  (22.8% logic, 77.2% route), 7 logic levels.


Error:  The following path violates requirements by 0.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             estado_atual_i1  (from clk_c +)
   Destination:    FD1P3AX    D              regA__i9  (to clk_c +)

   Delay:                   5.849ns  (22.8% logic, 77.2% route), 7 logic levels.

 Constraint Details:

      5.849ns data_path estado_atual_i1 to regA__i9 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.674ns

 Path Details: estado_atual_i1 to regA__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              estado_atual_i1 (from clk_c)
Route        31   e 1.806                                  estado_atual[1]
LUT4        ---     0.166              C to Z              i19_4_lut_rep_27_3_lut
Route        19   e 1.608                                  clk_c_enable_28
A1_TO_FCO   ---     0.329           B[2] to COUT           add_775_3
Route         1   e 0.020                                  n1025
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_5
Route         1   e 0.020                                  n1026
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_7
Route         1   e 0.020                                  n1027
FCI_TO_FCO  ---     0.051            CIN to COUT           add_775_9
Route         1   e 0.020                                  n1028
FCI_TO_F    ---     0.322            CIN to S[2]           add_775_11
Route         1   e 1.020                                  n24
                  --------
                    5.849  (22.8% logic, 77.2% route), 7 logic levels.

Warning: 5.693 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.693 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_c_enable_28                         |      19|      96|     71.11%
                                        |        |        |
n1026                                   |       1|      91|     67.41%
                                        |        |        |
n1027                                   |       1|      83|     61.48%
                                        |        |        |
n1025                                   |       1|      69|     51.11%
                                        |        |        |
estado_atual[2]                         |      34|      57|     42.22%
                                        |        |        |
estado_atual[1]                         |      31|      40|     29.63%
                                        |        |        |
n24                                     |       1|      39|     28.89%
                                        |        |        |
n1028                                   |       1|      39|     28.89%
                                        |        |        |
estado_atual[0]                         |      23|      35|     25.93%
                                        |        |        |
n27                                     |       1|      25|     18.52%
                                        |        |        |
n30                                     |       1|      25|     18.52%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 135  Score: 52827

Constraints cover  711 paths, 96 nets, and 293 connections (89.1% coverage)


Peak memory: 114987008 bytes, TRCE: 667648 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
