#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  5 17:39:43 2021
# Process ID: 2748
# Current directory: C:/Users/wangc/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16596 C:\Users\wangc\lab5\lab5.xpr
# Log file: C:/Users/wangc/lab5/vivado.log
# Journal file: C:/Users/wangc/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wangc/lab5/lab5.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/wangc/lab5/lab5.srcs/sim_1/new/2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/wangc/lab5/lab5.srcs/sim_1/new/test_bench.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 838.695 ; gain = 164.234
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files C:/Users/wangc/lab5/lab5.srcs/sim_1/new/practice1.v -to_files C:/Users/wangc/lab5/lab5.srcs/sim_1/new/2.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/wangc/lab5/lab5.srcs/sim_1/new/2.v' with file 'C:/Users/wangc/lab5/lab5.srcs/sim_1/new/practice1.v'.
update_files -from_files C:/Users/wangc/lab5/lab5.srcs/sim_1/new/practice2.v -to_files C:/Users/wangc/lab5/lab5.srcs/sim_1/new/test_bench.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/wangc/lab5/lab5.srcs/sim_1/new/test_bench.v' with file 'C:/Users/wangc/lab5/lab5.srcs/sim_1/new/practice2.v'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab5_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto eaba812aa4d84eb8805bafb48e87aeb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_behav xil_defaultlib.lab5 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eaba812aa4d84eb8805bafb48e87aeb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_behav xil_defaultlib.lab5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/lab5_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/lab5_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  5 17:41:19 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.578 ; gain = 17.953
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  5 17:41:19 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 901.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_behav -key {Behavioral:sim_1:Functional:lab5} -tclbatch {lab5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 937.621 ; gain = 36.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 937.621 ; gain = 0.000
set_property top practice1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'practice1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj practice1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/lab5/lab5.srcs/sim_1/new/practice1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module practice1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto eaba812aa4d84eb8805bafb48e87aeb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot practice1_behav xil_defaultlib.practice1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eaba812aa4d84eb8805bafb48e87aeb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot practice1_behav xil_defaultlib.practice1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.practice1
Compiling module xil_defaultlib.glbl
Built simulation snapshot practice1_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/practice1_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.395 ; gain = 17.867
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  5 17:42:16 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 937.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wangc/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "practice1_behav -key {Behavioral:sim_1:Functional:practice1} -tclbatch {practice1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source practice1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 400 ns : File "C:/Users/wangc/lab5/lab5.srcs/sim_1/new/practice1.v" Line 8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'practice1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 937.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 937.621 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  5 17:43:31 2021...
