# Adithya 

## About Me
I am a **VLSI enthusiast** with a passion for **chip design, RTL development, and digital logic**. I believe that **great hardware starts with strong fundamentals and precise design**.

- **Current Focus:** Verilog, SystemVerilog, and ASIC design  
- **Learning:** Physical Design and Timing Closure  
- **Interests:** EDA tools, FPGA prototyping, and silicon optimization  
- **Expertise:** Digital design, CMOS logic, and chip architecture  

## Skills

**Hardware Design:** Verilog | SystemVerilog | VHDL  
**EDA Tools:** Cadence | Synopsys | ModelSim | Xilinx | Vivado  
**Programming:** Python | C | Shell  
**Domains:** RTL | FPGA | ASIC | Verification  

## GitHub Stats
![GitHub stats](https://github-readme-stats.vercel.app/api?username=adithyarg&show_icons=true&theme=default)  
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=adithyarg&layout=compact&theme=default)  

## Connect with Me
[LinkedIn](https://www.linkedin.com/in/adithyarg14/)  
[Email](mailto:adithyarg14@gmail.com)  

> “Every transistor counts — precision is the art of chip design.”
