verilog work "my_and.vf"
