Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 26 21:52:41 2024
| Host         : ThinkBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4DDR_timing_summary_routed.rpt -pb Nexys4DDR_timing_summary_routed.pb -rpx Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1536        
ULMTCS-1   Warning           Control Sets use limits recommend reduction                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57689)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55968)
5. checking no_input_delay (0)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57689)
----------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CENTER (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DOWN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LEFT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RIGHT (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UP (HIGH)

 There are 6471 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: clk_divide_128hz/clk_N_reg/Q (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: clk_divide_32hz/clk_N_reg/Q (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: clk_divide_4hz/clk_N_reg/Q (HIGH)

 There are 6376 register/latch pins with no clock driven by root clock pin: clk_divide_512hz/clk_N_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_divide_led/clk_N_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter1/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter2/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter3/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter4/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter5/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/interren/IE/reg_data_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55968)
----------------------------------------------------
 There are 55968 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.790        0.000                      0                   77        0.079        0.000                      0                   77        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
cpu/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            2.790        0.000                      0                   77        0.079        0.000                      0                   77        7.192        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu/clk_wiz/inst/clk_in1
  To Clock:  cpu/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.355ns  (logic 3.371ns (27.285%)  route 8.984ns (72.715%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.875 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.647 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/O[1]
                         net (fo=49, routed)          3.396     7.043    cpu/vga_display/vaddr_x0__0[6]
    SLICE_X73Y136        LUT2 (Prop_lut2_I0_O)        0.331     7.374 r  cpu/vga_display/mem_reg_12288_12415_10_10_i_12/O
                         net (fo=64, routed)          1.512     8.886    cpu/ram/mem_reg_16128_16255_10_10/DPRA2
    SLICE_X78Y147        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.332     9.218 r  cpu/ram/mem_reg_16128_16255_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.218    cpu/ram/mem_reg_16128_16255_10_10/DPO1
    SLICE_X78Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     9.432 r  cpu/ram/mem_reg_16128_16255_10_10/F7.DP/O
                         net (fo=1, routed)           1.018    10.450    cpu/ram/mem_reg_16128_16255_10_10_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I1_O)        0.297    10.747 r  cpu/ram/vga[10]_i_47/O
                         net (fo=1, routed)           0.000    10.747    cpu/ram/vga[10]_i_47_n_0
    SLICE_X77Y144        MUXF7 (Prop_muxf7_I1_O)      0.217    10.964 r  cpu/ram/vga_reg[10]_i_21/O
                         net (fo=1, routed)           0.000    10.964    cpu/ram/vga_reg[10]_i_21_n_0
    SLICE_X77Y144        MUXF8 (Prop_muxf8_I1_O)      0.094    11.058 r  cpu/ram/vga_reg[10]_i_8/O
                         net (fo=1, routed)           1.443    12.501    cpu/ram/vga_reg[10]_i_8_n_0
    SLICE_X67Y136        LUT6 (Prop_lut6_I0_O)        0.316    12.817 r  cpu/ram/vga[10]_i_3/O
                         net (fo=1, routed)           1.040    13.857    cpu/vga_display/vga_reg[10]_1
    SLICE_X68Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.981 r  cpu/vga_display/vga[10]_i_1/O
                         net (fo=1, routed)           0.000    13.981    cpu/vga_display/vdata[10]
    SLICE_X68Y120        FDRE                                         r  cpu/vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488    16.875    cpu/vga_display/clk_out1
    SLICE_X68Y120        FDRE                                         r  cpu/vga_display/vga_reg[10]/C
                         clock pessimism             -0.001    16.874    
                         clock uncertainty           -0.132    16.742    
    SLICE_X68Y120        FDRE (Setup_fdre_C_D)        0.029    16.771    cpu/vga_display/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.310ns  (logic 3.250ns (26.401%)  route 9.060ns (73.599%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 16.878 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.535 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/O[0]
                         net (fo=49, routed)          3.284     6.819    cpu/vga_display/vaddr_x0__0[5]
    SLICE_X83Y135        LUT2 (Prop_lut2_I0_O)        0.327     7.146 r  cpu/vga_display/mem_reg_12288_12415_9_9_i_13/O
                         net (fo=64, routed)          1.736     8.882    cpu/ram/mem_reg_13696_13823_9_9/DPRA1
    SLICE_X84Y146        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     9.214 r  cpu/ram/mem_reg_13696_13823_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.214    cpu/ram/mem_reg_13696_13823_9_9/DPO1
    SLICE_X84Y146        MUXF7 (Prop_muxf7_I1_O)      0.214     9.428 r  cpu/ram/mem_reg_13696_13823_9_9/F7.DP/O
                         net (fo=1, routed)           1.034    10.462    cpu/ram/mem_reg_13696_13823_9_9_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I0_O)        0.297    10.759 r  cpu/ram/vga[9]_i_50/O
                         net (fo=1, routed)           0.000    10.759    cpu/ram/vga[9]_i_50_n_0
    SLICE_X81Y145        MUXF7 (Prop_muxf7_I0_O)      0.212    10.971 r  cpu/ram/vga_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    10.971    cpu/ram/vga_reg[9]_i_23_n_0
    SLICE_X81Y145        MUXF8 (Prop_muxf8_I1_O)      0.094    11.065 r  cpu/ram/vga_reg[9]_i_9/O
                         net (fo=1, routed)           1.240    12.305    cpu/ram/vga_reg[9]_i_9_n_0
    SLICE_X69Y139        LUT6 (Prop_lut6_I1_O)        0.316    12.621 r  cpu/ram/vga[9]_i_3/O
                         net (fo=1, routed)           1.191    13.813    cpu/vga_display/vga_reg[9]_1
    SLICE_X69Y117        LUT6 (Prop_lut6_I5_O)        0.124    13.937 r  cpu/vga_display/vga[9]_i_1/O
                         net (fo=1, routed)           0.000    13.937    cpu/vga_display/vdata[9]
    SLICE_X69Y117        FDRE                                         r  cpu/vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.491    16.878    cpu/vga_display/clk_out1
    SLICE_X69Y117        FDRE                                         r  cpu/vga_display/vga_reg[9]/C
                         clock pessimism             -0.001    16.877    
                         clock uncertainty           -0.132    16.745    
    SLICE_X69Y117        FDRE (Setup_fdre_C_D)        0.029    16.774    cpu/vga_display/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.195ns  (logic 3.586ns (29.406%)  route 8.609ns (70.594%))
  Logic Levels:           13  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.874 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.427    cpu/vga_display/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.649 r  cpu/vga_display/mem_reg_0_127_0_0_i_40/O[0]
                         net (fo=2, routed)           0.540     4.189    cpu/vga_display/vaddr_x0__0[9]
    SLICE_X59Y100        LUT2 (Prop_lut2_I0_O)        0.299     4.488 r  cpu/vga_display/mem_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.000     4.488    cpu/vga_display/vaddr_x[9]
    SLICE_X59Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.735 r  cpu/vga_display/mem_reg_0_127_0_0_i_10/O[0]
                         net (fo=3072, routed)        3.310     8.045    cpu/ram/mem_reg_2304_2431_8_8/DPRA5
    SLICE_X80Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299     8.344 r  cpu/ram/mem_reg_2304_2431_8_8/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.344    cpu/ram/mem_reg_2304_2431_8_8/DPO1
    SLICE_X80Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     8.558 r  cpu/ram/mem_reg_2304_2431_8_8/F7.DP/O
                         net (fo=1, routed)           0.869     9.427    cpu/ram/mem_reg_2304_2431_8_8_n_0
    SLICE_X79Y70         LUT6 (Prop_lut6_I1_O)        0.297     9.724 r  cpu/ram/vga[8]_i_36/O
                         net (fo=1, routed)           0.000     9.724    cpu/ram/vga[8]_i_36_n_0
    SLICE_X79Y70         MUXF7 (Prop_muxf7_I0_O)      0.238     9.962 r  cpu/ram/vga_reg[8]_i_16/O
                         net (fo=1, routed)           0.000     9.962    cpu/ram/vga_reg[8]_i_16_n_0
    SLICE_X79Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    10.066 r  cpu/ram/vga_reg[8]_i_6/O
                         net (fo=1, routed)           1.141    11.207    cpu/ram/vga_reg[8]_i_6_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.316    11.523 r  cpu/ram/vga[8]_i_2/O
                         net (fo=1, routed)           2.174    13.697    cpu/vga_display/vga_reg[8]_0
    SLICE_X69Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.821 r  cpu/vga_display/vga[8]_i_1/O
                         net (fo=1, routed)           0.000    13.821    cpu/vga_display/vdata[8]
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.487    16.874    cpu/vga_display/clk_out1
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[8]/C
                         clock pessimism             -0.001    16.873    
                         clock uncertainty           -0.132    16.741    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.031    16.772    cpu/vga_display/vga_reg[8]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.102ns  (logic 3.555ns (29.376%)  route 8.547ns (70.624%))
  Logic Levels:           13  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.882 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.427    cpu/vga_display/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.649 r  cpu/vga_display/mem_reg_0_127_0_0_i_40/O[0]
                         net (fo=2, routed)           0.540     4.189    cpu/vga_display/vaddr_x0__0[9]
    SLICE_X59Y100        LUT2 (Prop_lut2_I0_O)        0.299     4.488 r  cpu/vga_display/mem_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.000     4.488    cpu/vga_display/vaddr_x[9]
    SLICE_X59Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.735 r  cpu/vga_display/mem_reg_0_127_0_0_i_10/O[0]
                         net (fo=3072, routed)        3.470     8.205    cpu/ram/mem_reg_1792_1919_4_4/DPRA5
    SLICE_X62Y56         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299     8.504 r  cpu/ram/mem_reg_1792_1919_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.504    cpu/ram/mem_reg_1792_1919_4_4/DPO1
    SLICE_X62Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     8.718 r  cpu/ram/mem_reg_1792_1919_4_4/F7.DP/O
                         net (fo=1, routed)           1.146     9.864    cpu/ram/mem_reg_1792_1919_4_4_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.297    10.161 r  cpu/ram/vga[4]_i_43/O
                         net (fo=1, routed)           0.000    10.161    cpu/ram/vga[4]_i_43_n_0
    SLICE_X59Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    10.378 r  cpu/ram/vga_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    10.378    cpu/ram/vga_reg[4]_i_19_n_0
    SLICE_X59Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    10.472 r  cpu/ram/vga_reg[4]_i_7/O
                         net (fo=1, routed)           1.232    11.704    cpu/ram/vga_reg[4]_i_7_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.316    12.020 r  cpu/ram/vga[4]_i_2/O
                         net (fo=1, routed)           1.584    13.604    cpu/vga_display/vga_reg[4]_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.728 r  cpu/vga_display/vga[4]_i_1/O
                         net (fo=1, routed)           0.000    13.728    cpu/vga_display/vdata[4]
    SLICE_X61Y107        FDRE                                         r  cpu/vga_display/vga_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.495    16.882    cpu/vga_display/clk_out1
    SLICE_X61Y107        FDRE                                         r  cpu/vga_display/vga_reg[4]/C
                         clock pessimism             -0.001    16.881    
                         clock uncertainty           -0.132    16.749    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.031    16.780    cpu/vga_display/vga_reg[4]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 3.346ns (28.252%)  route 8.497ns (71.748%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.874 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.626 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/O[3]
                         net (fo=49, routed)          2.288     5.914    cpu/vga_display/vaddr_x0__0[8]
    SLICE_X73Y74         LUT2 (Prop_lut2_I0_O)        0.332     6.246 r  cpu/vga_display/mem_reg_0_127_7_7_i_10/O
                         net (fo=64, routed)          1.347     7.593    cpu/ram/mem_reg_1792_1919_7_7/DPRA4
    SLICE_X84Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     7.925 r  cpu/ram/mem_reg_1792_1919_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000     7.925    cpu/ram/mem_reg_1792_1919_7_7/DPO0
    SLICE_X84Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.134 r  cpu/ram/mem_reg_1792_1919_7_7/F7.DP/O
                         net (fo=1, routed)           1.236     9.370    cpu/ram/mem_reg_1792_1919_7_7_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I1_O)        0.297     9.667 r  cpu/ram/vga[7]_i_43/O
                         net (fo=1, routed)           0.000     9.667    cpu/ram/vga[7]_i_43_n_0
    SLICE_X77Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     9.884 r  cpu/ram/vga_reg[7]_i_19/O
                         net (fo=1, routed)           0.000     9.884    cpu/ram/vga_reg[7]_i_19_n_0
    SLICE_X77Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     9.978 r  cpu/ram/vga_reg[7]_i_7/O
                         net (fo=1, routed)           1.375    11.353    cpu/ram/vga_reg[7]_i_7_n_0
    SLICE_X68Y83         LUT6 (Prop_lut6_I5_O)        0.316    11.669 r  cpu/ram/vga[7]_i_2/O
                         net (fo=1, routed)           1.677    13.346    cpu/vga_display/vga_reg[7]_0
    SLICE_X68Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.470 r  cpu/vga_display/vga[7]_i_1/O
                         net (fo=1, routed)           0.000    13.470    cpu/vga_display/vdata[7]
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.487    16.874    cpu/vga_display/clk_out1
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/C
                         clock pessimism             -0.001    16.873    
                         clock uncertainty           -0.132    16.741    
    SLICE_X68Y121        FDRE (Setup_fdre_C_D)        0.031    16.772    cpu/vga_display/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.626ns  (logic 3.593ns (30.906%)  route 8.033ns (69.094%))
  Logic Levels:           13  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.427    cpu/vga_display/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.649 r  cpu/vga_display/mem_reg_0_127_0_0_i_40/O[0]
                         net (fo=2, routed)           0.540     4.189    cpu/vga_display/vaddr_x0__0[9]
    SLICE_X59Y100        LUT2 (Prop_lut2_I0_O)        0.299     4.488 r  cpu/vga_display/mem_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.000     4.488    cpu/vga_display/vaddr_x[9]
    SLICE_X59Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.735 r  cpu/vga_display/mem_reg_0_127_0_0_i_10/O[0]
                         net (fo=3072, routed)        3.321     8.056    cpu/ram/mem_reg_768_895_5_5/DPRA5
    SLICE_X62Y57         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299     8.355 r  cpu/ram/mem_reg_768_895_5_5/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.355    cpu/ram/mem_reg_768_895_5_5/DPO1
    SLICE_X62Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     8.569 r  cpu/ram/mem_reg_768_895_5_5/F7.DP/O
                         net (fo=1, routed)           0.925     9.494    cpu/ram/mem_reg_768_895_5_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.297     9.791 r  cpu/ram/vga[5]_i_41/O
                         net (fo=1, routed)           0.000     9.791    cpu/ram/vga[5]_i_41_n_0
    SLICE_X63Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    10.036 r  cpu/ram/vga_reg[5]_i_18/O
                         net (fo=1, routed)           0.000    10.036    cpu/ram/vga_reg[5]_i_18_n_0
    SLICE_X63Y63         MUXF8 (Prop_muxf8_I0_O)      0.104    10.140 r  cpu/ram/vga_reg[5]_i_7/O
                         net (fo=1, routed)           1.221    11.360    cpu/ram/vga_reg[5]_i_7_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.316    11.676 r  cpu/ram/vga[5]_i_2/O
                         net (fo=1, routed)           1.452    13.128    cpu/vga_display/vga_reg[5]_0
    SLICE_X63Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.252 r  cpu/vga_display/vga[5]_i_1/O
                         net (fo=1, routed)           0.000    13.252    cpu/vga_display/vdata[5]
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.497    16.884    cpu/vga_display/clk_out1
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/C
                         clock pessimism             -0.001    16.883    
                         clock uncertainty           -0.132    16.751    
    SLICE_X63Y108        FDRE (Setup_fdre_C_D)        0.029    16.780    cpu/vga_display/vga_reg[5]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 3.106ns (26.865%)  route 8.455ns (73.135%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.874 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.387 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/O[3]
                         net (fo=49, routed)          3.166     6.553    cpu/vga_display/vaddr_x0__0[4]
    SLICE_X75Y132        LUT2 (Prop_lut2_I0_O)        0.332     6.885 r  cpu/vga_display/mem_reg_12288_12415_11_11_i_14/O
                         net (fo=64, routed)          1.504     8.390    cpu/ram/mem_reg_16128_16255_11_11/DPRA0
    SLICE_X78Y142        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     8.716 r  cpu/ram/mem_reg_16128_16255_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.716    cpu/ram/mem_reg_16128_16255_11_11/DPO1
    SLICE_X78Y142        MUXF7 (Prop_muxf7_I1_O)      0.214     8.930 r  cpu/ram/mem_reg_16128_16255_11_11/F7.DP/O
                         net (fo=1, routed)           1.118    10.048    cpu/ram/mem_reg_16128_16255_11_11_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I1_O)        0.297    10.345 r  cpu/ram/vga[11]_i_62/O
                         net (fo=1, routed)           0.000    10.345    cpu/ram/vga[11]_i_62_n_0
    SLICE_X79Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    10.562 r  cpu/ram/vga_reg[11]_i_35/O
                         net (fo=1, routed)           0.000    10.562    cpu/ram/vga_reg[11]_i_35_n_0
    SLICE_X79Y132        MUXF8 (Prop_muxf8_I1_O)      0.094    10.656 r  cpu/ram/vga_reg[11]_i_17/O
                         net (fo=1, routed)           1.105    11.761    cpu/ram/vga_reg[11]_i_17_n_0
    SLICE_X69Y137        LUT6 (Prop_lut6_I0_O)        0.316    12.077 r  cpu/ram/vga[11]_i_8/O
                         net (fo=1, routed)           0.987    13.064    cpu/vga_display/vga_reg[11]_1
    SLICE_X69Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.188 r  cpu/vga_display/vga[11]_i_2/O
                         net (fo=1, routed)           0.000    13.188    cpu/vga_display/vdata[11]
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.487    16.874    cpu/vga_display/clk_out1
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[11]/C
                         clock pessimism             -0.001    16.873    
                         clock uncertainty           -0.132    16.741    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.029    16.770    cpu/vga_display/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 3.598ns (31.216%)  route 7.928ns (68.784%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 16.871 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.427    cpu/vga_display/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.761 r  cpu/vga_display/mem_reg_0_127_0_0_i_40/O[1]
                         net (fo=2, routed)           0.661     4.422    cpu/vga_display/vaddr_x0__0[10]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.303     4.725 r  cpu/vga_display/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.000     4.725    cpu/vga_display/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.365 r  cpu/vga_display/mem_reg_0_127_0_0_i_10/O[3]
                         net (fo=384, routed)         3.506     8.871    cpu/ram/vdata1[3]
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.306     9.177 r  cpu/ram/vga[1]_i_37/O
                         net (fo=1, routed)           0.000     9.177    cpu/ram/vga[1]_i_37_n_0
    SLICE_X35Y72         MUXF7 (Prop_muxf7_I1_O)      0.245     9.422 r  cpu/ram/vga_reg[1]_i_16/O
                         net (fo=1, routed)           0.000     9.422    cpu/ram/vga_reg[1]_i_16_n_0
    SLICE_X35Y72         MUXF8 (Prop_muxf8_I0_O)      0.104     9.526 r  cpu/ram/vga_reg[1]_i_6/O
                         net (fo=1, routed)           1.418    10.944    cpu/ram/vga_reg[1]_i_6_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I3_O)        0.316    11.260 r  cpu/ram/vga[1]_i_2/O
                         net (fo=1, routed)           1.768    13.029    cpu/vga_display/vga_reg[1]_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.153 r  cpu/vga_display/vga[1]_i_1/O
                         net (fo=1, routed)           0.000    13.153    cpu/vga_display/vdata[1]
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.484    16.871    cpu/vga_display/clk_out1
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/C
                         clock pessimism             -0.001    16.870    
                         clock uncertainty           -0.132    16.738    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031    16.769    cpu/vga_display/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -13.153    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 3.057ns (26.545%)  route 8.459ns (73.455%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 16.867 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.535 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/O[0]
                         net (fo=49, routed)          2.964     6.499    cpu/vga_display/vaddr_x0__0[5]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.299     6.798 r  cpu/vga_display/mem_reg_12288_12415_0_0_i_12/O
                         net (fo=64, routed)          1.847     8.645    cpu/ram/mem_reg_15104_15231_0_0/DPRA1
    SLICE_X74Y132        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.769 r  cpu/ram/mem_reg_15104_15231_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.769    cpu/ram/mem_reg_15104_15231_0_0/DPO1
    SLICE_X74Y132        MUXF7 (Prop_muxf7_I1_O)      0.214     8.983 r  cpu/ram/mem_reg_15104_15231_0_0/F7.DP/O
                         net (fo=1, routed)           0.819     9.802    cpu/ram/mem_reg_15104_15231_0_0_n_0
    SLICE_X73Y130        LUT6 (Prop_lut6_I1_O)        0.297    10.099 r  cpu/ram/vga[0]_i_45/O
                         net (fo=1, routed)           0.000    10.099    cpu/ram/vga[0]_i_45_n_0
    SLICE_X73Y130        MUXF7 (Prop_muxf7_I1_O)      0.245    10.344 r  cpu/ram/vga_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    10.344    cpu/ram/vga_reg[0]_i_20_n_0
    SLICE_X73Y130        MUXF8 (Prop_muxf8_I0_O)      0.104    10.448 r  cpu/ram/vga_reg[0]_i_8/O
                         net (fo=1, routed)           1.476    11.924    cpu/ram/vga_reg[0]_i_8_n_0
    SLICE_X57Y130        LUT6 (Prop_lut6_I0_O)        0.316    12.240 r  cpu/ram/vga[0]_i_3/O
                         net (fo=1, routed)           0.779    13.019    cpu/vga_display/vga_reg[0]_1
    SLICE_X57Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.143 r  cpu/vga_display/vga[0]_i_1/O
                         net (fo=1, routed)           0.000    13.143    cpu/vga_display/vdata[0]
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.480    16.867    cpu/vga_display/clk_out1
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/C
                         clock pessimism             -0.001    16.866    
                         clock uncertainty           -0.132    16.734    
    SLICE_X57Y121        FDRE (Setup_fdre_C_D)        0.029    16.763    cpu/vga_display/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 3.593ns (31.218%)  route 7.916ns (68.782%))
  Logic Levels:           13  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.875 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.624     1.626    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  cpu/vga_display/x_counter_reg[1]/Q
                         net (fo=4, routed)           0.575     2.657    cpu/vga_display/x_counter[1]
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.781 r  cpu/vga_display/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.000     2.781    cpu/vga_display/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.313 r  cpu/vga_display/mem_reg_0_127_0_0_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.313    cpu/vga_display/mem_reg_0_127_0_0_i_33_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  cpu/vga_display/mem_reg_0_127_0_0_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.427    cpu/vga_display/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.649 r  cpu/vga_display/mem_reg_0_127_0_0_i_40/O[0]
                         net (fo=2, routed)           0.540     4.189    cpu/vga_display/vaddr_x0__0[9]
    SLICE_X59Y100        LUT2 (Prop_lut2_I0_O)        0.299     4.488 r  cpu/vga_display/mem_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.000     4.488    cpu/vga_display/vaddr_x[9]
    SLICE_X59Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.735 r  cpu/vga_display/mem_reg_0_127_0_0_i_10/O[0]
                         net (fo=3072, routed)        2.847     7.582    cpu/ram/mem_reg_2816_2943_6_6/DPRA5
    SLICE_X62Y70         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299     7.881 r  cpu/ram/mem_reg_2816_2943_6_6/DP.HIGH/O
                         net (fo=1, routed)           0.000     7.881    cpu/ram/mem_reg_2816_2943_6_6/DPO1
    SLICE_X62Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     8.095 r  cpu/ram/mem_reg_2816_2943_6_6/F7.DP/O
                         net (fo=1, routed)           1.036     9.131    cpu/ram/mem_reg_2816_2943_6_6_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I1_O)        0.297     9.428 r  cpu/ram/vga[6]_i_37/O
                         net (fo=1, routed)           0.000     9.428    cpu/ram/vga[6]_i_37_n_0
    SLICE_X67Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     9.673 r  cpu/ram/vga_reg[6]_i_16/O
                         net (fo=1, routed)           0.000     9.673    cpu/ram/vga_reg[6]_i_16_n_0
    SLICE_X67Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     9.777 r  cpu/ram/vga_reg[6]_i_6/O
                         net (fo=1, routed)           0.994    10.771    cpu/ram/vga_reg[6]_i_6_n_0
    SLICE_X71Y81         LUT6 (Prop_lut6_I3_O)        0.316    11.087 r  cpu/ram/vga[6]_i_2/O
                         net (fo=1, routed)           1.925    13.012    cpu/vga_display/vga_reg[6]_0
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124    13.136 r  cpu/vga_display/vga[6]_i_1/O
                         net (fo=1, routed)           0.000    13.136    cpu/vga_display/vdata[6]
    SLICE_X69Y119        FDRE                                         r  cpu/vga_display/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488    16.875    cpu/vga_display/clk_out1
    SLICE_X69Y119        FDRE                                         r  cpu/vga_display/vga_reg[6]/C
                         clock pessimism             -0.001    16.874    
                         clock uncertainty           -0.132    16.742    
    SLICE_X69Y119        FDRE (Setup_fdre_C_D)        0.029    16.771    cpu/vga_display/vga_reg[6]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                  3.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.458%)  route 0.252ns (57.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.564     0.566    cpu/vga_display/clk_out1
    SLICE_X57Y99         FDRE                                         r  cpu/vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  cpu/vga_display/y_counter_reg[2]/Q
                         net (fo=13, routed)          0.252     0.959    cpu/vga_display/y_counter_reg_n_0_[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.004 r  cpu/vga_display/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.004    cpu/vga_display/y_counter[5]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  cpu/vga_display/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.832     0.834    cpu/vga_display/clk_out1
    SLICE_X57Y100        FDRE                                         r  cpu/vga_display/y_counter_reg[5]/C
                         clock pessimism              0.000     0.834    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.091     0.925    cpu/vga_display/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu/vga_display/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.125%)  route 0.302ns (61.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.562     0.564    cpu/vga_display/clk_out1
    SLICE_X57Y100        FDRE                                         r  cpu/vga_display/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     0.705 f  cpu/vga_display/y_counter_reg[5]/Q
                         net (fo=9, routed)           0.302     1.007    cpu/vga_display/y_counter_reg_n_0_[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.052 r  cpu/vga_display/y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.052    cpu/vga_display/y_counter[2]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  cpu/vga_display/y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.834     0.836    cpu/vga_display/clk_out1
    SLICE_X57Y99         FDRE                                         r  cpu/vga_display/y_counter_reg[2]/C
                         clock pessimism              0.000     0.836    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.092     0.928    cpu/vga_display/y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cpu/vga_display/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.525%)  route 0.386ns (67.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.562     0.564    cpu/vga_display/clk_out1
    SLICE_X57Y100        FDRE                                         r  cpu/vga_display/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     0.705 f  cpu/vga_display/y_counter_reg[5]/Q
                         net (fo=9, routed)           0.386     1.091    cpu/vga_display/y_counter_reg_n_0_[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.136 r  cpu/vga_display/y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.136    cpu/vga_display/y_counter[1]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  cpu/vga_display/y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.834     0.836    cpu/vga_display/clk_out1
    SLICE_X57Y99         FDRE                                         r  cpu/vga_display/y_counter_reg[1]/C
                         clock pessimism              0.000     0.836    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.091     0.927    cpu/vga_display/y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cpu/vga_display/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.233%)  route 0.391ns (67.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.564     0.566    cpu/vga_display/clk_out1
    SLICE_X57Y99         FDRE                                         r  cpu/vga_display/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  cpu/vga_display/y_counter_reg[2]/Q
                         net (fo=13, routed)          0.391     1.098    cpu/vga_display/y_counter_reg_n_0_[2]
    SLICE_X57Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  cpu/vga_display/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.143    cpu/vga_display/y_counter[6]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.832     0.834    cpu/vga_display/clk_out1
    SLICE_X57Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[6]/C
                         clock pessimism              0.000     0.834    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.091     0.925    cpu/vga_display/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cpu/vga_display/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.561     0.563    cpu/vga_display/clk_out1
    SLICE_X55Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  cpu/vga_display/y_counter_reg[7]/Q
                         net (fo=11, routed)          0.180     0.884    cpu/vga_display/y_counter_reg_n_0_[7]
    SLICE_X55Y101        LUT3 (Prop_lut3_I0_O)        0.042     0.926 r  cpu/vga_display/y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.926    cpu/vga_display/y_counter[7]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.830     0.832    cpu/vga_display/clk_out1
    SLICE_X55Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[7]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     0.668    cpu/vga_display/y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cpu/vga_display/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.887%)  route 0.211ns (53.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.561     0.563    cpu/vga_display/clk_out1
    SLICE_X55Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  cpu/vga_display/y_counter_reg[7]/Q
                         net (fo=11, routed)          0.211     0.914    cpu/vga_display/y_counter_reg_n_0_[7]
    SLICE_X57Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  cpu/vga_display/y_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.959    cpu/vga_display/y_counter[10]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.832     0.834    cpu/vga_display/clk_out1
    SLICE_X57Y101        FDRE                                         r  cpu/vga_display/y_counter_reg[10]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.092     0.692    cpu/vga_display/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.563     0.565    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cpu/vga_display/x_counter_reg[4]/Q
                         net (fo=5, routed)           0.133     0.838    cpu/vga_display/x_counter[4]
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.946 r  cpu/vga_display/x_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.946    cpu/vga_display/p_1_in[4]
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.833     0.835    cpu/vga_display/clk_out1
    SLICE_X57Y94         FDRE                                         r  cpu/vga_display/x_counter_reg[4]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X57Y94         FDRE (Hold_fdre_C_D)         0.105     0.670    cpu/vga_display/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.563     0.565    cpu/vga_display/clk_out1
    SLICE_X57Y95         FDRE                                         r  cpu/vga_display/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cpu/vga_display/x_counter_reg[8]/Q
                         net (fo=4, routed)           0.133     0.838    cpu/vga_display/x_counter[8]
    SLICE_X57Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.946 r  cpu/vga_display/x_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.946    cpu/vga_display/p_1_in[8]
    SLICE_X57Y95         FDRE                                         r  cpu/vga_display/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.833     0.835    cpu/vga_display/clk_out1
    SLICE_X57Y95         FDRE                                         r  cpu/vga_display/x_counter_reg[8]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X57Y95         FDRE (Hold_fdre_C_D)         0.105     0.670    cpu/vga_display/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cpu/vga_display/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.234ns (35.835%)  route 0.419ns (64.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.564     0.566    cpu/vga_display/clk_out1
    SLICE_X57Y99         FDRE                                         r  cpu/vga_display/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  cpu/vga_display/y_counter_reg[1]/Q
                         net (fo=12, routed)          0.265     0.972    cpu/vga_display/y_counter_reg_n_0_[1]
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.017 r  cpu/vga_display/y_counter[10]_i_2/O
                         net (fo=4, routed)           0.154     1.171    cpu/vga_display/y_counter[10]_i_2_n_0
    SLICE_X57Y102        LUT5 (Prop_lut5_I2_O)        0.048     1.219 r  cpu/vga_display/y_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.219    cpu/vga_display/y_counter[9]_i_2_n_0
    SLICE_X57Y102        FDRE                                         r  cpu/vga_display/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.832     0.834    cpu/vga_display/clk_out1
    SLICE_X57Y102        FDRE                                         r  cpu/vga_display/y_counter_reg[9]/C
                         clock pessimism              0.000     0.834    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.107     0.941    cpu/vga_display/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.798%)  route 0.127ns (33.202%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.563     0.565    cpu/vga_display/clk_out1
    SLICE_X57Y95         FDRE                                         r  cpu/vga_display/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cpu/vga_display/x_counter_reg[5]/Q
                         net (fo=4, routed)           0.127     0.833    cpu/vga_display/x_counter[5]
    SLICE_X57Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.948 r  cpu/vga_display/x_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.948    cpu/vga_display/p_1_in[5]
    SLICE_X57Y95         FDRE                                         r  cpu/vga_display/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.833     0.835    cpu/vga_display/clk_out1
    SLICE_X57Y95         FDRE                                         r  cpu/vga_display/x_counter_reg[5]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X57Y95         FDRE (Hold_fdre_C_D)         0.105     0.670    cpu/vga_display/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    cpu/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y100    cpu/vga_display/h_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y100    cpu/vga_display/h_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y103    cpu/vga_display/v_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y103    cpu/vga_display/v_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y121    cpu/vga_display/vga_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X68Y120    cpu/vga_display/vga_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X69Y121    cpu/vga_display/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y121    cpu/vga_display/vga_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y121    cpu/vga_display/vga_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y121    cpu/vga_display/vga_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y100    cpu/vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    cpu/vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y121    cpu/vga_display/vga_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y121    cpu/vga_display/vga_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    cpu/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         55988 Endpoints
Min Delay         55988 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        143.420ns  (logic 58.726ns (40.947%)  route 84.694ns (59.053%))
  Logic Levels:           324  (CARRY4=285 FDRE=1 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          4.805    10.536    cpu/regfile/BES_i_70
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.868 r  cpu/regfile/mem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.000    10.868    cpu/register_PC/mem_reg_0_127_0_0_i_1_0
    SLICE_X12Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    11.082 r  cpu/register_PC/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.085    12.167    cpu/register_PC/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.297    12.464 r  cpu/register_PC/mem_reg_0_127_0_0_i_1/O
                         net (fo=514, routed)         2.127    14.591    cpu/mux_AluB/MDin[0]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  cpu/mux_AluB/registers[1][31]_i_7/O
                         net (fo=76, routed)          2.729    17.443    cpu/register_PC/ALUB[0]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    17.567 r  cpu/register_PC/registers[1][0]_i_1350/O
                         net (fo=1, routed)           0.000    17.567    cpu/alu/S[0]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.099 r  cpu/alu/registers_reg[1][0]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    18.099    cpu/alu/registers_reg[1][0]_i_1311_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  cpu/alu/registers_reg[1][0]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu/alu/registers_reg[1][0]_i_1306_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  cpu/alu/registers_reg[1][0]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    18.327    cpu/alu/registers_reg[1][0]_i_1301_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.441 r  cpu/alu/registers_reg[1][0]_i_1296/CO[3]
                         net (fo=1, routed)           0.000    18.441    cpu/alu/registers_reg[1][0]_i_1296_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.555 r  cpu/alu/registers_reg[1][0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000    18.555    cpu/alu/registers_reg[1][0]_i_1291_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.669 r  cpu/alu/registers_reg[1][0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    18.669    cpu/alu/registers_reg[1][0]_i_1286_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.783 r  cpu/alu/registers_reg[1][0]_i_1281/CO[3]
                         net (fo=1, routed)           0.000    18.783    cpu/alu/registers_reg[1][0]_i_1281_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  cpu/alu/registers_reg[1][0]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    18.897    cpu/alu/registers_reg[1][0]_i_1278_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.168 r  cpu/alu/registers_reg[1][0]_i_1277/CO[0]
                         net (fo=35, routed)          2.054    21.223    cpu/alu/data4_0[31]
    SLICE_X49Y110        LUT3 (Prop_lut3_I0_O)        0.373    21.596 r  cpu/alu/registers[1][0]_i_1318/O
                         net (fo=1, routed)           0.000    21.596    cpu/alu/registers[1][0]_i_1318_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.146 r  cpu/alu/registers_reg[1][0]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    22.146    cpu/alu/registers_reg[1][0]_i_1269_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.260 r  cpu/alu/registers_reg[1][0]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    22.260    cpu/alu/registers_reg[1][0]_i_1264_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  cpu/alu/registers_reg[1][0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    22.374    cpu/alu/registers_reg[1][0]_i_1259_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  cpu/alu/registers_reg[1][0]_i_1254/CO[3]
                         net (fo=1, routed)           0.000    22.488    cpu/alu/registers_reg[1][0]_i_1254_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  cpu/alu/registers_reg[1][0]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    22.602    cpu/alu/registers_reg[1][0]_i_1249_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  cpu/alu/registers_reg[1][0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    22.716    cpu/alu/registers_reg[1][0]_i_1244_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  cpu/alu/registers_reg[1][0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000    22.830    cpu/alu/registers_reg[1][0]_i_1239_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  cpu/alu/registers_reg[1][0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    22.944    cpu/alu/registers_reg[1][0]_i_1236_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.101 r  cpu/alu/registers_reg[1][0]_i_1235/CO[1]
                         net (fo=35, routed)          1.949    25.050    cpu/alu/data4_0[30]
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.329    25.379 r  cpu/alu/registers[1][0]_i_1276/O
                         net (fo=1, routed)           0.000    25.379    cpu/alu/registers[1][0]_i_1276_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.929 r  cpu/alu/registers_reg[1][0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    25.929    cpu/alu/registers_reg[1][0]_i_1227_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.043 r  cpu/alu/registers_reg[1][0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    26.043    cpu/alu/registers_reg[1][0]_i_1222_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.157 r  cpu/alu/registers_reg[1][0]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    26.157    cpu/alu/registers_reg[1][0]_i_1217_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.271 r  cpu/alu/registers_reg[1][0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    26.271    cpu/alu/registers_reg[1][0]_i_1212_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.385 r  cpu/alu/registers_reg[1][0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    26.385    cpu/alu/registers_reg[1][0]_i_1207_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.499 r  cpu/alu/registers_reg[1][0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    26.499    cpu/alu/registers_reg[1][0]_i_1202_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.613 r  cpu/alu/registers_reg[1][0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    26.613    cpu/alu/registers_reg[1][0]_i_1197_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.727 r  cpu/alu/registers_reg[1][0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    26.727    cpu/alu/registers_reg[1][0]_i_1194_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.884 r  cpu/alu/registers_reg[1][0]_i_1193/CO[1]
                         net (fo=35, routed)          1.638    28.523    cpu/alu/data4_0[29]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.329    28.852 r  cpu/alu/registers[1][0]_i_1234/O
                         net (fo=1, routed)           0.000    28.852    cpu/alu/registers[1][0]_i_1234_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  cpu/alu/registers_reg[1][0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    29.402    cpu/alu/registers_reg[1][0]_i_1185_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  cpu/alu/registers_reg[1][0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    29.516    cpu/alu/registers_reg[1][0]_i_1180_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  cpu/alu/registers_reg[1][0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    29.630    cpu/alu/registers_reg[1][0]_i_1175_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  cpu/alu/registers_reg[1][0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    29.744    cpu/alu/registers_reg[1][0]_i_1170_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  cpu/alu/registers_reg[1][0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    29.858    cpu/alu/registers_reg[1][0]_i_1165_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  cpu/alu/registers_reg[1][0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    29.972    cpu/alu/registers_reg[1][0]_i_1160_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  cpu/alu/registers_reg[1][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    30.086    cpu/alu/registers_reg[1][0]_i_1155_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.200 r  cpu/alu/registers_reg[1][0]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    30.200    cpu/alu/registers_reg[1][0]_i_1152_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.357 r  cpu/alu/registers_reg[1][0]_i_1151/CO[1]
                         net (fo=35, routed)          2.233    32.589    cpu/alu/data4_0[28]
    SLICE_X48Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.918 r  cpu/alu/registers[1][0]_i_1191/O
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers[1][0]_i_1191_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.316 r  cpu/alu/registers_reg[1][0]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    33.316    cpu/alu/registers_reg[1][0]_i_1143_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  cpu/alu/registers_reg[1][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    33.430    cpu/alu/registers_reg[1][0]_i_1138_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  cpu/alu/registers_reg[1][0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    33.544    cpu/alu/registers_reg[1][0]_i_1133_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  cpu/alu/registers_reg[1][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    33.658    cpu/alu/registers_reg[1][0]_i_1128_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  cpu/alu/registers_reg[1][0]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    33.772    cpu/alu/registers_reg[1][0]_i_1123_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  cpu/alu/registers_reg[1][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    33.886    cpu/alu/registers_reg[1][0]_i_1118_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  cpu/alu/registers_reg[1][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    34.000    cpu/alu/registers_reg[1][0]_i_1113_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  cpu/alu/registers_reg[1][0]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    34.114    cpu/alu/registers_reg[1][0]_i_1110_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.271 r  cpu/alu/registers_reg[1][0]_i_1109/CO[1]
                         net (fo=35, routed)          1.952    36.224    cpu/alu/data4_0[27]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    36.553 r  cpu/alu/registers[1][0]_i_1140/O
                         net (fo=1, routed)           0.000    36.553    cpu/alu/registers[1][0]_i_1140_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.951 r  cpu/alu/registers_reg[1][0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    36.951    cpu/alu/registers_reg[1][0]_i_1091_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.065 r  cpu/alu/registers_reg[1][0]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    37.065    cpu/alu/registers_reg[1][0]_i_1086_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.179 r  cpu/alu/registers_reg[1][0]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    37.179    cpu/alu/registers_reg[1][0]_i_1081_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.293 r  cpu/alu/registers_reg[1][0]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    37.293    cpu/alu/registers_reg[1][0]_i_1076_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.407 r  cpu/alu/registers_reg[1][0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    37.407    cpu/alu/registers_reg[1][0]_i_1071_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.521 r  cpu/alu/registers_reg[1][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    37.521    cpu/alu/registers_reg[1][0]_i_1068_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.678 r  cpu/alu/registers_reg[1][0]_i_1067/CO[1]
                         net (fo=35, routed)          1.932    39.610    cpu/alu/data4_0[26]
    SLICE_X43Y111        LUT3 (Prop_lut3_I0_O)        0.329    39.939 r  cpu/alu/registers[1][0]_i_1108/O
                         net (fo=1, routed)           0.000    39.939    cpu/alu/registers[1][0]_i_1108_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.489 r  cpu/alu/registers_reg[1][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    40.489    cpu/alu/registers_reg[1][0]_i_1059_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.603 r  cpu/alu/registers_reg[1][0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    40.603    cpu/alu/registers_reg[1][0]_i_1054_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.717 r  cpu/alu/registers_reg[1][0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    40.717    cpu/alu/registers_reg[1][0]_i_1049_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.831 r  cpu/alu/registers_reg[1][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    40.831    cpu/alu/registers_reg[1][0]_i_1044_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.945 r  cpu/alu/registers_reg[1][0]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    40.945    cpu/alu/registers_reg[1][0]_i_1039_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.059 r  cpu/alu/registers_reg[1][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    41.059    cpu/alu/registers_reg[1][0]_i_1034_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.173 r  cpu/alu/registers_reg[1][0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    41.173    cpu/alu/registers_reg[1][0]_i_1029_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.287 r  cpu/alu/registers_reg[1][0]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    41.287    cpu/alu/registers_reg[1][0]_i_1026_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.444 r  cpu/alu/registers_reg[1][0]_i_1025/CO[1]
                         net (fo=35, routed)          1.937    43.381    cpu/alu/data4_0[25]
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.329    43.710 r  cpu/alu/registers[1][0]_i_1066/O
                         net (fo=1, routed)           0.000    43.710    cpu/alu/registers[1][0]_i_1066_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.260 r  cpu/alu/registers_reg[1][0]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    44.260    cpu/alu/registers_reg[1][0]_i_1017_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.374 r  cpu/alu/registers_reg[1][0]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    44.374    cpu/alu/registers_reg[1][0]_i_1012_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.488 r  cpu/alu/registers_reg[1][0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    44.488    cpu/alu/registers_reg[1][0]_i_1007_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.602 r  cpu/alu/registers_reg[1][0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    44.602    cpu/alu/registers_reg[1][0]_i_1002_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.716 r  cpu/alu/registers_reg[1][0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    44.716    cpu/alu/registers_reg[1][0]_i_997_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.830 r  cpu/alu/registers_reg[1][0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    44.830    cpu/alu/registers_reg[1][0]_i_992_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.944 r  cpu/alu/registers_reg[1][0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    44.944    cpu/alu/registers_reg[1][0]_i_987_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  cpu/alu/registers_reg[1][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    45.058    cpu/alu/registers_reg[1][0]_i_984_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.215 r  cpu/alu/registers_reg[1][0]_i_983/CO[1]
                         net (fo=35, routed)          2.577    47.792    cpu/alu/data4_0[24]
    SLICE_X40Y108        LUT3 (Prop_lut3_I0_O)        0.329    48.121 r  cpu/alu/registers[1][0]_i_1024/O
                         net (fo=1, routed)           0.000    48.121    cpu/alu/registers[1][0]_i_1024_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.671 r  cpu/alu/registers_reg[1][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    48.671    cpu/alu/registers_reg[1][0]_i_975_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  cpu/alu/registers_reg[1][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    48.785    cpu/alu/registers_reg[1][0]_i_970_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  cpu/alu/registers_reg[1][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    48.899    cpu/alu/registers_reg[1][0]_i_965_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.013 r  cpu/alu/registers_reg[1][0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    49.013    cpu/alu/registers_reg[1][0]_i_960_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.127 r  cpu/alu/registers_reg[1][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    49.127    cpu/alu/registers_reg[1][0]_i_955_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.241 r  cpu/alu/registers_reg[1][0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    49.241    cpu/alu/registers_reg[1][0]_i_950_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.355 r  cpu/alu/registers_reg[1][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    49.355    cpu/alu/registers_reg[1][0]_i_945_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.469 r  cpu/alu/registers_reg[1][0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    49.469    cpu/alu/registers_reg[1][0]_i_942_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.626 r  cpu/alu/registers_reg[1][0]_i_941/CO[1]
                         net (fo=35, routed)          1.055    50.682    cpu/alu/data4_0[23]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    51.011 r  cpu/alu/registers[1][0]_i_982/O
                         net (fo=1, routed)           0.000    51.011    cpu/alu/registers[1][0]_i_982_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.561 r  cpu/alu/registers_reg[1][0]_i_933/CO[3]
                         net (fo=1, routed)           0.000    51.561    cpu/alu/registers_reg[1][0]_i_933_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.675 r  cpu/alu/registers_reg[1][0]_i_928/CO[3]
                         net (fo=1, routed)           0.000    51.675    cpu/alu/registers_reg[1][0]_i_928_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.789 r  cpu/alu/registers_reg[1][0]_i_923/CO[3]
                         net (fo=1, routed)           0.000    51.789    cpu/alu/registers_reg[1][0]_i_923_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.903 r  cpu/alu/registers_reg[1][0]_i_918/CO[3]
                         net (fo=1, routed)           0.000    51.903    cpu/alu/registers_reg[1][0]_i_918_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.017 r  cpu/alu/registers_reg[1][0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    52.017    cpu/alu/registers_reg[1][0]_i_913_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  cpu/alu/registers_reg[1][0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    52.131    cpu/alu/registers_reg[1][0]_i_908_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  cpu/alu/registers_reg[1][0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    52.245    cpu/alu/registers_reg[1][0]_i_903_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  cpu/alu/registers_reg[1][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    52.359    cpu/alu/registers_reg[1][0]_i_900_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.516 r  cpu/alu/registers_reg[1][0]_i_899/CO[1]
                         net (fo=35, routed)          2.179    54.695    cpu/alu/data4_0[22]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    55.024 r  cpu/alu/registers[1][0]_i_940/O
                         net (fo=1, routed)           0.000    55.024    cpu/alu/registers[1][0]_i_940_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.557 r  cpu/alu/registers_reg[1][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    55.557    cpu/alu/registers_reg[1][0]_i_891_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.674 r  cpu/alu/registers_reg[1][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    55.674    cpu/alu/registers_reg[1][0]_i_886_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.791 r  cpu/alu/registers_reg[1][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    55.791    cpu/alu/registers_reg[1][0]_i_881_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.908 r  cpu/alu/registers_reg[1][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    55.908    cpu/alu/registers_reg[1][0]_i_876_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.025 r  cpu/alu/registers_reg[1][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.025    cpu/alu/registers_reg[1][0]_i_871_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.142 r  cpu/alu/registers_reg[1][0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg[1][0]_i_866_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.259 r  cpu/alu/registers_reg[1][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.259    cpu/alu/registers_reg[1][0]_i_861_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.376 r  cpu/alu/registers_reg[1][0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    56.376    cpu/alu/registers_reg[1][0]_i_858_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.533 r  cpu/alu/registers_reg[1][0]_i_857/CO[1]
                         net (fo=35, routed)          2.232    58.764    cpu/alu/data4_0[21]
    SLICE_X35Y112        LUT3 (Prop_lut3_I0_O)        0.332    59.096 r  cpu/alu/registers[1][0]_i_896/O
                         net (fo=1, routed)           0.000    59.096    cpu/alu/registers[1][0]_i_896_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.497 r  cpu/alu/registers_reg[1][0]_i_849/CO[3]
                         net (fo=1, routed)           0.000    59.497    cpu/alu/registers_reg[1][0]_i_849_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  cpu/alu/registers_reg[1][0]_i_844/CO[3]
                         net (fo=1, routed)           0.000    59.611    cpu/alu/registers_reg[1][0]_i_844_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  cpu/alu/registers_reg[1][0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    59.725    cpu/alu/registers_reg[1][0]_i_839_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  cpu/alu/registers_reg[1][0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    59.839    cpu/alu/registers_reg[1][0]_i_834_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  cpu/alu/registers_reg[1][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    59.953    cpu/alu/registers_reg[1][0]_i_829_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  cpu/alu/registers_reg[1][0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    60.067    cpu/alu/registers_reg[1][0]_i_824_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.181 r  cpu/alu/registers_reg[1][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    60.181    cpu/alu/registers_reg[1][0]_i_819_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.295 r  cpu/alu/registers_reg[1][0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.295    cpu/alu/registers_reg[1][0]_i_816_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.452 r  cpu/alu/registers_reg[1][0]_i_815/CO[1]
                         net (fo=35, routed)          2.056    62.508    cpu/alu/data4_0[20]
    SLICE_X33Y111        LUT3 (Prop_lut3_I0_O)        0.329    62.837 r  cpu/alu/registers[1][0]_i_854/O
                         net (fo=1, routed)           0.000    62.837    cpu/alu/registers[1][0]_i_854_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.238 r  cpu/alu/registers_reg[1][0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    63.238    cpu/alu/registers_reg[1][0]_i_807_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.352 r  cpu/alu/registers_reg[1][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.352    cpu/alu/registers_reg[1][0]_i_802_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  cpu/alu/registers_reg[1][0]_i_797/CO[3]
                         net (fo=1, routed)           0.000    63.466    cpu/alu/registers_reg[1][0]_i_797_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  cpu/alu/registers_reg[1][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    63.580    cpu/alu/registers_reg[1][0]_i_792_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.694 r  cpu/alu/registers_reg[1][0]_i_787/CO[3]
                         net (fo=1, routed)           0.000    63.694    cpu/alu/registers_reg[1][0]_i_787_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.808 r  cpu/alu/registers_reg[1][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    63.808    cpu/alu/registers_reg[1][0]_i_782_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.922 r  cpu/alu/registers_reg[1][0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    63.922    cpu/alu/registers_reg[1][0]_i_777_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  cpu/alu/registers_reg[1][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    64.036    cpu/alu/registers_reg[1][0]_i_774_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.193 r  cpu/alu/registers_reg[1][0]_i_773/CO[1]
                         net (fo=35, routed)          2.053    66.246    cpu/alu/data4_0[19]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.329    66.575 r  cpu/alu/registers[1][0]_i_814/O
                         net (fo=1, routed)           0.000    66.575    cpu/alu/registers[1][0]_i_814_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.125 r  cpu/alu/registers_reg[1][0]_i_765/CO[3]
                         net (fo=1, routed)           0.000    67.125    cpu/alu/registers_reg[1][0]_i_765_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.239 r  cpu/alu/registers_reg[1][0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    67.239    cpu/alu/registers_reg[1][0]_i_760_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.353 r  cpu/alu/registers_reg[1][0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    67.353    cpu/alu/registers_reg[1][0]_i_755_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.467 r  cpu/alu/registers_reg[1][0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.467    cpu/alu/registers_reg[1][0]_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.581 r  cpu/alu/registers_reg[1][0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    67.581    cpu/alu/registers_reg[1][0]_i_745_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.695 r  cpu/alu/registers_reg[1][0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    67.695    cpu/alu/registers_reg[1][0]_i_740_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.809 r  cpu/alu/registers_reg[1][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    67.809    cpu/alu/registers_reg[1][0]_i_735_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.923 r  cpu/alu/registers_reg[1][0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    67.923    cpu/alu/registers_reg[1][0]_i_732_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.080 r  cpu/alu/registers_reg[1][0]_i_731/CO[1]
                         net (fo=35, routed)          2.031    70.111    cpu/alu/data4_0[18]
    SLICE_X29Y108        LUT3 (Prop_lut3_I0_O)        0.329    70.440 r  cpu/alu/registers[1][0]_i_772/O
                         net (fo=1, routed)           0.000    70.440    cpu/alu/registers[1][0]_i_772_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.990 r  cpu/alu/registers_reg[1][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    70.990    cpu/alu/registers_reg[1][0]_i_723_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  cpu/alu/registers_reg[1][0]_i_718/CO[3]
                         net (fo=1, routed)           0.000    71.104    cpu/alu/registers_reg[1][0]_i_718_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  cpu/alu/registers_reg[1][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    71.218    cpu/alu/registers_reg[1][0]_i_713_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  cpu/alu/registers_reg[1][0]_i_708/CO[3]
                         net (fo=1, routed)           0.000    71.332    cpu/alu/registers_reg[1][0]_i_708_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  cpu/alu/registers_reg[1][0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    71.446    cpu/alu/registers_reg[1][0]_i_703_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.560 r  cpu/alu/registers_reg[1][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    71.560    cpu/alu/registers_reg[1][0]_i_698_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.674 r  cpu/alu/registers_reg[1][0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.674    cpu/alu/registers_reg[1][0]_i_693_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.788 r  cpu/alu/registers_reg[1][0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    71.788    cpu/alu/registers_reg[1][0]_i_690_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.945 r  cpu/alu/registers_reg[1][0]_i_689/CO[1]
                         net (fo=35, routed)          2.581    74.526    cpu/alu/data4_0[17]
    SLICE_X15Y107        LUT3 (Prop_lut3_I0_O)        0.329    74.855 r  cpu/alu/registers[1][0]_i_730/O
                         net (fo=1, routed)           0.000    74.855    cpu/alu/registers[1][0]_i_730_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.405 r  cpu/alu/registers_reg[1][0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    75.405    cpu/alu/registers_reg[1][0]_i_681_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.519 r  cpu/alu/registers_reg[1][0]_i_676/CO[3]
                         net (fo=1, routed)           0.000    75.519    cpu/alu/registers_reg[1][0]_i_676_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.633 r  cpu/alu/registers_reg[1][0]_i_671/CO[3]
                         net (fo=1, routed)           0.000    75.633    cpu/alu/registers_reg[1][0]_i_671_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.747 r  cpu/alu/registers_reg[1][0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.747    cpu/alu/registers_reg[1][0]_i_666_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.861 r  cpu/alu/registers_reg[1][0]_i_661/CO[3]
                         net (fo=1, routed)           0.000    75.861    cpu/alu/registers_reg[1][0]_i_661_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.975 r  cpu/alu/registers_reg[1][0]_i_656/CO[3]
                         net (fo=1, routed)           0.000    75.975    cpu/alu/registers_reg[1][0]_i_656_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.089 r  cpu/alu/registers_reg[1][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    76.089    cpu/alu/registers_reg[1][0]_i_651_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.203 r  cpu/alu/registers_reg[1][0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    76.203    cpu/alu/registers_reg[1][0]_i_648_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.360 r  cpu/alu/registers_reg[1][0]_i_647/CO[1]
                         net (fo=35, routed)          2.570    78.930    cpu/alu/data4_0[16]
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.329    79.259 r  cpu/alu/registers[1][0]_i_686/O
                         net (fo=1, routed)           0.000    79.259    cpu/alu/registers[1][0]_i_686_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.660 r  cpu/alu/registers_reg[1][0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    79.660    cpu/alu/registers_reg[1][0]_i_639_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.774 r  cpu/alu/registers_reg[1][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    79.774    cpu/alu/registers_reg[1][0]_i_634_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  cpu/alu/registers_reg[1][0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    79.888    cpu/alu/registers_reg[1][0]_i_629_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  cpu/alu/registers_reg[1][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    80.002    cpu/alu/registers_reg[1][0]_i_624_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  cpu/alu/registers_reg[1][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    80.116    cpu/alu/registers_reg[1][0]_i_619_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  cpu/alu/registers_reg[1][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    80.230    cpu/alu/registers_reg[1][0]_i_614_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  cpu/alu/registers_reg[1][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    80.344    cpu/alu/registers_reg[1][0]_i_609_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  cpu/alu/registers_reg[1][0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    80.458    cpu/alu/registers_reg[1][0]_i_606_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.615 r  cpu/alu/registers_reg[1][0]_i_605/CO[1]
                         net (fo=35, routed)          2.114    82.729    cpu/alu/data4_0[15]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.329    83.058 r  cpu/alu/registers[1][0]_i_646/O
                         net (fo=1, routed)           0.000    83.058    cpu/alu/registers[1][0]_i_646_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.591 r  cpu/alu/registers_reg[1][0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    83.591    cpu/alu/registers_reg[1][0]_i_597_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  cpu/alu/registers_reg[1][0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    83.708    cpu/alu/registers_reg[1][0]_i_592_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  cpu/alu/registers_reg[1][0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    83.825    cpu/alu/registers_reg[1][0]_i_587_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  cpu/alu/registers_reg[1][0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    83.942    cpu/alu/registers_reg[1][0]_i_582_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  cpu/alu/registers_reg[1][0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    84.059    cpu/alu/registers_reg[1][0]_i_577_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.175 r  cpu/alu/registers_reg[1][0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    84.175    cpu/alu/registers_reg[1][0]_i_572_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.292 r  cpu/alu/registers_reg[1][0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    84.292    cpu/alu/registers_reg[1][0]_i_567_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.409 r  cpu/alu/registers_reg[1][0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    84.409    cpu/alu/registers_reg[1][0]_i_564_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.566 r  cpu/alu/registers_reg[1][0]_i_563/CO[1]
                         net (fo=35, routed)          2.357    86.924    cpu/alu/data4_0[14]
    SLICE_X32Y105        LUT3 (Prop_lut3_I0_O)        0.332    87.256 r  cpu/alu/registers[1][0]_i_604/O
                         net (fo=1, routed)           0.000    87.256    cpu/alu/registers[1][0]_i_604_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.806 r  cpu/alu/registers_reg[1][0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    87.806    cpu/alu/registers_reg[1][0]_i_555_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.920 r  cpu/alu/registers_reg[1][0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    87.920    cpu/alu/registers_reg[1][0]_i_550_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.034 r  cpu/alu/registers_reg[1][0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    88.034    cpu/alu/registers_reg[1][0]_i_545_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.148 r  cpu/alu/registers_reg[1][0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    88.148    cpu/alu/registers_reg[1][0]_i_540_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.262 r  cpu/alu/registers_reg[1][0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    88.262    cpu/alu/registers_reg[1][0]_i_535_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.376 r  cpu/alu/registers_reg[1][0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    88.376    cpu/alu/registers_reg[1][0]_i_530_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  cpu/alu/registers_reg[1][0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    88.490    cpu/alu/registers_reg[1][0]_i_525_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  cpu/alu/registers_reg[1][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    88.604    cpu/alu/registers_reg[1][0]_i_522_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.761 r  cpu/alu/registers_reg[1][0]_i_521/CO[1]
                         net (fo=35, routed)          2.430    91.190    cpu/alu/data4_0[13]
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.329    91.519 r  cpu/alu/registers[1][0]_i_558/O
                         net (fo=1, routed)           0.000    91.519    cpu/alu/registers[1][0]_i_558_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.069 r  cpu/alu/registers_reg[1][0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    92.069    cpu/alu/registers_reg[1][0]_i_508_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.183 r  cpu/alu/registers_reg[1][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    92.183    cpu/alu/registers_reg[1][0]_i_503_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.297 r  cpu/alu/registers_reg[1][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    92.297    cpu/alu/registers_reg[1][0]_i_498_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.411 r  cpu/alu/registers_reg[1][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.411    cpu/alu/registers_reg[1][0]_i_493_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.525 r  cpu/alu/registers_reg[1][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    92.525    cpu/alu/registers_reg[1][0]_i_488_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.639 r  cpu/alu/registers_reg[1][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.639    cpu/alu/registers_reg[1][0]_i_483_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.753 r  cpu/alu/registers_reg[1][0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    92.753    cpu/alu/registers_reg[1][0]_i_480_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.910 r  cpu/alu/registers_reg[1][0]_i_479/CO[1]
                         net (fo=35, routed)          1.746    94.657    cpu/alu/data4_0[12]
    SLICE_X36Y104        LUT3 (Prop_lut3_I0_O)        0.329    94.986 r  cpu/alu/registers[1][0]_i_519/O
                         net (fo=1, routed)           0.000    94.986    cpu/alu/registers[1][0]_i_519_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    95.384 r  cpu/alu/registers_reg[1][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    95.384    cpu/alu/registers_reg[1][0]_i_471_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  cpu/alu/registers_reg[1][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    95.498    cpu/alu/registers_reg[1][0]_i_466_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  cpu/alu/registers_reg[1][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    95.612    cpu/alu/registers_reg[1][0]_i_461_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  cpu/alu/registers_reg[1][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    95.726    cpu/alu/registers_reg[1][0]_i_456_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  cpu/alu/registers_reg[1][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    95.840    cpu/alu/registers_reg[1][0]_i_451_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.954 r  cpu/alu/registers_reg[1][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    95.954    cpu/alu/registers_reg[1][0]_i_446_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.068 r  cpu/alu/registers_reg[1][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    96.068    cpu/alu/registers_reg[1][0]_i_441_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.182 r  cpu/alu/registers_reg[1][0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    96.182    cpu/alu/registers_reg[1][0]_i_438_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.339 r  cpu/alu/registers_reg[1][0]_i_437/CO[1]
                         net (fo=35, routed)          2.428    98.767    cpu/alu/data4_0[11]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    99.096 r  cpu/alu/registers[1][0]_i_476/O
                         net (fo=1, routed)           0.000    99.096    cpu/alu/registers[1][0]_i_476_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.472 r  cpu/alu/registers_reg[1][0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    99.472    cpu/alu/registers_reg[1][0]_i_429_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.589 r  cpu/alu/registers_reg[1][0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    99.589    cpu/alu/registers_reg[1][0]_i_424_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.706 r  cpu/alu/registers_reg[1][0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    99.706    cpu/alu/registers_reg[1][0]_i_419_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.823 r  cpu/alu/registers_reg[1][0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    99.823    cpu/alu/registers_reg[1][0]_i_414_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.940 r  cpu/alu/registers_reg[1][0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    99.940    cpu/alu/registers_reg[1][0]_i_409_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.057 r  cpu/alu/registers_reg[1][0]_i_404/CO[3]
                         net (fo=1, routed)           0.000   100.057    cpu/alu/registers_reg[1][0]_i_404_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.174 r  cpu/alu/registers_reg[1][0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   100.174    cpu/alu/registers_reg[1][0]_i_399_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.291 r  cpu/alu/registers_reg[1][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   100.291    cpu/alu/registers_reg[1][0]_i_396_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.448 r  cpu/alu/registers_reg[1][0]_i_395/CO[1]
                         net (fo=35, routed)          1.888   102.336    cpu/alu/data4_0[10]
    SLICE_X44Y102        LUT3 (Prop_lut3_I0_O)        0.332   102.668 r  cpu/alu/registers[1][0]_i_434/O
                         net (fo=1, routed)           0.000   102.668    cpu/alu/registers[1][0]_i_434_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   103.069 r  cpu/alu/registers_reg[1][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000   103.069    cpu/alu/registers_reg[1][0]_i_387_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.183 r  cpu/alu/registers_reg[1][0]_i_382/CO[3]
                         net (fo=1, routed)           0.000   103.183    cpu/alu/registers_reg[1][0]_i_382_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.297 r  cpu/alu/registers_reg[1][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000   103.297    cpu/alu/registers_reg[1][0]_i_377_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  cpu/alu/registers_reg[1][0]_i_372/CO[3]
                         net (fo=1, routed)           0.000   103.411    cpu/alu/registers_reg[1][0]_i_372_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  cpu/alu/registers_reg[1][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000   103.525    cpu/alu/registers_reg[1][0]_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  cpu/alu/registers_reg[1][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000   103.639    cpu/alu/registers_reg[1][0]_i_362_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  cpu/alu/registers_reg[1][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   103.753    cpu/alu/registers_reg[1][0]_i_357_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  cpu/alu/registers_reg[1][0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   103.867    cpu/alu/registers_reg[1][0]_i_354_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.024 r  cpu/alu/registers_reg[1][0]_i_353/CO[1]
                         net (fo=35, routed)          2.416   106.440    cpu/alu/data4_0[9]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.329   106.769 r  cpu/alu/registers[1][0]_i_393/O
                         net (fo=1, routed)           0.000   106.769    cpu/alu/registers[1][0]_i_393_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.167 r  cpu/alu/registers_reg[1][0]_i_324/CO[3]
                         net (fo=1, routed)           0.000   107.167    cpu/alu/registers_reg[1][0]_i_324_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.281 r  cpu/alu/registers_reg[1][0]_i_319/CO[3]
                         net (fo=1, routed)           0.000   107.281    cpu/alu/registers_reg[1][0]_i_319_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.395 r  cpu/alu/registers_reg[1][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000   107.395    cpu/alu/registers_reg[1][0]_i_314_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.509 r  cpu/alu/registers_reg[1][0]_i_309/CO[3]
                         net (fo=1, routed)           0.000   107.509    cpu/alu/registers_reg[1][0]_i_309_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.623 r  cpu/alu/registers_reg[1][0]_i_304/CO[3]
                         net (fo=1, routed)           0.000   107.623    cpu/alu/registers_reg[1][0]_i_304_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.737 r  cpu/alu/registers_reg[1][0]_i_299/CO[3]
                         net (fo=1, routed)           0.000   107.737    cpu/alu/registers_reg[1][0]_i_299_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.851 r  cpu/alu/registers_reg[1][0]_i_294/CO[3]
                         net (fo=1, routed)           0.000   107.851    cpu/alu/registers_reg[1][0]_i_294_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.965 r  cpu/alu/registers_reg[1][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000   107.965    cpu/alu/registers_reg[1][0]_i_291_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.122 r  cpu/alu/registers_reg[1][0]_i_290/CO[1]
                         net (fo=35, routed)          1.861   109.983    cpu/alu/data4_0[8]
    SLICE_X47Y101        LUT3 (Prop_lut3_I0_O)        0.329   110.312 r  cpu/alu/registers[1][0]_i_352/O
                         net (fo=1, routed)           0.000   110.312    cpu/alu/registers[1][0]_i_352_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.862 r  cpu/alu/registers_reg[1][0]_i_285/CO[3]
                         net (fo=1, routed)           0.000   110.862    cpu/alu/registers_reg[1][0]_i_285_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.976 r  cpu/alu/registers_reg[1][0]_i_249/CO[3]
                         net (fo=1, routed)           0.000   110.976    cpu/alu/registers_reg[1][0]_i_249_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.090 r  cpu/alu/registers_reg[1][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   111.090    cpu/alu/registers_reg[1][0]_i_244_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.204 r  cpu/alu/registers_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000   111.204    cpu/alu/registers_reg[1][0]_i_239_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.318 r  cpu/alu/registers_reg[1][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   111.318    cpu/alu/registers_reg[1][0]_i_234_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.432 r  cpu/alu/registers_reg[1][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   111.432    cpu/alu/registers_reg[1][0]_i_229_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.546 r  cpu/alu/registers_reg[1][0]_i_224/CO[3]
                         net (fo=1, routed)           0.000   111.546    cpu/alu/registers_reg[1][0]_i_224_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.660 r  cpu/alu/registers_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000   111.660    cpu/alu/registers_reg[1][0]_i_221_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.817 r  cpu/alu/registers_reg[1][0]_i_220/CO[1]
                         net (fo=35, routed)          1.938   113.755    cpu/alu/data4_0[7]
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.329   114.084 r  cpu/alu/registers[1][0]_i_349/O
                         net (fo=1, routed)           0.000   114.084    cpu/alu/registers[1][0]_i_349_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.634 r  cpu/alu/registers_reg[1][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000   114.634    cpu/alu/registers_reg[1][0]_i_280_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.748 r  cpu/alu/registers_reg[1][0]_i_215/CO[3]
                         net (fo=1, routed)           0.000   114.748    cpu/alu/registers_reg[1][0]_i_215_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.862 r  cpu/alu/registers_reg[1][0]_i_184/CO[3]
                         net (fo=1, routed)           0.000   114.862    cpu/alu/registers_reg[1][0]_i_184_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.976 r  cpu/alu/registers_reg[1][0]_i_179/CO[3]
                         net (fo=1, routed)           0.000   114.976    cpu/alu/registers_reg[1][0]_i_179_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.090 r  cpu/alu/registers_reg[1][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   115.090    cpu/alu/registers_reg[1][0]_i_174_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.204 r  cpu/alu/registers_reg[1][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   115.204    cpu/alu/registers_reg[1][0]_i_169_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.318 r  cpu/alu/registers_reg[1][0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   115.318    cpu/alu/registers_reg[1][0]_i_164_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.432 r  cpu/alu/registers_reg[1][0]_i_161/CO[3]
                         net (fo=1, routed)           0.000   115.432    cpu/alu/registers_reg[1][0]_i_161_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.589 r  cpu/alu/registers_reg[1][0]_i_160/CO[1]
                         net (fo=35, routed)          2.235   117.825    cpu/alu/data4_0[6]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.329   118.154 r  cpu/alu/registers[1][0]_i_344/O
                         net (fo=1, routed)           0.000   118.154    cpu/alu/registers[1][0]_i_344_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.555 r  cpu/alu/registers_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000   118.555    cpu/alu/registers_reg[1][0]_i_275_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.669 r  cpu/alu/registers_reg[1][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000   118.669    cpu/alu/registers_reg[1][0]_i_210_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.783 r  cpu/alu/registers_reg[1][0]_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.783    cpu/alu/registers_reg[1][0]_i_155_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.896 r  cpu/alu/registers_reg[1][0]_i_129/CO[3]
                         net (fo=1, routed)           0.000   118.896    cpu/alu/registers_reg[1][0]_i_129_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.010 r  cpu/alu/registers_reg[1][0]_i_124/CO[3]
                         net (fo=1, routed)           0.000   119.010    cpu/alu/registers_reg[1][0]_i_124_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.124 r  cpu/alu/registers_reg[1][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   119.124    cpu/alu/registers_reg[1][0]_i_119_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.238 r  cpu/alu/registers_reg[1][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   119.238    cpu/alu/registers_reg[1][0]_i_114_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.352 r  cpu/alu/registers_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   119.352    cpu/alu/registers_reg[1][0]_i_111_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.509 r  cpu/alu/registers_reg[1][0]_i_110/CO[1]
                         net (fo=35, routed)          2.514   122.024    cpu/alu/data4_0[5]
    SLICE_X43Y101        LUT3 (Prop_lut3_I0_O)        0.329   122.353 r  cpu/alu/registers[1][0]_i_341/O
                         net (fo=1, routed)           0.000   122.353    cpu/alu/registers[1][0]_i_341_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   122.754 r  cpu/alu/registers_reg[1][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000   122.754    cpu/alu/registers_reg[1][0]_i_270_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.868 r  cpu/alu/registers_reg[1][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000   122.868    cpu/alu/registers_reg[1][0]_i_205_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.982 r  cpu/alu/registers_reg[1][0]_i_150/CO[3]
                         net (fo=1, routed)           0.000   122.982    cpu/alu/registers_reg[1][0]_i_150_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.096 r  cpu/alu/registers_reg[1][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   123.096    cpu/alu/registers_reg[1][0]_i_105_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.210 r  cpu/alu/registers_reg[1][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000   123.210    cpu/alu/registers_reg[1][0]_i_84_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.324 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.324    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.438 r  cpu/alu/registers_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   123.438    cpu/alu/registers_reg[1][0]_i_74_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.552 r  cpu/alu/registers_reg[1][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   123.552    cpu/alu/registers_reg[1][0]_i_71_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.709 r  cpu/alu/registers_reg[1][0]_i_70/CO[1]
                         net (fo=35, routed)          2.534   126.243    cpu/alu/data4_0[4]
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.329   126.572 r  cpu/alu/registers[1][0]_i_338/O
                         net (fo=1, routed)           0.000   126.572    cpu/alu/registers[1][0]_i_338_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.973 r  cpu/alu/registers_reg[1][0]_i_265/CO[3]
                         net (fo=1, routed)           0.000   126.973    cpu/alu/registers_reg[1][0]_i_265_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.087 r  cpu/alu/registers_reg[1][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000   127.087    cpu/alu/registers_reg[1][0]_i_200_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.201 r  cpu/alu/registers_reg[1][0]_i_145/CO[3]
                         net (fo=1, routed)           0.000   127.201    cpu/alu/registers_reg[1][0]_i_145_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.314 r  cpu/alu/registers_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   127.314    cpu/alu/registers_reg[1][0]_i_100_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.428 r  cpu/alu/registers_reg[1][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   127.428    cpu/alu/registers_reg[1][0]_i_65_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.542 r  cpu/alu/registers_reg[1][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   127.542    cpu/alu/registers_reg[1][0]_i_49_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.656 r  cpu/alu/registers_reg[1][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.656    cpu/alu/registers_reg[1][0]_i_44_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.770 r  cpu/alu/registers_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   127.770    cpu/alu/registers_reg[1][0]_i_41_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.927 r  cpu/alu/registers_reg[1][0]_i_40/CO[1]
                         net (fo=35, routed)          2.203   130.131    cpu/alu/data4_0[3]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.329   130.460 r  cpu/alu/registers[1][0]_i_337/O
                         net (fo=1, routed)           0.000   130.460    cpu/alu/registers[1][0]_i_337_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.010 r  cpu/alu/registers_reg[1][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000   131.010    cpu/alu/registers_reg[1][0]_i_260_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.124 r  cpu/alu/registers_reg[1][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000   131.124    cpu/alu/registers_reg[1][0]_i_195_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.238 r  cpu/alu/registers_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   131.238    cpu/alu/registers_reg[1][0]_i_140_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.352 r  cpu/alu/registers_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000   131.352    cpu/alu/registers_reg[1][0]_i_95_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.466 r  cpu/alu/registers_reg[1][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   131.466    cpu/alu/registers_reg[1][0]_i_60_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.580 r  cpu/alu/registers_reg[1][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   131.580    cpu/alu/registers_reg[1][0]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.694 r  cpu/alu/registers_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   131.694    cpu/alu/registers_reg[1][0]_i_24_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.808 r  cpu/alu/registers_reg[1][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   131.808    cpu/alu/registers_reg[1][0]_i_21_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.965 r  cpu/alu/registers_reg[1][0]_i_20/CO[1]
                         net (fo=35, routed)          1.944   133.909    cpu/alu/data4_0[2]
    SLICE_X40Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   134.694 r  cpu/alu/registers_reg[1][0]_i_255/CO[3]
                         net (fo=1, routed)           0.001   134.695    cpu/alu/registers_reg[1][0]_i_255_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.809 r  cpu/alu/registers_reg[1][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000   134.809    cpu/alu/registers_reg[1][0]_i_190_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.923 r  cpu/alu/registers_reg[1][0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   134.923    cpu/alu/registers_reg[1][0]_i_135_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.037 r  cpu/alu/registers_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.000   135.037    cpu/alu/registers_reg[1][0]_i_90_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.151 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   135.151    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.265 r  cpu/alu/registers_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   135.265    cpu/alu/registers_reg[1][0]_i_30_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.379 r  cpu/alu/registers_reg[1][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   135.379    cpu/alu/registers_reg[1][0]_i_15_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.493 r  cpu/alu/registers_reg[1][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   135.493    cpu/alu/registers_reg[1][0]_i_10_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.650 r  cpu/alu/registers_reg[1][0]_i_9/CO[1]
                         net (fo=35, routed)          1.805   137.454    cpu/alu/data4_0[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   138.239 r  cpu/alu/registers_reg[1][0]_i_254/CO[3]
                         net (fo=1, routed)           0.001   138.240    cpu/alu/registers_reg[1][0]_i_254_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.354 r  cpu/alu/registers_reg[1][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000   138.354    cpu/alu/registers_reg[1][0]_i_189_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.468 r  cpu/alu/registers_reg[1][0]_i_134/CO[3]
                         net (fo=1, routed)           0.000   138.468    cpu/alu/registers_reg[1][0]_i_134_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.582 r  cpu/alu/registers_reg[1][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000   138.582    cpu/alu/registers_reg[1][0]_i_89_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.696 r  cpu/alu/registers_reg[1][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.696    cpu/alu/registers_reg[1][0]_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.810 r  cpu/alu/registers_reg[1][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   138.810    cpu/alu/registers_reg[1][0]_i_29_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.924 r  cpu/alu/registers_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   138.924    cpu/alu/registers_reg[1][0]_i_14_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.038 r  cpu/alu/registers_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.038    cpu/alu/registers_reg[1][0]_i_8_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.195 r  cpu/alu/registers_reg[1][0]_i_6/CO[1]
                         net (fo=1, routed)           0.872   140.066    cpu/register_PC/data4[0]
    SLICE_X29Y95         LUT3 (Prop_lut3_I2_O)        0.329   140.395 r  cpu/register_PC/registers[1][0]_i_4/O
                         net (fo=1, routed)           0.000   140.395    cpu/register_PC/registers[1][0]_i_4_n_0
    SLICE_X29Y95         MUXF7 (Prop_muxf7_I1_O)      0.217   140.612 r  cpu/register_PC/registers_reg[1][0]_i_2/O
                         net (fo=1, routed)           0.944   141.556    cpu/register_PC/registers_reg[1][0]_i_2_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.299   141.855 r  cpu/register_PC/registers[1][0]_i_1/O
                         net (fo=6, routed)           1.565   143.420    cpu/regfile/D[0]
    SLICE_X12Y94         FDRE                                         r  cpu/regfile/registers_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        143.231ns  (logic 58.726ns (41.001%)  route 84.505ns (58.999%))
  Logic Levels:           324  (CARRY4=285 FDRE=1 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          4.805    10.536    cpu/regfile/BES_i_70
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.868 r  cpu/regfile/mem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.000    10.868    cpu/register_PC/mem_reg_0_127_0_0_i_1_0
    SLICE_X12Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    11.082 r  cpu/register_PC/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.085    12.167    cpu/register_PC/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.297    12.464 r  cpu/register_PC/mem_reg_0_127_0_0_i_1/O
                         net (fo=514, routed)         2.127    14.591    cpu/mux_AluB/MDin[0]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  cpu/mux_AluB/registers[1][31]_i_7/O
                         net (fo=76, routed)          2.729    17.443    cpu/register_PC/ALUB[0]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    17.567 r  cpu/register_PC/registers[1][0]_i_1350/O
                         net (fo=1, routed)           0.000    17.567    cpu/alu/S[0]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.099 r  cpu/alu/registers_reg[1][0]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    18.099    cpu/alu/registers_reg[1][0]_i_1311_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  cpu/alu/registers_reg[1][0]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu/alu/registers_reg[1][0]_i_1306_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  cpu/alu/registers_reg[1][0]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    18.327    cpu/alu/registers_reg[1][0]_i_1301_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.441 r  cpu/alu/registers_reg[1][0]_i_1296/CO[3]
                         net (fo=1, routed)           0.000    18.441    cpu/alu/registers_reg[1][0]_i_1296_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.555 r  cpu/alu/registers_reg[1][0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000    18.555    cpu/alu/registers_reg[1][0]_i_1291_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.669 r  cpu/alu/registers_reg[1][0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    18.669    cpu/alu/registers_reg[1][0]_i_1286_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.783 r  cpu/alu/registers_reg[1][0]_i_1281/CO[3]
                         net (fo=1, routed)           0.000    18.783    cpu/alu/registers_reg[1][0]_i_1281_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  cpu/alu/registers_reg[1][0]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    18.897    cpu/alu/registers_reg[1][0]_i_1278_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.168 r  cpu/alu/registers_reg[1][0]_i_1277/CO[0]
                         net (fo=35, routed)          2.054    21.223    cpu/alu/data4_0[31]
    SLICE_X49Y110        LUT3 (Prop_lut3_I0_O)        0.373    21.596 r  cpu/alu/registers[1][0]_i_1318/O
                         net (fo=1, routed)           0.000    21.596    cpu/alu/registers[1][0]_i_1318_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.146 r  cpu/alu/registers_reg[1][0]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    22.146    cpu/alu/registers_reg[1][0]_i_1269_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.260 r  cpu/alu/registers_reg[1][0]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    22.260    cpu/alu/registers_reg[1][0]_i_1264_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  cpu/alu/registers_reg[1][0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    22.374    cpu/alu/registers_reg[1][0]_i_1259_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  cpu/alu/registers_reg[1][0]_i_1254/CO[3]
                         net (fo=1, routed)           0.000    22.488    cpu/alu/registers_reg[1][0]_i_1254_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  cpu/alu/registers_reg[1][0]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    22.602    cpu/alu/registers_reg[1][0]_i_1249_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  cpu/alu/registers_reg[1][0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    22.716    cpu/alu/registers_reg[1][0]_i_1244_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  cpu/alu/registers_reg[1][0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000    22.830    cpu/alu/registers_reg[1][0]_i_1239_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  cpu/alu/registers_reg[1][0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    22.944    cpu/alu/registers_reg[1][0]_i_1236_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.101 r  cpu/alu/registers_reg[1][0]_i_1235/CO[1]
                         net (fo=35, routed)          1.949    25.050    cpu/alu/data4_0[30]
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.329    25.379 r  cpu/alu/registers[1][0]_i_1276/O
                         net (fo=1, routed)           0.000    25.379    cpu/alu/registers[1][0]_i_1276_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.929 r  cpu/alu/registers_reg[1][0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    25.929    cpu/alu/registers_reg[1][0]_i_1227_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.043 r  cpu/alu/registers_reg[1][0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    26.043    cpu/alu/registers_reg[1][0]_i_1222_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.157 r  cpu/alu/registers_reg[1][0]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    26.157    cpu/alu/registers_reg[1][0]_i_1217_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.271 r  cpu/alu/registers_reg[1][0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    26.271    cpu/alu/registers_reg[1][0]_i_1212_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.385 r  cpu/alu/registers_reg[1][0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    26.385    cpu/alu/registers_reg[1][0]_i_1207_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.499 r  cpu/alu/registers_reg[1][0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    26.499    cpu/alu/registers_reg[1][0]_i_1202_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.613 r  cpu/alu/registers_reg[1][0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    26.613    cpu/alu/registers_reg[1][0]_i_1197_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.727 r  cpu/alu/registers_reg[1][0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    26.727    cpu/alu/registers_reg[1][0]_i_1194_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.884 r  cpu/alu/registers_reg[1][0]_i_1193/CO[1]
                         net (fo=35, routed)          1.638    28.523    cpu/alu/data4_0[29]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.329    28.852 r  cpu/alu/registers[1][0]_i_1234/O
                         net (fo=1, routed)           0.000    28.852    cpu/alu/registers[1][0]_i_1234_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  cpu/alu/registers_reg[1][0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    29.402    cpu/alu/registers_reg[1][0]_i_1185_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  cpu/alu/registers_reg[1][0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    29.516    cpu/alu/registers_reg[1][0]_i_1180_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  cpu/alu/registers_reg[1][0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    29.630    cpu/alu/registers_reg[1][0]_i_1175_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  cpu/alu/registers_reg[1][0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    29.744    cpu/alu/registers_reg[1][0]_i_1170_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  cpu/alu/registers_reg[1][0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    29.858    cpu/alu/registers_reg[1][0]_i_1165_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  cpu/alu/registers_reg[1][0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    29.972    cpu/alu/registers_reg[1][0]_i_1160_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  cpu/alu/registers_reg[1][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    30.086    cpu/alu/registers_reg[1][0]_i_1155_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.200 r  cpu/alu/registers_reg[1][0]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    30.200    cpu/alu/registers_reg[1][0]_i_1152_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.357 r  cpu/alu/registers_reg[1][0]_i_1151/CO[1]
                         net (fo=35, routed)          2.233    32.589    cpu/alu/data4_0[28]
    SLICE_X48Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.918 r  cpu/alu/registers[1][0]_i_1191/O
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers[1][0]_i_1191_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.316 r  cpu/alu/registers_reg[1][0]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    33.316    cpu/alu/registers_reg[1][0]_i_1143_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  cpu/alu/registers_reg[1][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    33.430    cpu/alu/registers_reg[1][0]_i_1138_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  cpu/alu/registers_reg[1][0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    33.544    cpu/alu/registers_reg[1][0]_i_1133_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  cpu/alu/registers_reg[1][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    33.658    cpu/alu/registers_reg[1][0]_i_1128_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  cpu/alu/registers_reg[1][0]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    33.772    cpu/alu/registers_reg[1][0]_i_1123_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  cpu/alu/registers_reg[1][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    33.886    cpu/alu/registers_reg[1][0]_i_1118_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  cpu/alu/registers_reg[1][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    34.000    cpu/alu/registers_reg[1][0]_i_1113_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  cpu/alu/registers_reg[1][0]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    34.114    cpu/alu/registers_reg[1][0]_i_1110_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.271 r  cpu/alu/registers_reg[1][0]_i_1109/CO[1]
                         net (fo=35, routed)          1.952    36.224    cpu/alu/data4_0[27]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    36.553 r  cpu/alu/registers[1][0]_i_1140/O
                         net (fo=1, routed)           0.000    36.553    cpu/alu/registers[1][0]_i_1140_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.951 r  cpu/alu/registers_reg[1][0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    36.951    cpu/alu/registers_reg[1][0]_i_1091_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.065 r  cpu/alu/registers_reg[1][0]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    37.065    cpu/alu/registers_reg[1][0]_i_1086_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.179 r  cpu/alu/registers_reg[1][0]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    37.179    cpu/alu/registers_reg[1][0]_i_1081_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.293 r  cpu/alu/registers_reg[1][0]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    37.293    cpu/alu/registers_reg[1][0]_i_1076_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.407 r  cpu/alu/registers_reg[1][0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    37.407    cpu/alu/registers_reg[1][0]_i_1071_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.521 r  cpu/alu/registers_reg[1][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    37.521    cpu/alu/registers_reg[1][0]_i_1068_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.678 r  cpu/alu/registers_reg[1][0]_i_1067/CO[1]
                         net (fo=35, routed)          1.932    39.610    cpu/alu/data4_0[26]
    SLICE_X43Y111        LUT3 (Prop_lut3_I0_O)        0.329    39.939 r  cpu/alu/registers[1][0]_i_1108/O
                         net (fo=1, routed)           0.000    39.939    cpu/alu/registers[1][0]_i_1108_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.489 r  cpu/alu/registers_reg[1][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    40.489    cpu/alu/registers_reg[1][0]_i_1059_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.603 r  cpu/alu/registers_reg[1][0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    40.603    cpu/alu/registers_reg[1][0]_i_1054_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.717 r  cpu/alu/registers_reg[1][0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    40.717    cpu/alu/registers_reg[1][0]_i_1049_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.831 r  cpu/alu/registers_reg[1][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    40.831    cpu/alu/registers_reg[1][0]_i_1044_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.945 r  cpu/alu/registers_reg[1][0]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    40.945    cpu/alu/registers_reg[1][0]_i_1039_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.059 r  cpu/alu/registers_reg[1][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    41.059    cpu/alu/registers_reg[1][0]_i_1034_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.173 r  cpu/alu/registers_reg[1][0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    41.173    cpu/alu/registers_reg[1][0]_i_1029_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.287 r  cpu/alu/registers_reg[1][0]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    41.287    cpu/alu/registers_reg[1][0]_i_1026_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.444 r  cpu/alu/registers_reg[1][0]_i_1025/CO[1]
                         net (fo=35, routed)          1.937    43.381    cpu/alu/data4_0[25]
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.329    43.710 r  cpu/alu/registers[1][0]_i_1066/O
                         net (fo=1, routed)           0.000    43.710    cpu/alu/registers[1][0]_i_1066_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.260 r  cpu/alu/registers_reg[1][0]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    44.260    cpu/alu/registers_reg[1][0]_i_1017_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.374 r  cpu/alu/registers_reg[1][0]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    44.374    cpu/alu/registers_reg[1][0]_i_1012_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.488 r  cpu/alu/registers_reg[1][0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    44.488    cpu/alu/registers_reg[1][0]_i_1007_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.602 r  cpu/alu/registers_reg[1][0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    44.602    cpu/alu/registers_reg[1][0]_i_1002_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.716 r  cpu/alu/registers_reg[1][0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    44.716    cpu/alu/registers_reg[1][0]_i_997_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.830 r  cpu/alu/registers_reg[1][0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    44.830    cpu/alu/registers_reg[1][0]_i_992_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.944 r  cpu/alu/registers_reg[1][0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    44.944    cpu/alu/registers_reg[1][0]_i_987_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  cpu/alu/registers_reg[1][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    45.058    cpu/alu/registers_reg[1][0]_i_984_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.215 r  cpu/alu/registers_reg[1][0]_i_983/CO[1]
                         net (fo=35, routed)          2.577    47.792    cpu/alu/data4_0[24]
    SLICE_X40Y108        LUT3 (Prop_lut3_I0_O)        0.329    48.121 r  cpu/alu/registers[1][0]_i_1024/O
                         net (fo=1, routed)           0.000    48.121    cpu/alu/registers[1][0]_i_1024_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.671 r  cpu/alu/registers_reg[1][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    48.671    cpu/alu/registers_reg[1][0]_i_975_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  cpu/alu/registers_reg[1][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    48.785    cpu/alu/registers_reg[1][0]_i_970_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  cpu/alu/registers_reg[1][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    48.899    cpu/alu/registers_reg[1][0]_i_965_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.013 r  cpu/alu/registers_reg[1][0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    49.013    cpu/alu/registers_reg[1][0]_i_960_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.127 r  cpu/alu/registers_reg[1][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    49.127    cpu/alu/registers_reg[1][0]_i_955_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.241 r  cpu/alu/registers_reg[1][0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    49.241    cpu/alu/registers_reg[1][0]_i_950_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.355 r  cpu/alu/registers_reg[1][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    49.355    cpu/alu/registers_reg[1][0]_i_945_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.469 r  cpu/alu/registers_reg[1][0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    49.469    cpu/alu/registers_reg[1][0]_i_942_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.626 r  cpu/alu/registers_reg[1][0]_i_941/CO[1]
                         net (fo=35, routed)          1.055    50.682    cpu/alu/data4_0[23]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    51.011 r  cpu/alu/registers[1][0]_i_982/O
                         net (fo=1, routed)           0.000    51.011    cpu/alu/registers[1][0]_i_982_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.561 r  cpu/alu/registers_reg[1][0]_i_933/CO[3]
                         net (fo=1, routed)           0.000    51.561    cpu/alu/registers_reg[1][0]_i_933_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.675 r  cpu/alu/registers_reg[1][0]_i_928/CO[3]
                         net (fo=1, routed)           0.000    51.675    cpu/alu/registers_reg[1][0]_i_928_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.789 r  cpu/alu/registers_reg[1][0]_i_923/CO[3]
                         net (fo=1, routed)           0.000    51.789    cpu/alu/registers_reg[1][0]_i_923_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.903 r  cpu/alu/registers_reg[1][0]_i_918/CO[3]
                         net (fo=1, routed)           0.000    51.903    cpu/alu/registers_reg[1][0]_i_918_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.017 r  cpu/alu/registers_reg[1][0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    52.017    cpu/alu/registers_reg[1][0]_i_913_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  cpu/alu/registers_reg[1][0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    52.131    cpu/alu/registers_reg[1][0]_i_908_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  cpu/alu/registers_reg[1][0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    52.245    cpu/alu/registers_reg[1][0]_i_903_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  cpu/alu/registers_reg[1][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    52.359    cpu/alu/registers_reg[1][0]_i_900_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.516 r  cpu/alu/registers_reg[1][0]_i_899/CO[1]
                         net (fo=35, routed)          2.179    54.695    cpu/alu/data4_0[22]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    55.024 r  cpu/alu/registers[1][0]_i_940/O
                         net (fo=1, routed)           0.000    55.024    cpu/alu/registers[1][0]_i_940_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.557 r  cpu/alu/registers_reg[1][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    55.557    cpu/alu/registers_reg[1][0]_i_891_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.674 r  cpu/alu/registers_reg[1][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    55.674    cpu/alu/registers_reg[1][0]_i_886_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.791 r  cpu/alu/registers_reg[1][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    55.791    cpu/alu/registers_reg[1][0]_i_881_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.908 r  cpu/alu/registers_reg[1][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    55.908    cpu/alu/registers_reg[1][0]_i_876_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.025 r  cpu/alu/registers_reg[1][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.025    cpu/alu/registers_reg[1][0]_i_871_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.142 r  cpu/alu/registers_reg[1][0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg[1][0]_i_866_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.259 r  cpu/alu/registers_reg[1][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.259    cpu/alu/registers_reg[1][0]_i_861_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.376 r  cpu/alu/registers_reg[1][0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    56.376    cpu/alu/registers_reg[1][0]_i_858_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.533 r  cpu/alu/registers_reg[1][0]_i_857/CO[1]
                         net (fo=35, routed)          2.232    58.764    cpu/alu/data4_0[21]
    SLICE_X35Y112        LUT3 (Prop_lut3_I0_O)        0.332    59.096 r  cpu/alu/registers[1][0]_i_896/O
                         net (fo=1, routed)           0.000    59.096    cpu/alu/registers[1][0]_i_896_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.497 r  cpu/alu/registers_reg[1][0]_i_849/CO[3]
                         net (fo=1, routed)           0.000    59.497    cpu/alu/registers_reg[1][0]_i_849_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  cpu/alu/registers_reg[1][0]_i_844/CO[3]
                         net (fo=1, routed)           0.000    59.611    cpu/alu/registers_reg[1][0]_i_844_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  cpu/alu/registers_reg[1][0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    59.725    cpu/alu/registers_reg[1][0]_i_839_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  cpu/alu/registers_reg[1][0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    59.839    cpu/alu/registers_reg[1][0]_i_834_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  cpu/alu/registers_reg[1][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    59.953    cpu/alu/registers_reg[1][0]_i_829_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  cpu/alu/registers_reg[1][0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    60.067    cpu/alu/registers_reg[1][0]_i_824_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.181 r  cpu/alu/registers_reg[1][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    60.181    cpu/alu/registers_reg[1][0]_i_819_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.295 r  cpu/alu/registers_reg[1][0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.295    cpu/alu/registers_reg[1][0]_i_816_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.452 r  cpu/alu/registers_reg[1][0]_i_815/CO[1]
                         net (fo=35, routed)          2.056    62.508    cpu/alu/data4_0[20]
    SLICE_X33Y111        LUT3 (Prop_lut3_I0_O)        0.329    62.837 r  cpu/alu/registers[1][0]_i_854/O
                         net (fo=1, routed)           0.000    62.837    cpu/alu/registers[1][0]_i_854_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.238 r  cpu/alu/registers_reg[1][0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    63.238    cpu/alu/registers_reg[1][0]_i_807_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.352 r  cpu/alu/registers_reg[1][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.352    cpu/alu/registers_reg[1][0]_i_802_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  cpu/alu/registers_reg[1][0]_i_797/CO[3]
                         net (fo=1, routed)           0.000    63.466    cpu/alu/registers_reg[1][0]_i_797_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  cpu/alu/registers_reg[1][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    63.580    cpu/alu/registers_reg[1][0]_i_792_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.694 r  cpu/alu/registers_reg[1][0]_i_787/CO[3]
                         net (fo=1, routed)           0.000    63.694    cpu/alu/registers_reg[1][0]_i_787_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.808 r  cpu/alu/registers_reg[1][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    63.808    cpu/alu/registers_reg[1][0]_i_782_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.922 r  cpu/alu/registers_reg[1][0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    63.922    cpu/alu/registers_reg[1][0]_i_777_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  cpu/alu/registers_reg[1][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    64.036    cpu/alu/registers_reg[1][0]_i_774_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.193 r  cpu/alu/registers_reg[1][0]_i_773/CO[1]
                         net (fo=35, routed)          2.053    66.246    cpu/alu/data4_0[19]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.329    66.575 r  cpu/alu/registers[1][0]_i_814/O
                         net (fo=1, routed)           0.000    66.575    cpu/alu/registers[1][0]_i_814_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.125 r  cpu/alu/registers_reg[1][0]_i_765/CO[3]
                         net (fo=1, routed)           0.000    67.125    cpu/alu/registers_reg[1][0]_i_765_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.239 r  cpu/alu/registers_reg[1][0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    67.239    cpu/alu/registers_reg[1][0]_i_760_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.353 r  cpu/alu/registers_reg[1][0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    67.353    cpu/alu/registers_reg[1][0]_i_755_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.467 r  cpu/alu/registers_reg[1][0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.467    cpu/alu/registers_reg[1][0]_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.581 r  cpu/alu/registers_reg[1][0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    67.581    cpu/alu/registers_reg[1][0]_i_745_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.695 r  cpu/alu/registers_reg[1][0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    67.695    cpu/alu/registers_reg[1][0]_i_740_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.809 r  cpu/alu/registers_reg[1][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    67.809    cpu/alu/registers_reg[1][0]_i_735_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.923 r  cpu/alu/registers_reg[1][0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    67.923    cpu/alu/registers_reg[1][0]_i_732_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.080 r  cpu/alu/registers_reg[1][0]_i_731/CO[1]
                         net (fo=35, routed)          2.031    70.111    cpu/alu/data4_0[18]
    SLICE_X29Y108        LUT3 (Prop_lut3_I0_O)        0.329    70.440 r  cpu/alu/registers[1][0]_i_772/O
                         net (fo=1, routed)           0.000    70.440    cpu/alu/registers[1][0]_i_772_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.990 r  cpu/alu/registers_reg[1][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    70.990    cpu/alu/registers_reg[1][0]_i_723_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  cpu/alu/registers_reg[1][0]_i_718/CO[3]
                         net (fo=1, routed)           0.000    71.104    cpu/alu/registers_reg[1][0]_i_718_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  cpu/alu/registers_reg[1][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    71.218    cpu/alu/registers_reg[1][0]_i_713_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  cpu/alu/registers_reg[1][0]_i_708/CO[3]
                         net (fo=1, routed)           0.000    71.332    cpu/alu/registers_reg[1][0]_i_708_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  cpu/alu/registers_reg[1][0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    71.446    cpu/alu/registers_reg[1][0]_i_703_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.560 r  cpu/alu/registers_reg[1][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    71.560    cpu/alu/registers_reg[1][0]_i_698_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.674 r  cpu/alu/registers_reg[1][0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.674    cpu/alu/registers_reg[1][0]_i_693_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.788 r  cpu/alu/registers_reg[1][0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    71.788    cpu/alu/registers_reg[1][0]_i_690_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.945 r  cpu/alu/registers_reg[1][0]_i_689/CO[1]
                         net (fo=35, routed)          2.581    74.526    cpu/alu/data4_0[17]
    SLICE_X15Y107        LUT3 (Prop_lut3_I0_O)        0.329    74.855 r  cpu/alu/registers[1][0]_i_730/O
                         net (fo=1, routed)           0.000    74.855    cpu/alu/registers[1][0]_i_730_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.405 r  cpu/alu/registers_reg[1][0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    75.405    cpu/alu/registers_reg[1][0]_i_681_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.519 r  cpu/alu/registers_reg[1][0]_i_676/CO[3]
                         net (fo=1, routed)           0.000    75.519    cpu/alu/registers_reg[1][0]_i_676_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.633 r  cpu/alu/registers_reg[1][0]_i_671/CO[3]
                         net (fo=1, routed)           0.000    75.633    cpu/alu/registers_reg[1][0]_i_671_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.747 r  cpu/alu/registers_reg[1][0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.747    cpu/alu/registers_reg[1][0]_i_666_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.861 r  cpu/alu/registers_reg[1][0]_i_661/CO[3]
                         net (fo=1, routed)           0.000    75.861    cpu/alu/registers_reg[1][0]_i_661_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.975 r  cpu/alu/registers_reg[1][0]_i_656/CO[3]
                         net (fo=1, routed)           0.000    75.975    cpu/alu/registers_reg[1][0]_i_656_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.089 r  cpu/alu/registers_reg[1][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    76.089    cpu/alu/registers_reg[1][0]_i_651_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.203 r  cpu/alu/registers_reg[1][0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    76.203    cpu/alu/registers_reg[1][0]_i_648_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.360 r  cpu/alu/registers_reg[1][0]_i_647/CO[1]
                         net (fo=35, routed)          2.570    78.930    cpu/alu/data4_0[16]
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.329    79.259 r  cpu/alu/registers[1][0]_i_686/O
                         net (fo=1, routed)           0.000    79.259    cpu/alu/registers[1][0]_i_686_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.660 r  cpu/alu/registers_reg[1][0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    79.660    cpu/alu/registers_reg[1][0]_i_639_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.774 r  cpu/alu/registers_reg[1][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    79.774    cpu/alu/registers_reg[1][0]_i_634_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  cpu/alu/registers_reg[1][0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    79.888    cpu/alu/registers_reg[1][0]_i_629_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  cpu/alu/registers_reg[1][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    80.002    cpu/alu/registers_reg[1][0]_i_624_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  cpu/alu/registers_reg[1][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    80.116    cpu/alu/registers_reg[1][0]_i_619_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  cpu/alu/registers_reg[1][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    80.230    cpu/alu/registers_reg[1][0]_i_614_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  cpu/alu/registers_reg[1][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    80.344    cpu/alu/registers_reg[1][0]_i_609_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  cpu/alu/registers_reg[1][0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    80.458    cpu/alu/registers_reg[1][0]_i_606_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.615 r  cpu/alu/registers_reg[1][0]_i_605/CO[1]
                         net (fo=35, routed)          2.114    82.729    cpu/alu/data4_0[15]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.329    83.058 r  cpu/alu/registers[1][0]_i_646/O
                         net (fo=1, routed)           0.000    83.058    cpu/alu/registers[1][0]_i_646_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.591 r  cpu/alu/registers_reg[1][0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    83.591    cpu/alu/registers_reg[1][0]_i_597_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  cpu/alu/registers_reg[1][0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    83.708    cpu/alu/registers_reg[1][0]_i_592_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  cpu/alu/registers_reg[1][0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    83.825    cpu/alu/registers_reg[1][0]_i_587_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  cpu/alu/registers_reg[1][0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    83.942    cpu/alu/registers_reg[1][0]_i_582_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  cpu/alu/registers_reg[1][0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    84.059    cpu/alu/registers_reg[1][0]_i_577_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.175 r  cpu/alu/registers_reg[1][0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    84.175    cpu/alu/registers_reg[1][0]_i_572_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.292 r  cpu/alu/registers_reg[1][0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    84.292    cpu/alu/registers_reg[1][0]_i_567_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.409 r  cpu/alu/registers_reg[1][0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    84.409    cpu/alu/registers_reg[1][0]_i_564_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.566 r  cpu/alu/registers_reg[1][0]_i_563/CO[1]
                         net (fo=35, routed)          2.357    86.924    cpu/alu/data4_0[14]
    SLICE_X32Y105        LUT3 (Prop_lut3_I0_O)        0.332    87.256 r  cpu/alu/registers[1][0]_i_604/O
                         net (fo=1, routed)           0.000    87.256    cpu/alu/registers[1][0]_i_604_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.806 r  cpu/alu/registers_reg[1][0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    87.806    cpu/alu/registers_reg[1][0]_i_555_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.920 r  cpu/alu/registers_reg[1][0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    87.920    cpu/alu/registers_reg[1][0]_i_550_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.034 r  cpu/alu/registers_reg[1][0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    88.034    cpu/alu/registers_reg[1][0]_i_545_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.148 r  cpu/alu/registers_reg[1][0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    88.148    cpu/alu/registers_reg[1][0]_i_540_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.262 r  cpu/alu/registers_reg[1][0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    88.262    cpu/alu/registers_reg[1][0]_i_535_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.376 r  cpu/alu/registers_reg[1][0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    88.376    cpu/alu/registers_reg[1][0]_i_530_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  cpu/alu/registers_reg[1][0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    88.490    cpu/alu/registers_reg[1][0]_i_525_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  cpu/alu/registers_reg[1][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    88.604    cpu/alu/registers_reg[1][0]_i_522_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.761 r  cpu/alu/registers_reg[1][0]_i_521/CO[1]
                         net (fo=35, routed)          2.430    91.190    cpu/alu/data4_0[13]
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.329    91.519 r  cpu/alu/registers[1][0]_i_558/O
                         net (fo=1, routed)           0.000    91.519    cpu/alu/registers[1][0]_i_558_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.069 r  cpu/alu/registers_reg[1][0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    92.069    cpu/alu/registers_reg[1][0]_i_508_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.183 r  cpu/alu/registers_reg[1][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    92.183    cpu/alu/registers_reg[1][0]_i_503_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.297 r  cpu/alu/registers_reg[1][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    92.297    cpu/alu/registers_reg[1][0]_i_498_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.411 r  cpu/alu/registers_reg[1][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.411    cpu/alu/registers_reg[1][0]_i_493_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.525 r  cpu/alu/registers_reg[1][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    92.525    cpu/alu/registers_reg[1][0]_i_488_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.639 r  cpu/alu/registers_reg[1][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.639    cpu/alu/registers_reg[1][0]_i_483_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.753 r  cpu/alu/registers_reg[1][0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    92.753    cpu/alu/registers_reg[1][0]_i_480_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.910 r  cpu/alu/registers_reg[1][0]_i_479/CO[1]
                         net (fo=35, routed)          1.746    94.657    cpu/alu/data4_0[12]
    SLICE_X36Y104        LUT3 (Prop_lut3_I0_O)        0.329    94.986 r  cpu/alu/registers[1][0]_i_519/O
                         net (fo=1, routed)           0.000    94.986    cpu/alu/registers[1][0]_i_519_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    95.384 r  cpu/alu/registers_reg[1][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    95.384    cpu/alu/registers_reg[1][0]_i_471_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  cpu/alu/registers_reg[1][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    95.498    cpu/alu/registers_reg[1][0]_i_466_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  cpu/alu/registers_reg[1][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    95.612    cpu/alu/registers_reg[1][0]_i_461_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  cpu/alu/registers_reg[1][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    95.726    cpu/alu/registers_reg[1][0]_i_456_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  cpu/alu/registers_reg[1][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    95.840    cpu/alu/registers_reg[1][0]_i_451_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.954 r  cpu/alu/registers_reg[1][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    95.954    cpu/alu/registers_reg[1][0]_i_446_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.068 r  cpu/alu/registers_reg[1][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    96.068    cpu/alu/registers_reg[1][0]_i_441_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.182 r  cpu/alu/registers_reg[1][0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    96.182    cpu/alu/registers_reg[1][0]_i_438_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.339 r  cpu/alu/registers_reg[1][0]_i_437/CO[1]
                         net (fo=35, routed)          2.428    98.767    cpu/alu/data4_0[11]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    99.096 r  cpu/alu/registers[1][0]_i_476/O
                         net (fo=1, routed)           0.000    99.096    cpu/alu/registers[1][0]_i_476_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.472 r  cpu/alu/registers_reg[1][0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    99.472    cpu/alu/registers_reg[1][0]_i_429_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.589 r  cpu/alu/registers_reg[1][0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    99.589    cpu/alu/registers_reg[1][0]_i_424_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.706 r  cpu/alu/registers_reg[1][0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    99.706    cpu/alu/registers_reg[1][0]_i_419_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.823 r  cpu/alu/registers_reg[1][0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    99.823    cpu/alu/registers_reg[1][0]_i_414_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.940 r  cpu/alu/registers_reg[1][0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    99.940    cpu/alu/registers_reg[1][0]_i_409_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.057 r  cpu/alu/registers_reg[1][0]_i_404/CO[3]
                         net (fo=1, routed)           0.000   100.057    cpu/alu/registers_reg[1][0]_i_404_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.174 r  cpu/alu/registers_reg[1][0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   100.174    cpu/alu/registers_reg[1][0]_i_399_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.291 r  cpu/alu/registers_reg[1][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   100.291    cpu/alu/registers_reg[1][0]_i_396_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.448 r  cpu/alu/registers_reg[1][0]_i_395/CO[1]
                         net (fo=35, routed)          1.888   102.336    cpu/alu/data4_0[10]
    SLICE_X44Y102        LUT3 (Prop_lut3_I0_O)        0.332   102.668 r  cpu/alu/registers[1][0]_i_434/O
                         net (fo=1, routed)           0.000   102.668    cpu/alu/registers[1][0]_i_434_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   103.069 r  cpu/alu/registers_reg[1][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000   103.069    cpu/alu/registers_reg[1][0]_i_387_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.183 r  cpu/alu/registers_reg[1][0]_i_382/CO[3]
                         net (fo=1, routed)           0.000   103.183    cpu/alu/registers_reg[1][0]_i_382_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.297 r  cpu/alu/registers_reg[1][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000   103.297    cpu/alu/registers_reg[1][0]_i_377_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  cpu/alu/registers_reg[1][0]_i_372/CO[3]
                         net (fo=1, routed)           0.000   103.411    cpu/alu/registers_reg[1][0]_i_372_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  cpu/alu/registers_reg[1][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000   103.525    cpu/alu/registers_reg[1][0]_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  cpu/alu/registers_reg[1][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000   103.639    cpu/alu/registers_reg[1][0]_i_362_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  cpu/alu/registers_reg[1][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   103.753    cpu/alu/registers_reg[1][0]_i_357_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  cpu/alu/registers_reg[1][0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   103.867    cpu/alu/registers_reg[1][0]_i_354_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.024 r  cpu/alu/registers_reg[1][0]_i_353/CO[1]
                         net (fo=35, routed)          2.416   106.440    cpu/alu/data4_0[9]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.329   106.769 r  cpu/alu/registers[1][0]_i_393/O
                         net (fo=1, routed)           0.000   106.769    cpu/alu/registers[1][0]_i_393_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.167 r  cpu/alu/registers_reg[1][0]_i_324/CO[3]
                         net (fo=1, routed)           0.000   107.167    cpu/alu/registers_reg[1][0]_i_324_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.281 r  cpu/alu/registers_reg[1][0]_i_319/CO[3]
                         net (fo=1, routed)           0.000   107.281    cpu/alu/registers_reg[1][0]_i_319_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.395 r  cpu/alu/registers_reg[1][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000   107.395    cpu/alu/registers_reg[1][0]_i_314_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.509 r  cpu/alu/registers_reg[1][0]_i_309/CO[3]
                         net (fo=1, routed)           0.000   107.509    cpu/alu/registers_reg[1][0]_i_309_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.623 r  cpu/alu/registers_reg[1][0]_i_304/CO[3]
                         net (fo=1, routed)           0.000   107.623    cpu/alu/registers_reg[1][0]_i_304_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.737 r  cpu/alu/registers_reg[1][0]_i_299/CO[3]
                         net (fo=1, routed)           0.000   107.737    cpu/alu/registers_reg[1][0]_i_299_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.851 r  cpu/alu/registers_reg[1][0]_i_294/CO[3]
                         net (fo=1, routed)           0.000   107.851    cpu/alu/registers_reg[1][0]_i_294_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.965 r  cpu/alu/registers_reg[1][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000   107.965    cpu/alu/registers_reg[1][0]_i_291_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.122 r  cpu/alu/registers_reg[1][0]_i_290/CO[1]
                         net (fo=35, routed)          1.861   109.983    cpu/alu/data4_0[8]
    SLICE_X47Y101        LUT3 (Prop_lut3_I0_O)        0.329   110.312 r  cpu/alu/registers[1][0]_i_352/O
                         net (fo=1, routed)           0.000   110.312    cpu/alu/registers[1][0]_i_352_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.862 r  cpu/alu/registers_reg[1][0]_i_285/CO[3]
                         net (fo=1, routed)           0.000   110.862    cpu/alu/registers_reg[1][0]_i_285_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.976 r  cpu/alu/registers_reg[1][0]_i_249/CO[3]
                         net (fo=1, routed)           0.000   110.976    cpu/alu/registers_reg[1][0]_i_249_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.090 r  cpu/alu/registers_reg[1][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   111.090    cpu/alu/registers_reg[1][0]_i_244_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.204 r  cpu/alu/registers_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000   111.204    cpu/alu/registers_reg[1][0]_i_239_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.318 r  cpu/alu/registers_reg[1][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   111.318    cpu/alu/registers_reg[1][0]_i_234_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.432 r  cpu/alu/registers_reg[1][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   111.432    cpu/alu/registers_reg[1][0]_i_229_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.546 r  cpu/alu/registers_reg[1][0]_i_224/CO[3]
                         net (fo=1, routed)           0.000   111.546    cpu/alu/registers_reg[1][0]_i_224_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.660 r  cpu/alu/registers_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000   111.660    cpu/alu/registers_reg[1][0]_i_221_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.817 r  cpu/alu/registers_reg[1][0]_i_220/CO[1]
                         net (fo=35, routed)          1.938   113.755    cpu/alu/data4_0[7]
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.329   114.084 r  cpu/alu/registers[1][0]_i_349/O
                         net (fo=1, routed)           0.000   114.084    cpu/alu/registers[1][0]_i_349_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.634 r  cpu/alu/registers_reg[1][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000   114.634    cpu/alu/registers_reg[1][0]_i_280_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.748 r  cpu/alu/registers_reg[1][0]_i_215/CO[3]
                         net (fo=1, routed)           0.000   114.748    cpu/alu/registers_reg[1][0]_i_215_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.862 r  cpu/alu/registers_reg[1][0]_i_184/CO[3]
                         net (fo=1, routed)           0.000   114.862    cpu/alu/registers_reg[1][0]_i_184_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.976 r  cpu/alu/registers_reg[1][0]_i_179/CO[3]
                         net (fo=1, routed)           0.000   114.976    cpu/alu/registers_reg[1][0]_i_179_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.090 r  cpu/alu/registers_reg[1][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   115.090    cpu/alu/registers_reg[1][0]_i_174_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.204 r  cpu/alu/registers_reg[1][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   115.204    cpu/alu/registers_reg[1][0]_i_169_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.318 r  cpu/alu/registers_reg[1][0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   115.318    cpu/alu/registers_reg[1][0]_i_164_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.432 r  cpu/alu/registers_reg[1][0]_i_161/CO[3]
                         net (fo=1, routed)           0.000   115.432    cpu/alu/registers_reg[1][0]_i_161_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.589 r  cpu/alu/registers_reg[1][0]_i_160/CO[1]
                         net (fo=35, routed)          2.235   117.825    cpu/alu/data4_0[6]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.329   118.154 r  cpu/alu/registers[1][0]_i_344/O
                         net (fo=1, routed)           0.000   118.154    cpu/alu/registers[1][0]_i_344_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.555 r  cpu/alu/registers_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000   118.555    cpu/alu/registers_reg[1][0]_i_275_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.669 r  cpu/alu/registers_reg[1][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000   118.669    cpu/alu/registers_reg[1][0]_i_210_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.783 r  cpu/alu/registers_reg[1][0]_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.783    cpu/alu/registers_reg[1][0]_i_155_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.896 r  cpu/alu/registers_reg[1][0]_i_129/CO[3]
                         net (fo=1, routed)           0.000   118.896    cpu/alu/registers_reg[1][0]_i_129_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.010 r  cpu/alu/registers_reg[1][0]_i_124/CO[3]
                         net (fo=1, routed)           0.000   119.010    cpu/alu/registers_reg[1][0]_i_124_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.124 r  cpu/alu/registers_reg[1][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   119.124    cpu/alu/registers_reg[1][0]_i_119_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.238 r  cpu/alu/registers_reg[1][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   119.238    cpu/alu/registers_reg[1][0]_i_114_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.352 r  cpu/alu/registers_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   119.352    cpu/alu/registers_reg[1][0]_i_111_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.509 r  cpu/alu/registers_reg[1][0]_i_110/CO[1]
                         net (fo=35, routed)          2.514   122.024    cpu/alu/data4_0[5]
    SLICE_X43Y101        LUT3 (Prop_lut3_I0_O)        0.329   122.353 r  cpu/alu/registers[1][0]_i_341/O
                         net (fo=1, routed)           0.000   122.353    cpu/alu/registers[1][0]_i_341_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   122.754 r  cpu/alu/registers_reg[1][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000   122.754    cpu/alu/registers_reg[1][0]_i_270_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.868 r  cpu/alu/registers_reg[1][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000   122.868    cpu/alu/registers_reg[1][0]_i_205_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.982 r  cpu/alu/registers_reg[1][0]_i_150/CO[3]
                         net (fo=1, routed)           0.000   122.982    cpu/alu/registers_reg[1][0]_i_150_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.096 r  cpu/alu/registers_reg[1][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   123.096    cpu/alu/registers_reg[1][0]_i_105_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.210 r  cpu/alu/registers_reg[1][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000   123.210    cpu/alu/registers_reg[1][0]_i_84_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.324 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.324    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.438 r  cpu/alu/registers_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   123.438    cpu/alu/registers_reg[1][0]_i_74_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.552 r  cpu/alu/registers_reg[1][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   123.552    cpu/alu/registers_reg[1][0]_i_71_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.709 r  cpu/alu/registers_reg[1][0]_i_70/CO[1]
                         net (fo=35, routed)          2.534   126.243    cpu/alu/data4_0[4]
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.329   126.572 r  cpu/alu/registers[1][0]_i_338/O
                         net (fo=1, routed)           0.000   126.572    cpu/alu/registers[1][0]_i_338_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.973 r  cpu/alu/registers_reg[1][0]_i_265/CO[3]
                         net (fo=1, routed)           0.000   126.973    cpu/alu/registers_reg[1][0]_i_265_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.087 r  cpu/alu/registers_reg[1][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000   127.087    cpu/alu/registers_reg[1][0]_i_200_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.201 r  cpu/alu/registers_reg[1][0]_i_145/CO[3]
                         net (fo=1, routed)           0.000   127.201    cpu/alu/registers_reg[1][0]_i_145_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.314 r  cpu/alu/registers_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   127.314    cpu/alu/registers_reg[1][0]_i_100_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.428 r  cpu/alu/registers_reg[1][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   127.428    cpu/alu/registers_reg[1][0]_i_65_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.542 r  cpu/alu/registers_reg[1][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   127.542    cpu/alu/registers_reg[1][0]_i_49_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.656 r  cpu/alu/registers_reg[1][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.656    cpu/alu/registers_reg[1][0]_i_44_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.770 r  cpu/alu/registers_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   127.770    cpu/alu/registers_reg[1][0]_i_41_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.927 r  cpu/alu/registers_reg[1][0]_i_40/CO[1]
                         net (fo=35, routed)          2.203   130.131    cpu/alu/data4_0[3]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.329   130.460 r  cpu/alu/registers[1][0]_i_337/O
                         net (fo=1, routed)           0.000   130.460    cpu/alu/registers[1][0]_i_337_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.010 r  cpu/alu/registers_reg[1][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000   131.010    cpu/alu/registers_reg[1][0]_i_260_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.124 r  cpu/alu/registers_reg[1][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000   131.124    cpu/alu/registers_reg[1][0]_i_195_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.238 r  cpu/alu/registers_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   131.238    cpu/alu/registers_reg[1][0]_i_140_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.352 r  cpu/alu/registers_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000   131.352    cpu/alu/registers_reg[1][0]_i_95_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.466 r  cpu/alu/registers_reg[1][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   131.466    cpu/alu/registers_reg[1][0]_i_60_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.580 r  cpu/alu/registers_reg[1][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   131.580    cpu/alu/registers_reg[1][0]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.694 r  cpu/alu/registers_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   131.694    cpu/alu/registers_reg[1][0]_i_24_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.808 r  cpu/alu/registers_reg[1][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   131.808    cpu/alu/registers_reg[1][0]_i_21_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.965 r  cpu/alu/registers_reg[1][0]_i_20/CO[1]
                         net (fo=35, routed)          1.944   133.909    cpu/alu/data4_0[2]
    SLICE_X40Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   134.694 r  cpu/alu/registers_reg[1][0]_i_255/CO[3]
                         net (fo=1, routed)           0.001   134.695    cpu/alu/registers_reg[1][0]_i_255_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.809 r  cpu/alu/registers_reg[1][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000   134.809    cpu/alu/registers_reg[1][0]_i_190_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.923 r  cpu/alu/registers_reg[1][0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   134.923    cpu/alu/registers_reg[1][0]_i_135_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.037 r  cpu/alu/registers_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.000   135.037    cpu/alu/registers_reg[1][0]_i_90_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.151 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   135.151    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.265 r  cpu/alu/registers_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   135.265    cpu/alu/registers_reg[1][0]_i_30_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.379 r  cpu/alu/registers_reg[1][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   135.379    cpu/alu/registers_reg[1][0]_i_15_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.493 r  cpu/alu/registers_reg[1][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   135.493    cpu/alu/registers_reg[1][0]_i_10_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.650 r  cpu/alu/registers_reg[1][0]_i_9/CO[1]
                         net (fo=35, routed)          1.805   137.454    cpu/alu/data4_0[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   138.239 r  cpu/alu/registers_reg[1][0]_i_254/CO[3]
                         net (fo=1, routed)           0.001   138.240    cpu/alu/registers_reg[1][0]_i_254_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.354 r  cpu/alu/registers_reg[1][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000   138.354    cpu/alu/registers_reg[1][0]_i_189_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.468 r  cpu/alu/registers_reg[1][0]_i_134/CO[3]
                         net (fo=1, routed)           0.000   138.468    cpu/alu/registers_reg[1][0]_i_134_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.582 r  cpu/alu/registers_reg[1][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000   138.582    cpu/alu/registers_reg[1][0]_i_89_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.696 r  cpu/alu/registers_reg[1][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.696    cpu/alu/registers_reg[1][0]_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.810 r  cpu/alu/registers_reg[1][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   138.810    cpu/alu/registers_reg[1][0]_i_29_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.924 r  cpu/alu/registers_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   138.924    cpu/alu/registers_reg[1][0]_i_14_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.038 r  cpu/alu/registers_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.038    cpu/alu/registers_reg[1][0]_i_8_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.195 r  cpu/alu/registers_reg[1][0]_i_6/CO[1]
                         net (fo=1, routed)           0.872   140.066    cpu/register_PC/data4[0]
    SLICE_X29Y95         LUT3 (Prop_lut3_I2_O)        0.329   140.395 r  cpu/register_PC/registers[1][0]_i_4/O
                         net (fo=1, routed)           0.000   140.395    cpu/register_PC/registers[1][0]_i_4_n_0
    SLICE_X29Y95         MUXF7 (Prop_muxf7_I1_O)      0.217   140.612 r  cpu/register_PC/registers_reg[1][0]_i_2/O
                         net (fo=1, routed)           0.944   141.556    cpu/register_PC/registers_reg[1][0]_i_2_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.299   141.855 r  cpu/register_PC/registers[1][0]_i_1/O
                         net (fo=6, routed)           1.375   143.231    cpu/regfile/D[0]
    SLICE_X13Y94         FDRE                                         r  cpu/regfile/registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        143.090ns  (logic 58.726ns (41.041%)  route 84.364ns (58.959%))
  Logic Levels:           324  (CARRY4=285 FDRE=1 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          4.805    10.536    cpu/regfile/BES_i_70
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.868 r  cpu/regfile/mem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.000    10.868    cpu/register_PC/mem_reg_0_127_0_0_i_1_0
    SLICE_X12Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    11.082 r  cpu/register_PC/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.085    12.167    cpu/register_PC/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.297    12.464 r  cpu/register_PC/mem_reg_0_127_0_0_i_1/O
                         net (fo=514, routed)         2.127    14.591    cpu/mux_AluB/MDin[0]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  cpu/mux_AluB/registers[1][31]_i_7/O
                         net (fo=76, routed)          2.729    17.443    cpu/register_PC/ALUB[0]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    17.567 r  cpu/register_PC/registers[1][0]_i_1350/O
                         net (fo=1, routed)           0.000    17.567    cpu/alu/S[0]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.099 r  cpu/alu/registers_reg[1][0]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    18.099    cpu/alu/registers_reg[1][0]_i_1311_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  cpu/alu/registers_reg[1][0]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu/alu/registers_reg[1][0]_i_1306_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  cpu/alu/registers_reg[1][0]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    18.327    cpu/alu/registers_reg[1][0]_i_1301_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.441 r  cpu/alu/registers_reg[1][0]_i_1296/CO[3]
                         net (fo=1, routed)           0.000    18.441    cpu/alu/registers_reg[1][0]_i_1296_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.555 r  cpu/alu/registers_reg[1][0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000    18.555    cpu/alu/registers_reg[1][0]_i_1291_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.669 r  cpu/alu/registers_reg[1][0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    18.669    cpu/alu/registers_reg[1][0]_i_1286_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.783 r  cpu/alu/registers_reg[1][0]_i_1281/CO[3]
                         net (fo=1, routed)           0.000    18.783    cpu/alu/registers_reg[1][0]_i_1281_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  cpu/alu/registers_reg[1][0]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    18.897    cpu/alu/registers_reg[1][0]_i_1278_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.168 r  cpu/alu/registers_reg[1][0]_i_1277/CO[0]
                         net (fo=35, routed)          2.054    21.223    cpu/alu/data4_0[31]
    SLICE_X49Y110        LUT3 (Prop_lut3_I0_O)        0.373    21.596 r  cpu/alu/registers[1][0]_i_1318/O
                         net (fo=1, routed)           0.000    21.596    cpu/alu/registers[1][0]_i_1318_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.146 r  cpu/alu/registers_reg[1][0]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    22.146    cpu/alu/registers_reg[1][0]_i_1269_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.260 r  cpu/alu/registers_reg[1][0]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    22.260    cpu/alu/registers_reg[1][0]_i_1264_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  cpu/alu/registers_reg[1][0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    22.374    cpu/alu/registers_reg[1][0]_i_1259_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  cpu/alu/registers_reg[1][0]_i_1254/CO[3]
                         net (fo=1, routed)           0.000    22.488    cpu/alu/registers_reg[1][0]_i_1254_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  cpu/alu/registers_reg[1][0]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    22.602    cpu/alu/registers_reg[1][0]_i_1249_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  cpu/alu/registers_reg[1][0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    22.716    cpu/alu/registers_reg[1][0]_i_1244_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  cpu/alu/registers_reg[1][0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000    22.830    cpu/alu/registers_reg[1][0]_i_1239_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  cpu/alu/registers_reg[1][0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    22.944    cpu/alu/registers_reg[1][0]_i_1236_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.101 r  cpu/alu/registers_reg[1][0]_i_1235/CO[1]
                         net (fo=35, routed)          1.949    25.050    cpu/alu/data4_0[30]
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.329    25.379 r  cpu/alu/registers[1][0]_i_1276/O
                         net (fo=1, routed)           0.000    25.379    cpu/alu/registers[1][0]_i_1276_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.929 r  cpu/alu/registers_reg[1][0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    25.929    cpu/alu/registers_reg[1][0]_i_1227_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.043 r  cpu/alu/registers_reg[1][0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    26.043    cpu/alu/registers_reg[1][0]_i_1222_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.157 r  cpu/alu/registers_reg[1][0]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    26.157    cpu/alu/registers_reg[1][0]_i_1217_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.271 r  cpu/alu/registers_reg[1][0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    26.271    cpu/alu/registers_reg[1][0]_i_1212_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.385 r  cpu/alu/registers_reg[1][0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    26.385    cpu/alu/registers_reg[1][0]_i_1207_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.499 r  cpu/alu/registers_reg[1][0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    26.499    cpu/alu/registers_reg[1][0]_i_1202_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.613 r  cpu/alu/registers_reg[1][0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    26.613    cpu/alu/registers_reg[1][0]_i_1197_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.727 r  cpu/alu/registers_reg[1][0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    26.727    cpu/alu/registers_reg[1][0]_i_1194_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.884 r  cpu/alu/registers_reg[1][0]_i_1193/CO[1]
                         net (fo=35, routed)          1.638    28.523    cpu/alu/data4_0[29]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.329    28.852 r  cpu/alu/registers[1][0]_i_1234/O
                         net (fo=1, routed)           0.000    28.852    cpu/alu/registers[1][0]_i_1234_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  cpu/alu/registers_reg[1][0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    29.402    cpu/alu/registers_reg[1][0]_i_1185_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  cpu/alu/registers_reg[1][0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    29.516    cpu/alu/registers_reg[1][0]_i_1180_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  cpu/alu/registers_reg[1][0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    29.630    cpu/alu/registers_reg[1][0]_i_1175_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  cpu/alu/registers_reg[1][0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    29.744    cpu/alu/registers_reg[1][0]_i_1170_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  cpu/alu/registers_reg[1][0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    29.858    cpu/alu/registers_reg[1][0]_i_1165_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  cpu/alu/registers_reg[1][0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    29.972    cpu/alu/registers_reg[1][0]_i_1160_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  cpu/alu/registers_reg[1][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    30.086    cpu/alu/registers_reg[1][0]_i_1155_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.200 r  cpu/alu/registers_reg[1][0]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    30.200    cpu/alu/registers_reg[1][0]_i_1152_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.357 r  cpu/alu/registers_reg[1][0]_i_1151/CO[1]
                         net (fo=35, routed)          2.233    32.589    cpu/alu/data4_0[28]
    SLICE_X48Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.918 r  cpu/alu/registers[1][0]_i_1191/O
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers[1][0]_i_1191_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.316 r  cpu/alu/registers_reg[1][0]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    33.316    cpu/alu/registers_reg[1][0]_i_1143_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  cpu/alu/registers_reg[1][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    33.430    cpu/alu/registers_reg[1][0]_i_1138_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  cpu/alu/registers_reg[1][0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    33.544    cpu/alu/registers_reg[1][0]_i_1133_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  cpu/alu/registers_reg[1][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    33.658    cpu/alu/registers_reg[1][0]_i_1128_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  cpu/alu/registers_reg[1][0]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    33.772    cpu/alu/registers_reg[1][0]_i_1123_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  cpu/alu/registers_reg[1][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    33.886    cpu/alu/registers_reg[1][0]_i_1118_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  cpu/alu/registers_reg[1][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    34.000    cpu/alu/registers_reg[1][0]_i_1113_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  cpu/alu/registers_reg[1][0]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    34.114    cpu/alu/registers_reg[1][0]_i_1110_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.271 r  cpu/alu/registers_reg[1][0]_i_1109/CO[1]
                         net (fo=35, routed)          1.952    36.224    cpu/alu/data4_0[27]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    36.553 r  cpu/alu/registers[1][0]_i_1140/O
                         net (fo=1, routed)           0.000    36.553    cpu/alu/registers[1][0]_i_1140_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.951 r  cpu/alu/registers_reg[1][0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    36.951    cpu/alu/registers_reg[1][0]_i_1091_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.065 r  cpu/alu/registers_reg[1][0]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    37.065    cpu/alu/registers_reg[1][0]_i_1086_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.179 r  cpu/alu/registers_reg[1][0]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    37.179    cpu/alu/registers_reg[1][0]_i_1081_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.293 r  cpu/alu/registers_reg[1][0]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    37.293    cpu/alu/registers_reg[1][0]_i_1076_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.407 r  cpu/alu/registers_reg[1][0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    37.407    cpu/alu/registers_reg[1][0]_i_1071_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.521 r  cpu/alu/registers_reg[1][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    37.521    cpu/alu/registers_reg[1][0]_i_1068_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.678 r  cpu/alu/registers_reg[1][0]_i_1067/CO[1]
                         net (fo=35, routed)          1.932    39.610    cpu/alu/data4_0[26]
    SLICE_X43Y111        LUT3 (Prop_lut3_I0_O)        0.329    39.939 r  cpu/alu/registers[1][0]_i_1108/O
                         net (fo=1, routed)           0.000    39.939    cpu/alu/registers[1][0]_i_1108_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.489 r  cpu/alu/registers_reg[1][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    40.489    cpu/alu/registers_reg[1][0]_i_1059_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.603 r  cpu/alu/registers_reg[1][0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    40.603    cpu/alu/registers_reg[1][0]_i_1054_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.717 r  cpu/alu/registers_reg[1][0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    40.717    cpu/alu/registers_reg[1][0]_i_1049_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.831 r  cpu/alu/registers_reg[1][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    40.831    cpu/alu/registers_reg[1][0]_i_1044_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.945 r  cpu/alu/registers_reg[1][0]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    40.945    cpu/alu/registers_reg[1][0]_i_1039_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.059 r  cpu/alu/registers_reg[1][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    41.059    cpu/alu/registers_reg[1][0]_i_1034_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.173 r  cpu/alu/registers_reg[1][0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    41.173    cpu/alu/registers_reg[1][0]_i_1029_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.287 r  cpu/alu/registers_reg[1][0]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    41.287    cpu/alu/registers_reg[1][0]_i_1026_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.444 r  cpu/alu/registers_reg[1][0]_i_1025/CO[1]
                         net (fo=35, routed)          1.937    43.381    cpu/alu/data4_0[25]
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.329    43.710 r  cpu/alu/registers[1][0]_i_1066/O
                         net (fo=1, routed)           0.000    43.710    cpu/alu/registers[1][0]_i_1066_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.260 r  cpu/alu/registers_reg[1][0]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    44.260    cpu/alu/registers_reg[1][0]_i_1017_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.374 r  cpu/alu/registers_reg[1][0]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    44.374    cpu/alu/registers_reg[1][0]_i_1012_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.488 r  cpu/alu/registers_reg[1][0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    44.488    cpu/alu/registers_reg[1][0]_i_1007_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.602 r  cpu/alu/registers_reg[1][0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    44.602    cpu/alu/registers_reg[1][0]_i_1002_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.716 r  cpu/alu/registers_reg[1][0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    44.716    cpu/alu/registers_reg[1][0]_i_997_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.830 r  cpu/alu/registers_reg[1][0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    44.830    cpu/alu/registers_reg[1][0]_i_992_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.944 r  cpu/alu/registers_reg[1][0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    44.944    cpu/alu/registers_reg[1][0]_i_987_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  cpu/alu/registers_reg[1][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    45.058    cpu/alu/registers_reg[1][0]_i_984_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.215 r  cpu/alu/registers_reg[1][0]_i_983/CO[1]
                         net (fo=35, routed)          2.577    47.792    cpu/alu/data4_0[24]
    SLICE_X40Y108        LUT3 (Prop_lut3_I0_O)        0.329    48.121 r  cpu/alu/registers[1][0]_i_1024/O
                         net (fo=1, routed)           0.000    48.121    cpu/alu/registers[1][0]_i_1024_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.671 r  cpu/alu/registers_reg[1][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    48.671    cpu/alu/registers_reg[1][0]_i_975_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  cpu/alu/registers_reg[1][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    48.785    cpu/alu/registers_reg[1][0]_i_970_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  cpu/alu/registers_reg[1][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    48.899    cpu/alu/registers_reg[1][0]_i_965_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.013 r  cpu/alu/registers_reg[1][0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    49.013    cpu/alu/registers_reg[1][0]_i_960_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.127 r  cpu/alu/registers_reg[1][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    49.127    cpu/alu/registers_reg[1][0]_i_955_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.241 r  cpu/alu/registers_reg[1][0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    49.241    cpu/alu/registers_reg[1][0]_i_950_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.355 r  cpu/alu/registers_reg[1][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    49.355    cpu/alu/registers_reg[1][0]_i_945_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.469 r  cpu/alu/registers_reg[1][0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    49.469    cpu/alu/registers_reg[1][0]_i_942_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.626 r  cpu/alu/registers_reg[1][0]_i_941/CO[1]
                         net (fo=35, routed)          1.055    50.682    cpu/alu/data4_0[23]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    51.011 r  cpu/alu/registers[1][0]_i_982/O
                         net (fo=1, routed)           0.000    51.011    cpu/alu/registers[1][0]_i_982_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.561 r  cpu/alu/registers_reg[1][0]_i_933/CO[3]
                         net (fo=1, routed)           0.000    51.561    cpu/alu/registers_reg[1][0]_i_933_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.675 r  cpu/alu/registers_reg[1][0]_i_928/CO[3]
                         net (fo=1, routed)           0.000    51.675    cpu/alu/registers_reg[1][0]_i_928_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.789 r  cpu/alu/registers_reg[1][0]_i_923/CO[3]
                         net (fo=1, routed)           0.000    51.789    cpu/alu/registers_reg[1][0]_i_923_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.903 r  cpu/alu/registers_reg[1][0]_i_918/CO[3]
                         net (fo=1, routed)           0.000    51.903    cpu/alu/registers_reg[1][0]_i_918_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.017 r  cpu/alu/registers_reg[1][0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    52.017    cpu/alu/registers_reg[1][0]_i_913_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  cpu/alu/registers_reg[1][0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    52.131    cpu/alu/registers_reg[1][0]_i_908_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  cpu/alu/registers_reg[1][0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    52.245    cpu/alu/registers_reg[1][0]_i_903_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  cpu/alu/registers_reg[1][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    52.359    cpu/alu/registers_reg[1][0]_i_900_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.516 r  cpu/alu/registers_reg[1][0]_i_899/CO[1]
                         net (fo=35, routed)          2.179    54.695    cpu/alu/data4_0[22]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    55.024 r  cpu/alu/registers[1][0]_i_940/O
                         net (fo=1, routed)           0.000    55.024    cpu/alu/registers[1][0]_i_940_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.557 r  cpu/alu/registers_reg[1][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    55.557    cpu/alu/registers_reg[1][0]_i_891_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.674 r  cpu/alu/registers_reg[1][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    55.674    cpu/alu/registers_reg[1][0]_i_886_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.791 r  cpu/alu/registers_reg[1][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    55.791    cpu/alu/registers_reg[1][0]_i_881_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.908 r  cpu/alu/registers_reg[1][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    55.908    cpu/alu/registers_reg[1][0]_i_876_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.025 r  cpu/alu/registers_reg[1][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.025    cpu/alu/registers_reg[1][0]_i_871_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.142 r  cpu/alu/registers_reg[1][0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg[1][0]_i_866_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.259 r  cpu/alu/registers_reg[1][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.259    cpu/alu/registers_reg[1][0]_i_861_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.376 r  cpu/alu/registers_reg[1][0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    56.376    cpu/alu/registers_reg[1][0]_i_858_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.533 r  cpu/alu/registers_reg[1][0]_i_857/CO[1]
                         net (fo=35, routed)          2.232    58.764    cpu/alu/data4_0[21]
    SLICE_X35Y112        LUT3 (Prop_lut3_I0_O)        0.332    59.096 r  cpu/alu/registers[1][0]_i_896/O
                         net (fo=1, routed)           0.000    59.096    cpu/alu/registers[1][0]_i_896_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.497 r  cpu/alu/registers_reg[1][0]_i_849/CO[3]
                         net (fo=1, routed)           0.000    59.497    cpu/alu/registers_reg[1][0]_i_849_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  cpu/alu/registers_reg[1][0]_i_844/CO[3]
                         net (fo=1, routed)           0.000    59.611    cpu/alu/registers_reg[1][0]_i_844_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  cpu/alu/registers_reg[1][0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    59.725    cpu/alu/registers_reg[1][0]_i_839_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  cpu/alu/registers_reg[1][0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    59.839    cpu/alu/registers_reg[1][0]_i_834_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  cpu/alu/registers_reg[1][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    59.953    cpu/alu/registers_reg[1][0]_i_829_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  cpu/alu/registers_reg[1][0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    60.067    cpu/alu/registers_reg[1][0]_i_824_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.181 r  cpu/alu/registers_reg[1][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    60.181    cpu/alu/registers_reg[1][0]_i_819_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.295 r  cpu/alu/registers_reg[1][0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.295    cpu/alu/registers_reg[1][0]_i_816_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.452 r  cpu/alu/registers_reg[1][0]_i_815/CO[1]
                         net (fo=35, routed)          2.056    62.508    cpu/alu/data4_0[20]
    SLICE_X33Y111        LUT3 (Prop_lut3_I0_O)        0.329    62.837 r  cpu/alu/registers[1][0]_i_854/O
                         net (fo=1, routed)           0.000    62.837    cpu/alu/registers[1][0]_i_854_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.238 r  cpu/alu/registers_reg[1][0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    63.238    cpu/alu/registers_reg[1][0]_i_807_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.352 r  cpu/alu/registers_reg[1][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.352    cpu/alu/registers_reg[1][0]_i_802_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  cpu/alu/registers_reg[1][0]_i_797/CO[3]
                         net (fo=1, routed)           0.000    63.466    cpu/alu/registers_reg[1][0]_i_797_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  cpu/alu/registers_reg[1][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    63.580    cpu/alu/registers_reg[1][0]_i_792_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.694 r  cpu/alu/registers_reg[1][0]_i_787/CO[3]
                         net (fo=1, routed)           0.000    63.694    cpu/alu/registers_reg[1][0]_i_787_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.808 r  cpu/alu/registers_reg[1][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    63.808    cpu/alu/registers_reg[1][0]_i_782_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.922 r  cpu/alu/registers_reg[1][0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    63.922    cpu/alu/registers_reg[1][0]_i_777_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  cpu/alu/registers_reg[1][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    64.036    cpu/alu/registers_reg[1][0]_i_774_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.193 r  cpu/alu/registers_reg[1][0]_i_773/CO[1]
                         net (fo=35, routed)          2.053    66.246    cpu/alu/data4_0[19]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.329    66.575 r  cpu/alu/registers[1][0]_i_814/O
                         net (fo=1, routed)           0.000    66.575    cpu/alu/registers[1][0]_i_814_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.125 r  cpu/alu/registers_reg[1][0]_i_765/CO[3]
                         net (fo=1, routed)           0.000    67.125    cpu/alu/registers_reg[1][0]_i_765_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.239 r  cpu/alu/registers_reg[1][0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    67.239    cpu/alu/registers_reg[1][0]_i_760_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.353 r  cpu/alu/registers_reg[1][0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    67.353    cpu/alu/registers_reg[1][0]_i_755_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.467 r  cpu/alu/registers_reg[1][0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.467    cpu/alu/registers_reg[1][0]_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.581 r  cpu/alu/registers_reg[1][0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    67.581    cpu/alu/registers_reg[1][0]_i_745_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.695 r  cpu/alu/registers_reg[1][0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    67.695    cpu/alu/registers_reg[1][0]_i_740_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.809 r  cpu/alu/registers_reg[1][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    67.809    cpu/alu/registers_reg[1][0]_i_735_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.923 r  cpu/alu/registers_reg[1][0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    67.923    cpu/alu/registers_reg[1][0]_i_732_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.080 r  cpu/alu/registers_reg[1][0]_i_731/CO[1]
                         net (fo=35, routed)          2.031    70.111    cpu/alu/data4_0[18]
    SLICE_X29Y108        LUT3 (Prop_lut3_I0_O)        0.329    70.440 r  cpu/alu/registers[1][0]_i_772/O
                         net (fo=1, routed)           0.000    70.440    cpu/alu/registers[1][0]_i_772_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.990 r  cpu/alu/registers_reg[1][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    70.990    cpu/alu/registers_reg[1][0]_i_723_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  cpu/alu/registers_reg[1][0]_i_718/CO[3]
                         net (fo=1, routed)           0.000    71.104    cpu/alu/registers_reg[1][0]_i_718_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  cpu/alu/registers_reg[1][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    71.218    cpu/alu/registers_reg[1][0]_i_713_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  cpu/alu/registers_reg[1][0]_i_708/CO[3]
                         net (fo=1, routed)           0.000    71.332    cpu/alu/registers_reg[1][0]_i_708_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  cpu/alu/registers_reg[1][0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    71.446    cpu/alu/registers_reg[1][0]_i_703_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.560 r  cpu/alu/registers_reg[1][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    71.560    cpu/alu/registers_reg[1][0]_i_698_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.674 r  cpu/alu/registers_reg[1][0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.674    cpu/alu/registers_reg[1][0]_i_693_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.788 r  cpu/alu/registers_reg[1][0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    71.788    cpu/alu/registers_reg[1][0]_i_690_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.945 r  cpu/alu/registers_reg[1][0]_i_689/CO[1]
                         net (fo=35, routed)          2.581    74.526    cpu/alu/data4_0[17]
    SLICE_X15Y107        LUT3 (Prop_lut3_I0_O)        0.329    74.855 r  cpu/alu/registers[1][0]_i_730/O
                         net (fo=1, routed)           0.000    74.855    cpu/alu/registers[1][0]_i_730_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.405 r  cpu/alu/registers_reg[1][0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    75.405    cpu/alu/registers_reg[1][0]_i_681_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.519 r  cpu/alu/registers_reg[1][0]_i_676/CO[3]
                         net (fo=1, routed)           0.000    75.519    cpu/alu/registers_reg[1][0]_i_676_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.633 r  cpu/alu/registers_reg[1][0]_i_671/CO[3]
                         net (fo=1, routed)           0.000    75.633    cpu/alu/registers_reg[1][0]_i_671_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.747 r  cpu/alu/registers_reg[1][0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.747    cpu/alu/registers_reg[1][0]_i_666_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.861 r  cpu/alu/registers_reg[1][0]_i_661/CO[3]
                         net (fo=1, routed)           0.000    75.861    cpu/alu/registers_reg[1][0]_i_661_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.975 r  cpu/alu/registers_reg[1][0]_i_656/CO[3]
                         net (fo=1, routed)           0.000    75.975    cpu/alu/registers_reg[1][0]_i_656_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.089 r  cpu/alu/registers_reg[1][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    76.089    cpu/alu/registers_reg[1][0]_i_651_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.203 r  cpu/alu/registers_reg[1][0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    76.203    cpu/alu/registers_reg[1][0]_i_648_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.360 r  cpu/alu/registers_reg[1][0]_i_647/CO[1]
                         net (fo=35, routed)          2.570    78.930    cpu/alu/data4_0[16]
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.329    79.259 r  cpu/alu/registers[1][0]_i_686/O
                         net (fo=1, routed)           0.000    79.259    cpu/alu/registers[1][0]_i_686_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.660 r  cpu/alu/registers_reg[1][0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    79.660    cpu/alu/registers_reg[1][0]_i_639_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.774 r  cpu/alu/registers_reg[1][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    79.774    cpu/alu/registers_reg[1][0]_i_634_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  cpu/alu/registers_reg[1][0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    79.888    cpu/alu/registers_reg[1][0]_i_629_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  cpu/alu/registers_reg[1][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    80.002    cpu/alu/registers_reg[1][0]_i_624_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  cpu/alu/registers_reg[1][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    80.116    cpu/alu/registers_reg[1][0]_i_619_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  cpu/alu/registers_reg[1][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    80.230    cpu/alu/registers_reg[1][0]_i_614_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  cpu/alu/registers_reg[1][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    80.344    cpu/alu/registers_reg[1][0]_i_609_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  cpu/alu/registers_reg[1][0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    80.458    cpu/alu/registers_reg[1][0]_i_606_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.615 r  cpu/alu/registers_reg[1][0]_i_605/CO[1]
                         net (fo=35, routed)          2.114    82.729    cpu/alu/data4_0[15]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.329    83.058 r  cpu/alu/registers[1][0]_i_646/O
                         net (fo=1, routed)           0.000    83.058    cpu/alu/registers[1][0]_i_646_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.591 r  cpu/alu/registers_reg[1][0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    83.591    cpu/alu/registers_reg[1][0]_i_597_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  cpu/alu/registers_reg[1][0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    83.708    cpu/alu/registers_reg[1][0]_i_592_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  cpu/alu/registers_reg[1][0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    83.825    cpu/alu/registers_reg[1][0]_i_587_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  cpu/alu/registers_reg[1][0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    83.942    cpu/alu/registers_reg[1][0]_i_582_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  cpu/alu/registers_reg[1][0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    84.059    cpu/alu/registers_reg[1][0]_i_577_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.175 r  cpu/alu/registers_reg[1][0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    84.175    cpu/alu/registers_reg[1][0]_i_572_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.292 r  cpu/alu/registers_reg[1][0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    84.292    cpu/alu/registers_reg[1][0]_i_567_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.409 r  cpu/alu/registers_reg[1][0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    84.409    cpu/alu/registers_reg[1][0]_i_564_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.566 r  cpu/alu/registers_reg[1][0]_i_563/CO[1]
                         net (fo=35, routed)          2.357    86.924    cpu/alu/data4_0[14]
    SLICE_X32Y105        LUT3 (Prop_lut3_I0_O)        0.332    87.256 r  cpu/alu/registers[1][0]_i_604/O
                         net (fo=1, routed)           0.000    87.256    cpu/alu/registers[1][0]_i_604_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.806 r  cpu/alu/registers_reg[1][0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    87.806    cpu/alu/registers_reg[1][0]_i_555_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.920 r  cpu/alu/registers_reg[1][0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    87.920    cpu/alu/registers_reg[1][0]_i_550_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.034 r  cpu/alu/registers_reg[1][0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    88.034    cpu/alu/registers_reg[1][0]_i_545_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.148 r  cpu/alu/registers_reg[1][0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    88.148    cpu/alu/registers_reg[1][0]_i_540_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.262 r  cpu/alu/registers_reg[1][0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    88.262    cpu/alu/registers_reg[1][0]_i_535_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.376 r  cpu/alu/registers_reg[1][0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    88.376    cpu/alu/registers_reg[1][0]_i_530_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  cpu/alu/registers_reg[1][0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    88.490    cpu/alu/registers_reg[1][0]_i_525_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  cpu/alu/registers_reg[1][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    88.604    cpu/alu/registers_reg[1][0]_i_522_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.761 r  cpu/alu/registers_reg[1][0]_i_521/CO[1]
                         net (fo=35, routed)          2.430    91.190    cpu/alu/data4_0[13]
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.329    91.519 r  cpu/alu/registers[1][0]_i_558/O
                         net (fo=1, routed)           0.000    91.519    cpu/alu/registers[1][0]_i_558_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.069 r  cpu/alu/registers_reg[1][0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    92.069    cpu/alu/registers_reg[1][0]_i_508_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.183 r  cpu/alu/registers_reg[1][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    92.183    cpu/alu/registers_reg[1][0]_i_503_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.297 r  cpu/alu/registers_reg[1][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    92.297    cpu/alu/registers_reg[1][0]_i_498_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.411 r  cpu/alu/registers_reg[1][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.411    cpu/alu/registers_reg[1][0]_i_493_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.525 r  cpu/alu/registers_reg[1][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    92.525    cpu/alu/registers_reg[1][0]_i_488_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.639 r  cpu/alu/registers_reg[1][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.639    cpu/alu/registers_reg[1][0]_i_483_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.753 r  cpu/alu/registers_reg[1][0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    92.753    cpu/alu/registers_reg[1][0]_i_480_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.910 r  cpu/alu/registers_reg[1][0]_i_479/CO[1]
                         net (fo=35, routed)          1.746    94.657    cpu/alu/data4_0[12]
    SLICE_X36Y104        LUT3 (Prop_lut3_I0_O)        0.329    94.986 r  cpu/alu/registers[1][0]_i_519/O
                         net (fo=1, routed)           0.000    94.986    cpu/alu/registers[1][0]_i_519_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    95.384 r  cpu/alu/registers_reg[1][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    95.384    cpu/alu/registers_reg[1][0]_i_471_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  cpu/alu/registers_reg[1][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    95.498    cpu/alu/registers_reg[1][0]_i_466_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  cpu/alu/registers_reg[1][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    95.612    cpu/alu/registers_reg[1][0]_i_461_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  cpu/alu/registers_reg[1][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    95.726    cpu/alu/registers_reg[1][0]_i_456_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  cpu/alu/registers_reg[1][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    95.840    cpu/alu/registers_reg[1][0]_i_451_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.954 r  cpu/alu/registers_reg[1][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    95.954    cpu/alu/registers_reg[1][0]_i_446_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.068 r  cpu/alu/registers_reg[1][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    96.068    cpu/alu/registers_reg[1][0]_i_441_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.182 r  cpu/alu/registers_reg[1][0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    96.182    cpu/alu/registers_reg[1][0]_i_438_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.339 r  cpu/alu/registers_reg[1][0]_i_437/CO[1]
                         net (fo=35, routed)          2.428    98.767    cpu/alu/data4_0[11]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    99.096 r  cpu/alu/registers[1][0]_i_476/O
                         net (fo=1, routed)           0.000    99.096    cpu/alu/registers[1][0]_i_476_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.472 r  cpu/alu/registers_reg[1][0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    99.472    cpu/alu/registers_reg[1][0]_i_429_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.589 r  cpu/alu/registers_reg[1][0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    99.589    cpu/alu/registers_reg[1][0]_i_424_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.706 r  cpu/alu/registers_reg[1][0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    99.706    cpu/alu/registers_reg[1][0]_i_419_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.823 r  cpu/alu/registers_reg[1][0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    99.823    cpu/alu/registers_reg[1][0]_i_414_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.940 r  cpu/alu/registers_reg[1][0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    99.940    cpu/alu/registers_reg[1][0]_i_409_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.057 r  cpu/alu/registers_reg[1][0]_i_404/CO[3]
                         net (fo=1, routed)           0.000   100.057    cpu/alu/registers_reg[1][0]_i_404_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.174 r  cpu/alu/registers_reg[1][0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   100.174    cpu/alu/registers_reg[1][0]_i_399_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.291 r  cpu/alu/registers_reg[1][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   100.291    cpu/alu/registers_reg[1][0]_i_396_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.448 r  cpu/alu/registers_reg[1][0]_i_395/CO[1]
                         net (fo=35, routed)          1.888   102.336    cpu/alu/data4_0[10]
    SLICE_X44Y102        LUT3 (Prop_lut3_I0_O)        0.332   102.668 r  cpu/alu/registers[1][0]_i_434/O
                         net (fo=1, routed)           0.000   102.668    cpu/alu/registers[1][0]_i_434_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   103.069 r  cpu/alu/registers_reg[1][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000   103.069    cpu/alu/registers_reg[1][0]_i_387_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.183 r  cpu/alu/registers_reg[1][0]_i_382/CO[3]
                         net (fo=1, routed)           0.000   103.183    cpu/alu/registers_reg[1][0]_i_382_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.297 r  cpu/alu/registers_reg[1][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000   103.297    cpu/alu/registers_reg[1][0]_i_377_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  cpu/alu/registers_reg[1][0]_i_372/CO[3]
                         net (fo=1, routed)           0.000   103.411    cpu/alu/registers_reg[1][0]_i_372_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  cpu/alu/registers_reg[1][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000   103.525    cpu/alu/registers_reg[1][0]_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  cpu/alu/registers_reg[1][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000   103.639    cpu/alu/registers_reg[1][0]_i_362_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  cpu/alu/registers_reg[1][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   103.753    cpu/alu/registers_reg[1][0]_i_357_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  cpu/alu/registers_reg[1][0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   103.867    cpu/alu/registers_reg[1][0]_i_354_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.024 r  cpu/alu/registers_reg[1][0]_i_353/CO[1]
                         net (fo=35, routed)          2.416   106.440    cpu/alu/data4_0[9]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.329   106.769 r  cpu/alu/registers[1][0]_i_393/O
                         net (fo=1, routed)           0.000   106.769    cpu/alu/registers[1][0]_i_393_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.167 r  cpu/alu/registers_reg[1][0]_i_324/CO[3]
                         net (fo=1, routed)           0.000   107.167    cpu/alu/registers_reg[1][0]_i_324_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.281 r  cpu/alu/registers_reg[1][0]_i_319/CO[3]
                         net (fo=1, routed)           0.000   107.281    cpu/alu/registers_reg[1][0]_i_319_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.395 r  cpu/alu/registers_reg[1][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000   107.395    cpu/alu/registers_reg[1][0]_i_314_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.509 r  cpu/alu/registers_reg[1][0]_i_309/CO[3]
                         net (fo=1, routed)           0.000   107.509    cpu/alu/registers_reg[1][0]_i_309_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.623 r  cpu/alu/registers_reg[1][0]_i_304/CO[3]
                         net (fo=1, routed)           0.000   107.623    cpu/alu/registers_reg[1][0]_i_304_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.737 r  cpu/alu/registers_reg[1][0]_i_299/CO[3]
                         net (fo=1, routed)           0.000   107.737    cpu/alu/registers_reg[1][0]_i_299_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.851 r  cpu/alu/registers_reg[1][0]_i_294/CO[3]
                         net (fo=1, routed)           0.000   107.851    cpu/alu/registers_reg[1][0]_i_294_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.965 r  cpu/alu/registers_reg[1][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000   107.965    cpu/alu/registers_reg[1][0]_i_291_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.122 r  cpu/alu/registers_reg[1][0]_i_290/CO[1]
                         net (fo=35, routed)          1.861   109.983    cpu/alu/data4_0[8]
    SLICE_X47Y101        LUT3 (Prop_lut3_I0_O)        0.329   110.312 r  cpu/alu/registers[1][0]_i_352/O
                         net (fo=1, routed)           0.000   110.312    cpu/alu/registers[1][0]_i_352_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.862 r  cpu/alu/registers_reg[1][0]_i_285/CO[3]
                         net (fo=1, routed)           0.000   110.862    cpu/alu/registers_reg[1][0]_i_285_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.976 r  cpu/alu/registers_reg[1][0]_i_249/CO[3]
                         net (fo=1, routed)           0.000   110.976    cpu/alu/registers_reg[1][0]_i_249_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.090 r  cpu/alu/registers_reg[1][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   111.090    cpu/alu/registers_reg[1][0]_i_244_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.204 r  cpu/alu/registers_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000   111.204    cpu/alu/registers_reg[1][0]_i_239_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.318 r  cpu/alu/registers_reg[1][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   111.318    cpu/alu/registers_reg[1][0]_i_234_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.432 r  cpu/alu/registers_reg[1][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   111.432    cpu/alu/registers_reg[1][0]_i_229_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.546 r  cpu/alu/registers_reg[1][0]_i_224/CO[3]
                         net (fo=1, routed)           0.000   111.546    cpu/alu/registers_reg[1][0]_i_224_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.660 r  cpu/alu/registers_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000   111.660    cpu/alu/registers_reg[1][0]_i_221_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.817 r  cpu/alu/registers_reg[1][0]_i_220/CO[1]
                         net (fo=35, routed)          1.938   113.755    cpu/alu/data4_0[7]
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.329   114.084 r  cpu/alu/registers[1][0]_i_349/O
                         net (fo=1, routed)           0.000   114.084    cpu/alu/registers[1][0]_i_349_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.634 r  cpu/alu/registers_reg[1][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000   114.634    cpu/alu/registers_reg[1][0]_i_280_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.748 r  cpu/alu/registers_reg[1][0]_i_215/CO[3]
                         net (fo=1, routed)           0.000   114.748    cpu/alu/registers_reg[1][0]_i_215_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.862 r  cpu/alu/registers_reg[1][0]_i_184/CO[3]
                         net (fo=1, routed)           0.000   114.862    cpu/alu/registers_reg[1][0]_i_184_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.976 r  cpu/alu/registers_reg[1][0]_i_179/CO[3]
                         net (fo=1, routed)           0.000   114.976    cpu/alu/registers_reg[1][0]_i_179_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.090 r  cpu/alu/registers_reg[1][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   115.090    cpu/alu/registers_reg[1][0]_i_174_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.204 r  cpu/alu/registers_reg[1][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   115.204    cpu/alu/registers_reg[1][0]_i_169_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.318 r  cpu/alu/registers_reg[1][0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   115.318    cpu/alu/registers_reg[1][0]_i_164_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.432 r  cpu/alu/registers_reg[1][0]_i_161/CO[3]
                         net (fo=1, routed)           0.000   115.432    cpu/alu/registers_reg[1][0]_i_161_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.589 r  cpu/alu/registers_reg[1][0]_i_160/CO[1]
                         net (fo=35, routed)          2.235   117.825    cpu/alu/data4_0[6]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.329   118.154 r  cpu/alu/registers[1][0]_i_344/O
                         net (fo=1, routed)           0.000   118.154    cpu/alu/registers[1][0]_i_344_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.555 r  cpu/alu/registers_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000   118.555    cpu/alu/registers_reg[1][0]_i_275_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.669 r  cpu/alu/registers_reg[1][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000   118.669    cpu/alu/registers_reg[1][0]_i_210_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.783 r  cpu/alu/registers_reg[1][0]_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.783    cpu/alu/registers_reg[1][0]_i_155_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.896 r  cpu/alu/registers_reg[1][0]_i_129/CO[3]
                         net (fo=1, routed)           0.000   118.896    cpu/alu/registers_reg[1][0]_i_129_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.010 r  cpu/alu/registers_reg[1][0]_i_124/CO[3]
                         net (fo=1, routed)           0.000   119.010    cpu/alu/registers_reg[1][0]_i_124_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.124 r  cpu/alu/registers_reg[1][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   119.124    cpu/alu/registers_reg[1][0]_i_119_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.238 r  cpu/alu/registers_reg[1][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   119.238    cpu/alu/registers_reg[1][0]_i_114_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.352 r  cpu/alu/registers_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   119.352    cpu/alu/registers_reg[1][0]_i_111_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.509 r  cpu/alu/registers_reg[1][0]_i_110/CO[1]
                         net (fo=35, routed)          2.514   122.024    cpu/alu/data4_0[5]
    SLICE_X43Y101        LUT3 (Prop_lut3_I0_O)        0.329   122.353 r  cpu/alu/registers[1][0]_i_341/O
                         net (fo=1, routed)           0.000   122.353    cpu/alu/registers[1][0]_i_341_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   122.754 r  cpu/alu/registers_reg[1][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000   122.754    cpu/alu/registers_reg[1][0]_i_270_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.868 r  cpu/alu/registers_reg[1][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000   122.868    cpu/alu/registers_reg[1][0]_i_205_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.982 r  cpu/alu/registers_reg[1][0]_i_150/CO[3]
                         net (fo=1, routed)           0.000   122.982    cpu/alu/registers_reg[1][0]_i_150_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.096 r  cpu/alu/registers_reg[1][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   123.096    cpu/alu/registers_reg[1][0]_i_105_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.210 r  cpu/alu/registers_reg[1][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000   123.210    cpu/alu/registers_reg[1][0]_i_84_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.324 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.324    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.438 r  cpu/alu/registers_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   123.438    cpu/alu/registers_reg[1][0]_i_74_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.552 r  cpu/alu/registers_reg[1][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   123.552    cpu/alu/registers_reg[1][0]_i_71_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.709 r  cpu/alu/registers_reg[1][0]_i_70/CO[1]
                         net (fo=35, routed)          2.534   126.243    cpu/alu/data4_0[4]
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.329   126.572 r  cpu/alu/registers[1][0]_i_338/O
                         net (fo=1, routed)           0.000   126.572    cpu/alu/registers[1][0]_i_338_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.973 r  cpu/alu/registers_reg[1][0]_i_265/CO[3]
                         net (fo=1, routed)           0.000   126.973    cpu/alu/registers_reg[1][0]_i_265_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.087 r  cpu/alu/registers_reg[1][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000   127.087    cpu/alu/registers_reg[1][0]_i_200_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.201 r  cpu/alu/registers_reg[1][0]_i_145/CO[3]
                         net (fo=1, routed)           0.000   127.201    cpu/alu/registers_reg[1][0]_i_145_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.314 r  cpu/alu/registers_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   127.314    cpu/alu/registers_reg[1][0]_i_100_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.428 r  cpu/alu/registers_reg[1][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   127.428    cpu/alu/registers_reg[1][0]_i_65_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.542 r  cpu/alu/registers_reg[1][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   127.542    cpu/alu/registers_reg[1][0]_i_49_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.656 r  cpu/alu/registers_reg[1][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.656    cpu/alu/registers_reg[1][0]_i_44_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.770 r  cpu/alu/registers_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   127.770    cpu/alu/registers_reg[1][0]_i_41_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.927 r  cpu/alu/registers_reg[1][0]_i_40/CO[1]
                         net (fo=35, routed)          2.203   130.131    cpu/alu/data4_0[3]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.329   130.460 r  cpu/alu/registers[1][0]_i_337/O
                         net (fo=1, routed)           0.000   130.460    cpu/alu/registers[1][0]_i_337_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.010 r  cpu/alu/registers_reg[1][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000   131.010    cpu/alu/registers_reg[1][0]_i_260_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.124 r  cpu/alu/registers_reg[1][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000   131.124    cpu/alu/registers_reg[1][0]_i_195_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.238 r  cpu/alu/registers_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   131.238    cpu/alu/registers_reg[1][0]_i_140_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.352 r  cpu/alu/registers_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000   131.352    cpu/alu/registers_reg[1][0]_i_95_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.466 r  cpu/alu/registers_reg[1][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   131.466    cpu/alu/registers_reg[1][0]_i_60_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.580 r  cpu/alu/registers_reg[1][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   131.580    cpu/alu/registers_reg[1][0]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.694 r  cpu/alu/registers_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   131.694    cpu/alu/registers_reg[1][0]_i_24_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.808 r  cpu/alu/registers_reg[1][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   131.808    cpu/alu/registers_reg[1][0]_i_21_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.965 r  cpu/alu/registers_reg[1][0]_i_20/CO[1]
                         net (fo=35, routed)          1.944   133.909    cpu/alu/data4_0[2]
    SLICE_X40Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   134.694 r  cpu/alu/registers_reg[1][0]_i_255/CO[3]
                         net (fo=1, routed)           0.001   134.695    cpu/alu/registers_reg[1][0]_i_255_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.809 r  cpu/alu/registers_reg[1][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000   134.809    cpu/alu/registers_reg[1][0]_i_190_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.923 r  cpu/alu/registers_reg[1][0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   134.923    cpu/alu/registers_reg[1][0]_i_135_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.037 r  cpu/alu/registers_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.000   135.037    cpu/alu/registers_reg[1][0]_i_90_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.151 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   135.151    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.265 r  cpu/alu/registers_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   135.265    cpu/alu/registers_reg[1][0]_i_30_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.379 r  cpu/alu/registers_reg[1][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   135.379    cpu/alu/registers_reg[1][0]_i_15_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.493 r  cpu/alu/registers_reg[1][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   135.493    cpu/alu/registers_reg[1][0]_i_10_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.650 r  cpu/alu/registers_reg[1][0]_i_9/CO[1]
                         net (fo=35, routed)          1.805   137.454    cpu/alu/data4_0[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   138.239 r  cpu/alu/registers_reg[1][0]_i_254/CO[3]
                         net (fo=1, routed)           0.001   138.240    cpu/alu/registers_reg[1][0]_i_254_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.354 r  cpu/alu/registers_reg[1][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000   138.354    cpu/alu/registers_reg[1][0]_i_189_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.468 r  cpu/alu/registers_reg[1][0]_i_134/CO[3]
                         net (fo=1, routed)           0.000   138.468    cpu/alu/registers_reg[1][0]_i_134_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.582 r  cpu/alu/registers_reg[1][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000   138.582    cpu/alu/registers_reg[1][0]_i_89_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.696 r  cpu/alu/registers_reg[1][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.696    cpu/alu/registers_reg[1][0]_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.810 r  cpu/alu/registers_reg[1][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   138.810    cpu/alu/registers_reg[1][0]_i_29_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.924 r  cpu/alu/registers_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   138.924    cpu/alu/registers_reg[1][0]_i_14_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.038 r  cpu/alu/registers_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.038    cpu/alu/registers_reg[1][0]_i_8_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.195 r  cpu/alu/registers_reg[1][0]_i_6/CO[1]
                         net (fo=1, routed)           0.872   140.066    cpu/register_PC/data4[0]
    SLICE_X29Y95         LUT3 (Prop_lut3_I2_O)        0.329   140.395 r  cpu/register_PC/registers[1][0]_i_4/O
                         net (fo=1, routed)           0.000   140.395    cpu/register_PC/registers[1][0]_i_4_n_0
    SLICE_X29Y95         MUXF7 (Prop_muxf7_I1_O)      0.217   140.612 r  cpu/register_PC/registers_reg[1][0]_i_2/O
                         net (fo=1, routed)           0.944   141.556    cpu/register_PC/registers_reg[1][0]_i_2_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.299   141.855 r  cpu/register_PC/registers[1][0]_i_1/O
                         net (fo=6, routed)           1.235   143.090    cpu/regfile/D[0]
    SLICE_X13Y93         FDRE                                         r  cpu/regfile/registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        142.908ns  (logic 58.726ns (41.094%)  route 84.182ns (58.906%))
  Logic Levels:           324  (CARRY4=285 FDRE=1 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          4.805    10.536    cpu/regfile/BES_i_70
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.868 r  cpu/regfile/mem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.000    10.868    cpu/register_PC/mem_reg_0_127_0_0_i_1_0
    SLICE_X12Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    11.082 r  cpu/register_PC/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.085    12.167    cpu/register_PC/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.297    12.464 r  cpu/register_PC/mem_reg_0_127_0_0_i_1/O
                         net (fo=514, routed)         2.127    14.591    cpu/mux_AluB/MDin[0]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  cpu/mux_AluB/registers[1][31]_i_7/O
                         net (fo=76, routed)          2.729    17.443    cpu/register_PC/ALUB[0]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    17.567 r  cpu/register_PC/registers[1][0]_i_1350/O
                         net (fo=1, routed)           0.000    17.567    cpu/alu/S[0]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.099 r  cpu/alu/registers_reg[1][0]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    18.099    cpu/alu/registers_reg[1][0]_i_1311_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  cpu/alu/registers_reg[1][0]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu/alu/registers_reg[1][0]_i_1306_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  cpu/alu/registers_reg[1][0]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    18.327    cpu/alu/registers_reg[1][0]_i_1301_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.441 r  cpu/alu/registers_reg[1][0]_i_1296/CO[3]
                         net (fo=1, routed)           0.000    18.441    cpu/alu/registers_reg[1][0]_i_1296_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.555 r  cpu/alu/registers_reg[1][0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000    18.555    cpu/alu/registers_reg[1][0]_i_1291_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.669 r  cpu/alu/registers_reg[1][0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    18.669    cpu/alu/registers_reg[1][0]_i_1286_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.783 r  cpu/alu/registers_reg[1][0]_i_1281/CO[3]
                         net (fo=1, routed)           0.000    18.783    cpu/alu/registers_reg[1][0]_i_1281_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  cpu/alu/registers_reg[1][0]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    18.897    cpu/alu/registers_reg[1][0]_i_1278_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.168 r  cpu/alu/registers_reg[1][0]_i_1277/CO[0]
                         net (fo=35, routed)          2.054    21.223    cpu/alu/data4_0[31]
    SLICE_X49Y110        LUT3 (Prop_lut3_I0_O)        0.373    21.596 r  cpu/alu/registers[1][0]_i_1318/O
                         net (fo=1, routed)           0.000    21.596    cpu/alu/registers[1][0]_i_1318_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.146 r  cpu/alu/registers_reg[1][0]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    22.146    cpu/alu/registers_reg[1][0]_i_1269_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.260 r  cpu/alu/registers_reg[1][0]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    22.260    cpu/alu/registers_reg[1][0]_i_1264_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  cpu/alu/registers_reg[1][0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    22.374    cpu/alu/registers_reg[1][0]_i_1259_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  cpu/alu/registers_reg[1][0]_i_1254/CO[3]
                         net (fo=1, routed)           0.000    22.488    cpu/alu/registers_reg[1][0]_i_1254_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  cpu/alu/registers_reg[1][0]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    22.602    cpu/alu/registers_reg[1][0]_i_1249_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  cpu/alu/registers_reg[1][0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    22.716    cpu/alu/registers_reg[1][0]_i_1244_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  cpu/alu/registers_reg[1][0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000    22.830    cpu/alu/registers_reg[1][0]_i_1239_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  cpu/alu/registers_reg[1][0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    22.944    cpu/alu/registers_reg[1][0]_i_1236_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.101 r  cpu/alu/registers_reg[1][0]_i_1235/CO[1]
                         net (fo=35, routed)          1.949    25.050    cpu/alu/data4_0[30]
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.329    25.379 r  cpu/alu/registers[1][0]_i_1276/O
                         net (fo=1, routed)           0.000    25.379    cpu/alu/registers[1][0]_i_1276_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.929 r  cpu/alu/registers_reg[1][0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    25.929    cpu/alu/registers_reg[1][0]_i_1227_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.043 r  cpu/alu/registers_reg[1][0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    26.043    cpu/alu/registers_reg[1][0]_i_1222_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.157 r  cpu/alu/registers_reg[1][0]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    26.157    cpu/alu/registers_reg[1][0]_i_1217_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.271 r  cpu/alu/registers_reg[1][0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    26.271    cpu/alu/registers_reg[1][0]_i_1212_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.385 r  cpu/alu/registers_reg[1][0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    26.385    cpu/alu/registers_reg[1][0]_i_1207_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.499 r  cpu/alu/registers_reg[1][0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    26.499    cpu/alu/registers_reg[1][0]_i_1202_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.613 r  cpu/alu/registers_reg[1][0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    26.613    cpu/alu/registers_reg[1][0]_i_1197_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.727 r  cpu/alu/registers_reg[1][0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    26.727    cpu/alu/registers_reg[1][0]_i_1194_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.884 r  cpu/alu/registers_reg[1][0]_i_1193/CO[1]
                         net (fo=35, routed)          1.638    28.523    cpu/alu/data4_0[29]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.329    28.852 r  cpu/alu/registers[1][0]_i_1234/O
                         net (fo=1, routed)           0.000    28.852    cpu/alu/registers[1][0]_i_1234_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  cpu/alu/registers_reg[1][0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    29.402    cpu/alu/registers_reg[1][0]_i_1185_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  cpu/alu/registers_reg[1][0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    29.516    cpu/alu/registers_reg[1][0]_i_1180_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  cpu/alu/registers_reg[1][0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    29.630    cpu/alu/registers_reg[1][0]_i_1175_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  cpu/alu/registers_reg[1][0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    29.744    cpu/alu/registers_reg[1][0]_i_1170_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  cpu/alu/registers_reg[1][0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    29.858    cpu/alu/registers_reg[1][0]_i_1165_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  cpu/alu/registers_reg[1][0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    29.972    cpu/alu/registers_reg[1][0]_i_1160_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  cpu/alu/registers_reg[1][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    30.086    cpu/alu/registers_reg[1][0]_i_1155_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.200 r  cpu/alu/registers_reg[1][0]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    30.200    cpu/alu/registers_reg[1][0]_i_1152_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.357 r  cpu/alu/registers_reg[1][0]_i_1151/CO[1]
                         net (fo=35, routed)          2.233    32.589    cpu/alu/data4_0[28]
    SLICE_X48Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.918 r  cpu/alu/registers[1][0]_i_1191/O
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers[1][0]_i_1191_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.316 r  cpu/alu/registers_reg[1][0]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    33.316    cpu/alu/registers_reg[1][0]_i_1143_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  cpu/alu/registers_reg[1][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    33.430    cpu/alu/registers_reg[1][0]_i_1138_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  cpu/alu/registers_reg[1][0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    33.544    cpu/alu/registers_reg[1][0]_i_1133_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  cpu/alu/registers_reg[1][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    33.658    cpu/alu/registers_reg[1][0]_i_1128_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  cpu/alu/registers_reg[1][0]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    33.772    cpu/alu/registers_reg[1][0]_i_1123_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  cpu/alu/registers_reg[1][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    33.886    cpu/alu/registers_reg[1][0]_i_1118_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  cpu/alu/registers_reg[1][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    34.000    cpu/alu/registers_reg[1][0]_i_1113_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  cpu/alu/registers_reg[1][0]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    34.114    cpu/alu/registers_reg[1][0]_i_1110_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.271 r  cpu/alu/registers_reg[1][0]_i_1109/CO[1]
                         net (fo=35, routed)          1.952    36.224    cpu/alu/data4_0[27]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    36.553 r  cpu/alu/registers[1][0]_i_1140/O
                         net (fo=1, routed)           0.000    36.553    cpu/alu/registers[1][0]_i_1140_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.951 r  cpu/alu/registers_reg[1][0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    36.951    cpu/alu/registers_reg[1][0]_i_1091_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.065 r  cpu/alu/registers_reg[1][0]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    37.065    cpu/alu/registers_reg[1][0]_i_1086_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.179 r  cpu/alu/registers_reg[1][0]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    37.179    cpu/alu/registers_reg[1][0]_i_1081_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.293 r  cpu/alu/registers_reg[1][0]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    37.293    cpu/alu/registers_reg[1][0]_i_1076_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.407 r  cpu/alu/registers_reg[1][0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    37.407    cpu/alu/registers_reg[1][0]_i_1071_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.521 r  cpu/alu/registers_reg[1][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    37.521    cpu/alu/registers_reg[1][0]_i_1068_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.678 r  cpu/alu/registers_reg[1][0]_i_1067/CO[1]
                         net (fo=35, routed)          1.932    39.610    cpu/alu/data4_0[26]
    SLICE_X43Y111        LUT3 (Prop_lut3_I0_O)        0.329    39.939 r  cpu/alu/registers[1][0]_i_1108/O
                         net (fo=1, routed)           0.000    39.939    cpu/alu/registers[1][0]_i_1108_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.489 r  cpu/alu/registers_reg[1][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    40.489    cpu/alu/registers_reg[1][0]_i_1059_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.603 r  cpu/alu/registers_reg[1][0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    40.603    cpu/alu/registers_reg[1][0]_i_1054_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.717 r  cpu/alu/registers_reg[1][0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    40.717    cpu/alu/registers_reg[1][0]_i_1049_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.831 r  cpu/alu/registers_reg[1][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    40.831    cpu/alu/registers_reg[1][0]_i_1044_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.945 r  cpu/alu/registers_reg[1][0]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    40.945    cpu/alu/registers_reg[1][0]_i_1039_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.059 r  cpu/alu/registers_reg[1][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    41.059    cpu/alu/registers_reg[1][0]_i_1034_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.173 r  cpu/alu/registers_reg[1][0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    41.173    cpu/alu/registers_reg[1][0]_i_1029_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.287 r  cpu/alu/registers_reg[1][0]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    41.287    cpu/alu/registers_reg[1][0]_i_1026_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.444 r  cpu/alu/registers_reg[1][0]_i_1025/CO[1]
                         net (fo=35, routed)          1.937    43.381    cpu/alu/data4_0[25]
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.329    43.710 r  cpu/alu/registers[1][0]_i_1066/O
                         net (fo=1, routed)           0.000    43.710    cpu/alu/registers[1][0]_i_1066_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.260 r  cpu/alu/registers_reg[1][0]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    44.260    cpu/alu/registers_reg[1][0]_i_1017_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.374 r  cpu/alu/registers_reg[1][0]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    44.374    cpu/alu/registers_reg[1][0]_i_1012_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.488 r  cpu/alu/registers_reg[1][0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    44.488    cpu/alu/registers_reg[1][0]_i_1007_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.602 r  cpu/alu/registers_reg[1][0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    44.602    cpu/alu/registers_reg[1][0]_i_1002_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.716 r  cpu/alu/registers_reg[1][0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    44.716    cpu/alu/registers_reg[1][0]_i_997_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.830 r  cpu/alu/registers_reg[1][0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    44.830    cpu/alu/registers_reg[1][0]_i_992_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.944 r  cpu/alu/registers_reg[1][0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    44.944    cpu/alu/registers_reg[1][0]_i_987_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  cpu/alu/registers_reg[1][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    45.058    cpu/alu/registers_reg[1][0]_i_984_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.215 r  cpu/alu/registers_reg[1][0]_i_983/CO[1]
                         net (fo=35, routed)          2.577    47.792    cpu/alu/data4_0[24]
    SLICE_X40Y108        LUT3 (Prop_lut3_I0_O)        0.329    48.121 r  cpu/alu/registers[1][0]_i_1024/O
                         net (fo=1, routed)           0.000    48.121    cpu/alu/registers[1][0]_i_1024_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.671 r  cpu/alu/registers_reg[1][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    48.671    cpu/alu/registers_reg[1][0]_i_975_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  cpu/alu/registers_reg[1][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    48.785    cpu/alu/registers_reg[1][0]_i_970_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  cpu/alu/registers_reg[1][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    48.899    cpu/alu/registers_reg[1][0]_i_965_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.013 r  cpu/alu/registers_reg[1][0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    49.013    cpu/alu/registers_reg[1][0]_i_960_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.127 r  cpu/alu/registers_reg[1][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    49.127    cpu/alu/registers_reg[1][0]_i_955_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.241 r  cpu/alu/registers_reg[1][0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    49.241    cpu/alu/registers_reg[1][0]_i_950_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.355 r  cpu/alu/registers_reg[1][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    49.355    cpu/alu/registers_reg[1][0]_i_945_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.469 r  cpu/alu/registers_reg[1][0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    49.469    cpu/alu/registers_reg[1][0]_i_942_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.626 r  cpu/alu/registers_reg[1][0]_i_941/CO[1]
                         net (fo=35, routed)          1.055    50.682    cpu/alu/data4_0[23]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    51.011 r  cpu/alu/registers[1][0]_i_982/O
                         net (fo=1, routed)           0.000    51.011    cpu/alu/registers[1][0]_i_982_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.561 r  cpu/alu/registers_reg[1][0]_i_933/CO[3]
                         net (fo=1, routed)           0.000    51.561    cpu/alu/registers_reg[1][0]_i_933_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.675 r  cpu/alu/registers_reg[1][0]_i_928/CO[3]
                         net (fo=1, routed)           0.000    51.675    cpu/alu/registers_reg[1][0]_i_928_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.789 r  cpu/alu/registers_reg[1][0]_i_923/CO[3]
                         net (fo=1, routed)           0.000    51.789    cpu/alu/registers_reg[1][0]_i_923_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.903 r  cpu/alu/registers_reg[1][0]_i_918/CO[3]
                         net (fo=1, routed)           0.000    51.903    cpu/alu/registers_reg[1][0]_i_918_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.017 r  cpu/alu/registers_reg[1][0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    52.017    cpu/alu/registers_reg[1][0]_i_913_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  cpu/alu/registers_reg[1][0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    52.131    cpu/alu/registers_reg[1][0]_i_908_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  cpu/alu/registers_reg[1][0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    52.245    cpu/alu/registers_reg[1][0]_i_903_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  cpu/alu/registers_reg[1][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    52.359    cpu/alu/registers_reg[1][0]_i_900_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.516 r  cpu/alu/registers_reg[1][0]_i_899/CO[1]
                         net (fo=35, routed)          2.179    54.695    cpu/alu/data4_0[22]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    55.024 r  cpu/alu/registers[1][0]_i_940/O
                         net (fo=1, routed)           0.000    55.024    cpu/alu/registers[1][0]_i_940_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.557 r  cpu/alu/registers_reg[1][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    55.557    cpu/alu/registers_reg[1][0]_i_891_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.674 r  cpu/alu/registers_reg[1][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    55.674    cpu/alu/registers_reg[1][0]_i_886_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.791 r  cpu/alu/registers_reg[1][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    55.791    cpu/alu/registers_reg[1][0]_i_881_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.908 r  cpu/alu/registers_reg[1][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    55.908    cpu/alu/registers_reg[1][0]_i_876_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.025 r  cpu/alu/registers_reg[1][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.025    cpu/alu/registers_reg[1][0]_i_871_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.142 r  cpu/alu/registers_reg[1][0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg[1][0]_i_866_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.259 r  cpu/alu/registers_reg[1][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.259    cpu/alu/registers_reg[1][0]_i_861_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.376 r  cpu/alu/registers_reg[1][0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    56.376    cpu/alu/registers_reg[1][0]_i_858_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.533 r  cpu/alu/registers_reg[1][0]_i_857/CO[1]
                         net (fo=35, routed)          2.232    58.764    cpu/alu/data4_0[21]
    SLICE_X35Y112        LUT3 (Prop_lut3_I0_O)        0.332    59.096 r  cpu/alu/registers[1][0]_i_896/O
                         net (fo=1, routed)           0.000    59.096    cpu/alu/registers[1][0]_i_896_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.497 r  cpu/alu/registers_reg[1][0]_i_849/CO[3]
                         net (fo=1, routed)           0.000    59.497    cpu/alu/registers_reg[1][0]_i_849_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  cpu/alu/registers_reg[1][0]_i_844/CO[3]
                         net (fo=1, routed)           0.000    59.611    cpu/alu/registers_reg[1][0]_i_844_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  cpu/alu/registers_reg[1][0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    59.725    cpu/alu/registers_reg[1][0]_i_839_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  cpu/alu/registers_reg[1][0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    59.839    cpu/alu/registers_reg[1][0]_i_834_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  cpu/alu/registers_reg[1][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    59.953    cpu/alu/registers_reg[1][0]_i_829_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  cpu/alu/registers_reg[1][0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    60.067    cpu/alu/registers_reg[1][0]_i_824_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.181 r  cpu/alu/registers_reg[1][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    60.181    cpu/alu/registers_reg[1][0]_i_819_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.295 r  cpu/alu/registers_reg[1][0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.295    cpu/alu/registers_reg[1][0]_i_816_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.452 r  cpu/alu/registers_reg[1][0]_i_815/CO[1]
                         net (fo=35, routed)          2.056    62.508    cpu/alu/data4_0[20]
    SLICE_X33Y111        LUT3 (Prop_lut3_I0_O)        0.329    62.837 r  cpu/alu/registers[1][0]_i_854/O
                         net (fo=1, routed)           0.000    62.837    cpu/alu/registers[1][0]_i_854_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.238 r  cpu/alu/registers_reg[1][0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    63.238    cpu/alu/registers_reg[1][0]_i_807_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.352 r  cpu/alu/registers_reg[1][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.352    cpu/alu/registers_reg[1][0]_i_802_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  cpu/alu/registers_reg[1][0]_i_797/CO[3]
                         net (fo=1, routed)           0.000    63.466    cpu/alu/registers_reg[1][0]_i_797_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  cpu/alu/registers_reg[1][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    63.580    cpu/alu/registers_reg[1][0]_i_792_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.694 r  cpu/alu/registers_reg[1][0]_i_787/CO[3]
                         net (fo=1, routed)           0.000    63.694    cpu/alu/registers_reg[1][0]_i_787_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.808 r  cpu/alu/registers_reg[1][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    63.808    cpu/alu/registers_reg[1][0]_i_782_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.922 r  cpu/alu/registers_reg[1][0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    63.922    cpu/alu/registers_reg[1][0]_i_777_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  cpu/alu/registers_reg[1][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    64.036    cpu/alu/registers_reg[1][0]_i_774_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.193 r  cpu/alu/registers_reg[1][0]_i_773/CO[1]
                         net (fo=35, routed)          2.053    66.246    cpu/alu/data4_0[19]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.329    66.575 r  cpu/alu/registers[1][0]_i_814/O
                         net (fo=1, routed)           0.000    66.575    cpu/alu/registers[1][0]_i_814_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.125 r  cpu/alu/registers_reg[1][0]_i_765/CO[3]
                         net (fo=1, routed)           0.000    67.125    cpu/alu/registers_reg[1][0]_i_765_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.239 r  cpu/alu/registers_reg[1][0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    67.239    cpu/alu/registers_reg[1][0]_i_760_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.353 r  cpu/alu/registers_reg[1][0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    67.353    cpu/alu/registers_reg[1][0]_i_755_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.467 r  cpu/alu/registers_reg[1][0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.467    cpu/alu/registers_reg[1][0]_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.581 r  cpu/alu/registers_reg[1][0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    67.581    cpu/alu/registers_reg[1][0]_i_745_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.695 r  cpu/alu/registers_reg[1][0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    67.695    cpu/alu/registers_reg[1][0]_i_740_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.809 r  cpu/alu/registers_reg[1][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    67.809    cpu/alu/registers_reg[1][0]_i_735_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.923 r  cpu/alu/registers_reg[1][0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    67.923    cpu/alu/registers_reg[1][0]_i_732_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.080 r  cpu/alu/registers_reg[1][0]_i_731/CO[1]
                         net (fo=35, routed)          2.031    70.111    cpu/alu/data4_0[18]
    SLICE_X29Y108        LUT3 (Prop_lut3_I0_O)        0.329    70.440 r  cpu/alu/registers[1][0]_i_772/O
                         net (fo=1, routed)           0.000    70.440    cpu/alu/registers[1][0]_i_772_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.990 r  cpu/alu/registers_reg[1][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    70.990    cpu/alu/registers_reg[1][0]_i_723_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  cpu/alu/registers_reg[1][0]_i_718/CO[3]
                         net (fo=1, routed)           0.000    71.104    cpu/alu/registers_reg[1][0]_i_718_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  cpu/alu/registers_reg[1][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    71.218    cpu/alu/registers_reg[1][0]_i_713_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  cpu/alu/registers_reg[1][0]_i_708/CO[3]
                         net (fo=1, routed)           0.000    71.332    cpu/alu/registers_reg[1][0]_i_708_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  cpu/alu/registers_reg[1][0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    71.446    cpu/alu/registers_reg[1][0]_i_703_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.560 r  cpu/alu/registers_reg[1][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    71.560    cpu/alu/registers_reg[1][0]_i_698_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.674 r  cpu/alu/registers_reg[1][0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.674    cpu/alu/registers_reg[1][0]_i_693_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.788 r  cpu/alu/registers_reg[1][0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    71.788    cpu/alu/registers_reg[1][0]_i_690_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.945 r  cpu/alu/registers_reg[1][0]_i_689/CO[1]
                         net (fo=35, routed)          2.581    74.526    cpu/alu/data4_0[17]
    SLICE_X15Y107        LUT3 (Prop_lut3_I0_O)        0.329    74.855 r  cpu/alu/registers[1][0]_i_730/O
                         net (fo=1, routed)           0.000    74.855    cpu/alu/registers[1][0]_i_730_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.405 r  cpu/alu/registers_reg[1][0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    75.405    cpu/alu/registers_reg[1][0]_i_681_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.519 r  cpu/alu/registers_reg[1][0]_i_676/CO[3]
                         net (fo=1, routed)           0.000    75.519    cpu/alu/registers_reg[1][0]_i_676_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.633 r  cpu/alu/registers_reg[1][0]_i_671/CO[3]
                         net (fo=1, routed)           0.000    75.633    cpu/alu/registers_reg[1][0]_i_671_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.747 r  cpu/alu/registers_reg[1][0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.747    cpu/alu/registers_reg[1][0]_i_666_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.861 r  cpu/alu/registers_reg[1][0]_i_661/CO[3]
                         net (fo=1, routed)           0.000    75.861    cpu/alu/registers_reg[1][0]_i_661_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.975 r  cpu/alu/registers_reg[1][0]_i_656/CO[3]
                         net (fo=1, routed)           0.000    75.975    cpu/alu/registers_reg[1][0]_i_656_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.089 r  cpu/alu/registers_reg[1][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    76.089    cpu/alu/registers_reg[1][0]_i_651_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.203 r  cpu/alu/registers_reg[1][0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    76.203    cpu/alu/registers_reg[1][0]_i_648_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.360 r  cpu/alu/registers_reg[1][0]_i_647/CO[1]
                         net (fo=35, routed)          2.570    78.930    cpu/alu/data4_0[16]
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.329    79.259 r  cpu/alu/registers[1][0]_i_686/O
                         net (fo=1, routed)           0.000    79.259    cpu/alu/registers[1][0]_i_686_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.660 r  cpu/alu/registers_reg[1][0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    79.660    cpu/alu/registers_reg[1][0]_i_639_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.774 r  cpu/alu/registers_reg[1][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    79.774    cpu/alu/registers_reg[1][0]_i_634_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  cpu/alu/registers_reg[1][0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    79.888    cpu/alu/registers_reg[1][0]_i_629_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  cpu/alu/registers_reg[1][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    80.002    cpu/alu/registers_reg[1][0]_i_624_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  cpu/alu/registers_reg[1][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    80.116    cpu/alu/registers_reg[1][0]_i_619_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  cpu/alu/registers_reg[1][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    80.230    cpu/alu/registers_reg[1][0]_i_614_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  cpu/alu/registers_reg[1][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    80.344    cpu/alu/registers_reg[1][0]_i_609_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  cpu/alu/registers_reg[1][0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    80.458    cpu/alu/registers_reg[1][0]_i_606_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.615 r  cpu/alu/registers_reg[1][0]_i_605/CO[1]
                         net (fo=35, routed)          2.114    82.729    cpu/alu/data4_0[15]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.329    83.058 r  cpu/alu/registers[1][0]_i_646/O
                         net (fo=1, routed)           0.000    83.058    cpu/alu/registers[1][0]_i_646_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.591 r  cpu/alu/registers_reg[1][0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    83.591    cpu/alu/registers_reg[1][0]_i_597_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  cpu/alu/registers_reg[1][0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    83.708    cpu/alu/registers_reg[1][0]_i_592_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  cpu/alu/registers_reg[1][0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    83.825    cpu/alu/registers_reg[1][0]_i_587_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  cpu/alu/registers_reg[1][0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    83.942    cpu/alu/registers_reg[1][0]_i_582_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  cpu/alu/registers_reg[1][0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    84.059    cpu/alu/registers_reg[1][0]_i_577_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.175 r  cpu/alu/registers_reg[1][0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    84.175    cpu/alu/registers_reg[1][0]_i_572_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.292 r  cpu/alu/registers_reg[1][0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    84.292    cpu/alu/registers_reg[1][0]_i_567_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.409 r  cpu/alu/registers_reg[1][0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    84.409    cpu/alu/registers_reg[1][0]_i_564_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.566 r  cpu/alu/registers_reg[1][0]_i_563/CO[1]
                         net (fo=35, routed)          2.357    86.924    cpu/alu/data4_0[14]
    SLICE_X32Y105        LUT3 (Prop_lut3_I0_O)        0.332    87.256 r  cpu/alu/registers[1][0]_i_604/O
                         net (fo=1, routed)           0.000    87.256    cpu/alu/registers[1][0]_i_604_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.806 r  cpu/alu/registers_reg[1][0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    87.806    cpu/alu/registers_reg[1][0]_i_555_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.920 r  cpu/alu/registers_reg[1][0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    87.920    cpu/alu/registers_reg[1][0]_i_550_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.034 r  cpu/alu/registers_reg[1][0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    88.034    cpu/alu/registers_reg[1][0]_i_545_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.148 r  cpu/alu/registers_reg[1][0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    88.148    cpu/alu/registers_reg[1][0]_i_540_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.262 r  cpu/alu/registers_reg[1][0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    88.262    cpu/alu/registers_reg[1][0]_i_535_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.376 r  cpu/alu/registers_reg[1][0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    88.376    cpu/alu/registers_reg[1][0]_i_530_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  cpu/alu/registers_reg[1][0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    88.490    cpu/alu/registers_reg[1][0]_i_525_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  cpu/alu/registers_reg[1][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    88.604    cpu/alu/registers_reg[1][0]_i_522_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.761 r  cpu/alu/registers_reg[1][0]_i_521/CO[1]
                         net (fo=35, routed)          2.430    91.190    cpu/alu/data4_0[13]
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.329    91.519 r  cpu/alu/registers[1][0]_i_558/O
                         net (fo=1, routed)           0.000    91.519    cpu/alu/registers[1][0]_i_558_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.069 r  cpu/alu/registers_reg[1][0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    92.069    cpu/alu/registers_reg[1][0]_i_508_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.183 r  cpu/alu/registers_reg[1][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    92.183    cpu/alu/registers_reg[1][0]_i_503_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.297 r  cpu/alu/registers_reg[1][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    92.297    cpu/alu/registers_reg[1][0]_i_498_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.411 r  cpu/alu/registers_reg[1][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.411    cpu/alu/registers_reg[1][0]_i_493_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.525 r  cpu/alu/registers_reg[1][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    92.525    cpu/alu/registers_reg[1][0]_i_488_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.639 r  cpu/alu/registers_reg[1][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.639    cpu/alu/registers_reg[1][0]_i_483_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.753 r  cpu/alu/registers_reg[1][0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    92.753    cpu/alu/registers_reg[1][0]_i_480_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.910 r  cpu/alu/registers_reg[1][0]_i_479/CO[1]
                         net (fo=35, routed)          1.746    94.657    cpu/alu/data4_0[12]
    SLICE_X36Y104        LUT3 (Prop_lut3_I0_O)        0.329    94.986 r  cpu/alu/registers[1][0]_i_519/O
                         net (fo=1, routed)           0.000    94.986    cpu/alu/registers[1][0]_i_519_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    95.384 r  cpu/alu/registers_reg[1][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    95.384    cpu/alu/registers_reg[1][0]_i_471_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  cpu/alu/registers_reg[1][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    95.498    cpu/alu/registers_reg[1][0]_i_466_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  cpu/alu/registers_reg[1][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    95.612    cpu/alu/registers_reg[1][0]_i_461_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  cpu/alu/registers_reg[1][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    95.726    cpu/alu/registers_reg[1][0]_i_456_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  cpu/alu/registers_reg[1][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    95.840    cpu/alu/registers_reg[1][0]_i_451_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.954 r  cpu/alu/registers_reg[1][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    95.954    cpu/alu/registers_reg[1][0]_i_446_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.068 r  cpu/alu/registers_reg[1][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    96.068    cpu/alu/registers_reg[1][0]_i_441_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.182 r  cpu/alu/registers_reg[1][0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    96.182    cpu/alu/registers_reg[1][0]_i_438_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.339 r  cpu/alu/registers_reg[1][0]_i_437/CO[1]
                         net (fo=35, routed)          2.428    98.767    cpu/alu/data4_0[11]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    99.096 r  cpu/alu/registers[1][0]_i_476/O
                         net (fo=1, routed)           0.000    99.096    cpu/alu/registers[1][0]_i_476_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.472 r  cpu/alu/registers_reg[1][0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    99.472    cpu/alu/registers_reg[1][0]_i_429_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.589 r  cpu/alu/registers_reg[1][0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    99.589    cpu/alu/registers_reg[1][0]_i_424_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.706 r  cpu/alu/registers_reg[1][0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    99.706    cpu/alu/registers_reg[1][0]_i_419_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.823 r  cpu/alu/registers_reg[1][0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    99.823    cpu/alu/registers_reg[1][0]_i_414_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.940 r  cpu/alu/registers_reg[1][0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    99.940    cpu/alu/registers_reg[1][0]_i_409_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.057 r  cpu/alu/registers_reg[1][0]_i_404/CO[3]
                         net (fo=1, routed)           0.000   100.057    cpu/alu/registers_reg[1][0]_i_404_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.174 r  cpu/alu/registers_reg[1][0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   100.174    cpu/alu/registers_reg[1][0]_i_399_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.291 r  cpu/alu/registers_reg[1][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   100.291    cpu/alu/registers_reg[1][0]_i_396_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.448 r  cpu/alu/registers_reg[1][0]_i_395/CO[1]
                         net (fo=35, routed)          1.888   102.336    cpu/alu/data4_0[10]
    SLICE_X44Y102        LUT3 (Prop_lut3_I0_O)        0.332   102.668 r  cpu/alu/registers[1][0]_i_434/O
                         net (fo=1, routed)           0.000   102.668    cpu/alu/registers[1][0]_i_434_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   103.069 r  cpu/alu/registers_reg[1][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000   103.069    cpu/alu/registers_reg[1][0]_i_387_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.183 r  cpu/alu/registers_reg[1][0]_i_382/CO[3]
                         net (fo=1, routed)           0.000   103.183    cpu/alu/registers_reg[1][0]_i_382_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.297 r  cpu/alu/registers_reg[1][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000   103.297    cpu/alu/registers_reg[1][0]_i_377_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  cpu/alu/registers_reg[1][0]_i_372/CO[3]
                         net (fo=1, routed)           0.000   103.411    cpu/alu/registers_reg[1][0]_i_372_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  cpu/alu/registers_reg[1][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000   103.525    cpu/alu/registers_reg[1][0]_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  cpu/alu/registers_reg[1][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000   103.639    cpu/alu/registers_reg[1][0]_i_362_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  cpu/alu/registers_reg[1][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   103.753    cpu/alu/registers_reg[1][0]_i_357_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  cpu/alu/registers_reg[1][0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   103.867    cpu/alu/registers_reg[1][0]_i_354_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.024 r  cpu/alu/registers_reg[1][0]_i_353/CO[1]
                         net (fo=35, routed)          2.416   106.440    cpu/alu/data4_0[9]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.329   106.769 r  cpu/alu/registers[1][0]_i_393/O
                         net (fo=1, routed)           0.000   106.769    cpu/alu/registers[1][0]_i_393_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.167 r  cpu/alu/registers_reg[1][0]_i_324/CO[3]
                         net (fo=1, routed)           0.000   107.167    cpu/alu/registers_reg[1][0]_i_324_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.281 r  cpu/alu/registers_reg[1][0]_i_319/CO[3]
                         net (fo=1, routed)           0.000   107.281    cpu/alu/registers_reg[1][0]_i_319_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.395 r  cpu/alu/registers_reg[1][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000   107.395    cpu/alu/registers_reg[1][0]_i_314_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.509 r  cpu/alu/registers_reg[1][0]_i_309/CO[3]
                         net (fo=1, routed)           0.000   107.509    cpu/alu/registers_reg[1][0]_i_309_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.623 r  cpu/alu/registers_reg[1][0]_i_304/CO[3]
                         net (fo=1, routed)           0.000   107.623    cpu/alu/registers_reg[1][0]_i_304_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.737 r  cpu/alu/registers_reg[1][0]_i_299/CO[3]
                         net (fo=1, routed)           0.000   107.737    cpu/alu/registers_reg[1][0]_i_299_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.851 r  cpu/alu/registers_reg[1][0]_i_294/CO[3]
                         net (fo=1, routed)           0.000   107.851    cpu/alu/registers_reg[1][0]_i_294_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.965 r  cpu/alu/registers_reg[1][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000   107.965    cpu/alu/registers_reg[1][0]_i_291_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.122 r  cpu/alu/registers_reg[1][0]_i_290/CO[1]
                         net (fo=35, routed)          1.861   109.983    cpu/alu/data4_0[8]
    SLICE_X47Y101        LUT3 (Prop_lut3_I0_O)        0.329   110.312 r  cpu/alu/registers[1][0]_i_352/O
                         net (fo=1, routed)           0.000   110.312    cpu/alu/registers[1][0]_i_352_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.862 r  cpu/alu/registers_reg[1][0]_i_285/CO[3]
                         net (fo=1, routed)           0.000   110.862    cpu/alu/registers_reg[1][0]_i_285_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.976 r  cpu/alu/registers_reg[1][0]_i_249/CO[3]
                         net (fo=1, routed)           0.000   110.976    cpu/alu/registers_reg[1][0]_i_249_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.090 r  cpu/alu/registers_reg[1][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   111.090    cpu/alu/registers_reg[1][0]_i_244_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.204 r  cpu/alu/registers_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000   111.204    cpu/alu/registers_reg[1][0]_i_239_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.318 r  cpu/alu/registers_reg[1][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   111.318    cpu/alu/registers_reg[1][0]_i_234_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.432 r  cpu/alu/registers_reg[1][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   111.432    cpu/alu/registers_reg[1][0]_i_229_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.546 r  cpu/alu/registers_reg[1][0]_i_224/CO[3]
                         net (fo=1, routed)           0.000   111.546    cpu/alu/registers_reg[1][0]_i_224_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.660 r  cpu/alu/registers_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000   111.660    cpu/alu/registers_reg[1][0]_i_221_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.817 r  cpu/alu/registers_reg[1][0]_i_220/CO[1]
                         net (fo=35, routed)          1.938   113.755    cpu/alu/data4_0[7]
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.329   114.084 r  cpu/alu/registers[1][0]_i_349/O
                         net (fo=1, routed)           0.000   114.084    cpu/alu/registers[1][0]_i_349_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.634 r  cpu/alu/registers_reg[1][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000   114.634    cpu/alu/registers_reg[1][0]_i_280_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.748 r  cpu/alu/registers_reg[1][0]_i_215/CO[3]
                         net (fo=1, routed)           0.000   114.748    cpu/alu/registers_reg[1][0]_i_215_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.862 r  cpu/alu/registers_reg[1][0]_i_184/CO[3]
                         net (fo=1, routed)           0.000   114.862    cpu/alu/registers_reg[1][0]_i_184_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.976 r  cpu/alu/registers_reg[1][0]_i_179/CO[3]
                         net (fo=1, routed)           0.000   114.976    cpu/alu/registers_reg[1][0]_i_179_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.090 r  cpu/alu/registers_reg[1][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   115.090    cpu/alu/registers_reg[1][0]_i_174_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.204 r  cpu/alu/registers_reg[1][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   115.204    cpu/alu/registers_reg[1][0]_i_169_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.318 r  cpu/alu/registers_reg[1][0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   115.318    cpu/alu/registers_reg[1][0]_i_164_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.432 r  cpu/alu/registers_reg[1][0]_i_161/CO[3]
                         net (fo=1, routed)           0.000   115.432    cpu/alu/registers_reg[1][0]_i_161_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.589 r  cpu/alu/registers_reg[1][0]_i_160/CO[1]
                         net (fo=35, routed)          2.235   117.825    cpu/alu/data4_0[6]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.329   118.154 r  cpu/alu/registers[1][0]_i_344/O
                         net (fo=1, routed)           0.000   118.154    cpu/alu/registers[1][0]_i_344_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.555 r  cpu/alu/registers_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000   118.555    cpu/alu/registers_reg[1][0]_i_275_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.669 r  cpu/alu/registers_reg[1][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000   118.669    cpu/alu/registers_reg[1][0]_i_210_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.783 r  cpu/alu/registers_reg[1][0]_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.783    cpu/alu/registers_reg[1][0]_i_155_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.896 r  cpu/alu/registers_reg[1][0]_i_129/CO[3]
                         net (fo=1, routed)           0.000   118.896    cpu/alu/registers_reg[1][0]_i_129_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.010 r  cpu/alu/registers_reg[1][0]_i_124/CO[3]
                         net (fo=1, routed)           0.000   119.010    cpu/alu/registers_reg[1][0]_i_124_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.124 r  cpu/alu/registers_reg[1][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   119.124    cpu/alu/registers_reg[1][0]_i_119_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.238 r  cpu/alu/registers_reg[1][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   119.238    cpu/alu/registers_reg[1][0]_i_114_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.352 r  cpu/alu/registers_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   119.352    cpu/alu/registers_reg[1][0]_i_111_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.509 r  cpu/alu/registers_reg[1][0]_i_110/CO[1]
                         net (fo=35, routed)          2.514   122.024    cpu/alu/data4_0[5]
    SLICE_X43Y101        LUT3 (Prop_lut3_I0_O)        0.329   122.353 r  cpu/alu/registers[1][0]_i_341/O
                         net (fo=1, routed)           0.000   122.353    cpu/alu/registers[1][0]_i_341_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   122.754 r  cpu/alu/registers_reg[1][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000   122.754    cpu/alu/registers_reg[1][0]_i_270_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.868 r  cpu/alu/registers_reg[1][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000   122.868    cpu/alu/registers_reg[1][0]_i_205_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.982 r  cpu/alu/registers_reg[1][0]_i_150/CO[3]
                         net (fo=1, routed)           0.000   122.982    cpu/alu/registers_reg[1][0]_i_150_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.096 r  cpu/alu/registers_reg[1][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   123.096    cpu/alu/registers_reg[1][0]_i_105_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.210 r  cpu/alu/registers_reg[1][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000   123.210    cpu/alu/registers_reg[1][0]_i_84_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.324 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.324    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.438 r  cpu/alu/registers_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   123.438    cpu/alu/registers_reg[1][0]_i_74_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.552 r  cpu/alu/registers_reg[1][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   123.552    cpu/alu/registers_reg[1][0]_i_71_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.709 r  cpu/alu/registers_reg[1][0]_i_70/CO[1]
                         net (fo=35, routed)          2.534   126.243    cpu/alu/data4_0[4]
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.329   126.572 r  cpu/alu/registers[1][0]_i_338/O
                         net (fo=1, routed)           0.000   126.572    cpu/alu/registers[1][0]_i_338_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.973 r  cpu/alu/registers_reg[1][0]_i_265/CO[3]
                         net (fo=1, routed)           0.000   126.973    cpu/alu/registers_reg[1][0]_i_265_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.087 r  cpu/alu/registers_reg[1][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000   127.087    cpu/alu/registers_reg[1][0]_i_200_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.201 r  cpu/alu/registers_reg[1][0]_i_145/CO[3]
                         net (fo=1, routed)           0.000   127.201    cpu/alu/registers_reg[1][0]_i_145_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.314 r  cpu/alu/registers_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   127.314    cpu/alu/registers_reg[1][0]_i_100_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.428 r  cpu/alu/registers_reg[1][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   127.428    cpu/alu/registers_reg[1][0]_i_65_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.542 r  cpu/alu/registers_reg[1][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   127.542    cpu/alu/registers_reg[1][0]_i_49_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.656 r  cpu/alu/registers_reg[1][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.656    cpu/alu/registers_reg[1][0]_i_44_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.770 r  cpu/alu/registers_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   127.770    cpu/alu/registers_reg[1][0]_i_41_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.927 r  cpu/alu/registers_reg[1][0]_i_40/CO[1]
                         net (fo=35, routed)          2.203   130.131    cpu/alu/data4_0[3]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.329   130.460 r  cpu/alu/registers[1][0]_i_337/O
                         net (fo=1, routed)           0.000   130.460    cpu/alu/registers[1][0]_i_337_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.010 r  cpu/alu/registers_reg[1][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000   131.010    cpu/alu/registers_reg[1][0]_i_260_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.124 r  cpu/alu/registers_reg[1][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000   131.124    cpu/alu/registers_reg[1][0]_i_195_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.238 r  cpu/alu/registers_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   131.238    cpu/alu/registers_reg[1][0]_i_140_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.352 r  cpu/alu/registers_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000   131.352    cpu/alu/registers_reg[1][0]_i_95_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.466 r  cpu/alu/registers_reg[1][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   131.466    cpu/alu/registers_reg[1][0]_i_60_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.580 r  cpu/alu/registers_reg[1][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   131.580    cpu/alu/registers_reg[1][0]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.694 r  cpu/alu/registers_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   131.694    cpu/alu/registers_reg[1][0]_i_24_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.808 r  cpu/alu/registers_reg[1][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   131.808    cpu/alu/registers_reg[1][0]_i_21_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.965 r  cpu/alu/registers_reg[1][0]_i_20/CO[1]
                         net (fo=35, routed)          1.944   133.909    cpu/alu/data4_0[2]
    SLICE_X40Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   134.694 r  cpu/alu/registers_reg[1][0]_i_255/CO[3]
                         net (fo=1, routed)           0.001   134.695    cpu/alu/registers_reg[1][0]_i_255_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.809 r  cpu/alu/registers_reg[1][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000   134.809    cpu/alu/registers_reg[1][0]_i_190_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.923 r  cpu/alu/registers_reg[1][0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   134.923    cpu/alu/registers_reg[1][0]_i_135_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.037 r  cpu/alu/registers_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.000   135.037    cpu/alu/registers_reg[1][0]_i_90_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.151 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   135.151    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.265 r  cpu/alu/registers_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   135.265    cpu/alu/registers_reg[1][0]_i_30_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.379 r  cpu/alu/registers_reg[1][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   135.379    cpu/alu/registers_reg[1][0]_i_15_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.493 r  cpu/alu/registers_reg[1][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   135.493    cpu/alu/registers_reg[1][0]_i_10_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.650 r  cpu/alu/registers_reg[1][0]_i_9/CO[1]
                         net (fo=35, routed)          1.805   137.454    cpu/alu/data4_0[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   138.239 r  cpu/alu/registers_reg[1][0]_i_254/CO[3]
                         net (fo=1, routed)           0.001   138.240    cpu/alu/registers_reg[1][0]_i_254_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.354 r  cpu/alu/registers_reg[1][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000   138.354    cpu/alu/registers_reg[1][0]_i_189_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.468 r  cpu/alu/registers_reg[1][0]_i_134/CO[3]
                         net (fo=1, routed)           0.000   138.468    cpu/alu/registers_reg[1][0]_i_134_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.582 r  cpu/alu/registers_reg[1][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000   138.582    cpu/alu/registers_reg[1][0]_i_89_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.696 r  cpu/alu/registers_reg[1][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.696    cpu/alu/registers_reg[1][0]_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.810 r  cpu/alu/registers_reg[1][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   138.810    cpu/alu/registers_reg[1][0]_i_29_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.924 r  cpu/alu/registers_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   138.924    cpu/alu/registers_reg[1][0]_i_14_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.038 r  cpu/alu/registers_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.038    cpu/alu/registers_reg[1][0]_i_8_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.195 r  cpu/alu/registers_reg[1][0]_i_6/CO[1]
                         net (fo=1, routed)           0.872   140.066    cpu/register_PC/data4[0]
    SLICE_X29Y95         LUT3 (Prop_lut3_I2_O)        0.329   140.395 r  cpu/register_PC/registers[1][0]_i_4/O
                         net (fo=1, routed)           0.000   140.395    cpu/register_PC/registers[1][0]_i_4_n_0
    SLICE_X29Y95         MUXF7 (Prop_muxf7_I1_O)      0.217   140.612 r  cpu/register_PC/registers_reg[1][0]_i_2/O
                         net (fo=1, routed)           0.944   141.556    cpu/register_PC/registers_reg[1][0]_i_2_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.299   141.855 r  cpu/register_PC/registers[1][0]_i_1/O
                         net (fo=6, routed)           1.052   142.907    cpu/regfile/D[0]
    SLICE_X12Y93         FDRE                                         r  cpu/regfile/registers_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[28][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        142.477ns  (logic 58.726ns (41.218%)  route 83.751ns (58.782%))
  Logic Levels:           324  (CARRY4=285 FDRE=1 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          4.805    10.536    cpu/regfile/BES_i_70
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.868 r  cpu/regfile/mem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.000    10.868    cpu/register_PC/mem_reg_0_127_0_0_i_1_0
    SLICE_X12Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    11.082 r  cpu/register_PC/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.085    12.167    cpu/register_PC/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.297    12.464 r  cpu/register_PC/mem_reg_0_127_0_0_i_1/O
                         net (fo=514, routed)         2.127    14.591    cpu/mux_AluB/MDin[0]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  cpu/mux_AluB/registers[1][31]_i_7/O
                         net (fo=76, routed)          2.729    17.443    cpu/register_PC/ALUB[0]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    17.567 r  cpu/register_PC/registers[1][0]_i_1350/O
                         net (fo=1, routed)           0.000    17.567    cpu/alu/S[0]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.099 r  cpu/alu/registers_reg[1][0]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    18.099    cpu/alu/registers_reg[1][0]_i_1311_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  cpu/alu/registers_reg[1][0]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu/alu/registers_reg[1][0]_i_1306_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  cpu/alu/registers_reg[1][0]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    18.327    cpu/alu/registers_reg[1][0]_i_1301_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.441 r  cpu/alu/registers_reg[1][0]_i_1296/CO[3]
                         net (fo=1, routed)           0.000    18.441    cpu/alu/registers_reg[1][0]_i_1296_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.555 r  cpu/alu/registers_reg[1][0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000    18.555    cpu/alu/registers_reg[1][0]_i_1291_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.669 r  cpu/alu/registers_reg[1][0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    18.669    cpu/alu/registers_reg[1][0]_i_1286_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.783 r  cpu/alu/registers_reg[1][0]_i_1281/CO[3]
                         net (fo=1, routed)           0.000    18.783    cpu/alu/registers_reg[1][0]_i_1281_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  cpu/alu/registers_reg[1][0]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    18.897    cpu/alu/registers_reg[1][0]_i_1278_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.168 r  cpu/alu/registers_reg[1][0]_i_1277/CO[0]
                         net (fo=35, routed)          2.054    21.223    cpu/alu/data4_0[31]
    SLICE_X49Y110        LUT3 (Prop_lut3_I0_O)        0.373    21.596 r  cpu/alu/registers[1][0]_i_1318/O
                         net (fo=1, routed)           0.000    21.596    cpu/alu/registers[1][0]_i_1318_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.146 r  cpu/alu/registers_reg[1][0]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    22.146    cpu/alu/registers_reg[1][0]_i_1269_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.260 r  cpu/alu/registers_reg[1][0]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    22.260    cpu/alu/registers_reg[1][0]_i_1264_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  cpu/alu/registers_reg[1][0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    22.374    cpu/alu/registers_reg[1][0]_i_1259_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  cpu/alu/registers_reg[1][0]_i_1254/CO[3]
                         net (fo=1, routed)           0.000    22.488    cpu/alu/registers_reg[1][0]_i_1254_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  cpu/alu/registers_reg[1][0]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    22.602    cpu/alu/registers_reg[1][0]_i_1249_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  cpu/alu/registers_reg[1][0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    22.716    cpu/alu/registers_reg[1][0]_i_1244_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  cpu/alu/registers_reg[1][0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000    22.830    cpu/alu/registers_reg[1][0]_i_1239_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  cpu/alu/registers_reg[1][0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    22.944    cpu/alu/registers_reg[1][0]_i_1236_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.101 r  cpu/alu/registers_reg[1][0]_i_1235/CO[1]
                         net (fo=35, routed)          1.949    25.050    cpu/alu/data4_0[30]
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.329    25.379 r  cpu/alu/registers[1][0]_i_1276/O
                         net (fo=1, routed)           0.000    25.379    cpu/alu/registers[1][0]_i_1276_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.929 r  cpu/alu/registers_reg[1][0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    25.929    cpu/alu/registers_reg[1][0]_i_1227_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.043 r  cpu/alu/registers_reg[1][0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    26.043    cpu/alu/registers_reg[1][0]_i_1222_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.157 r  cpu/alu/registers_reg[1][0]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    26.157    cpu/alu/registers_reg[1][0]_i_1217_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.271 r  cpu/alu/registers_reg[1][0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    26.271    cpu/alu/registers_reg[1][0]_i_1212_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.385 r  cpu/alu/registers_reg[1][0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    26.385    cpu/alu/registers_reg[1][0]_i_1207_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.499 r  cpu/alu/registers_reg[1][0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    26.499    cpu/alu/registers_reg[1][0]_i_1202_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.613 r  cpu/alu/registers_reg[1][0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    26.613    cpu/alu/registers_reg[1][0]_i_1197_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.727 r  cpu/alu/registers_reg[1][0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    26.727    cpu/alu/registers_reg[1][0]_i_1194_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.884 r  cpu/alu/registers_reg[1][0]_i_1193/CO[1]
                         net (fo=35, routed)          1.638    28.523    cpu/alu/data4_0[29]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.329    28.852 r  cpu/alu/registers[1][0]_i_1234/O
                         net (fo=1, routed)           0.000    28.852    cpu/alu/registers[1][0]_i_1234_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  cpu/alu/registers_reg[1][0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    29.402    cpu/alu/registers_reg[1][0]_i_1185_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  cpu/alu/registers_reg[1][0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    29.516    cpu/alu/registers_reg[1][0]_i_1180_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  cpu/alu/registers_reg[1][0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    29.630    cpu/alu/registers_reg[1][0]_i_1175_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  cpu/alu/registers_reg[1][0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    29.744    cpu/alu/registers_reg[1][0]_i_1170_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  cpu/alu/registers_reg[1][0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    29.858    cpu/alu/registers_reg[1][0]_i_1165_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  cpu/alu/registers_reg[1][0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    29.972    cpu/alu/registers_reg[1][0]_i_1160_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  cpu/alu/registers_reg[1][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    30.086    cpu/alu/registers_reg[1][0]_i_1155_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.200 r  cpu/alu/registers_reg[1][0]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    30.200    cpu/alu/registers_reg[1][0]_i_1152_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.357 r  cpu/alu/registers_reg[1][0]_i_1151/CO[1]
                         net (fo=35, routed)          2.233    32.589    cpu/alu/data4_0[28]
    SLICE_X48Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.918 r  cpu/alu/registers[1][0]_i_1191/O
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers[1][0]_i_1191_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.316 r  cpu/alu/registers_reg[1][0]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    33.316    cpu/alu/registers_reg[1][0]_i_1143_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  cpu/alu/registers_reg[1][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    33.430    cpu/alu/registers_reg[1][0]_i_1138_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  cpu/alu/registers_reg[1][0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    33.544    cpu/alu/registers_reg[1][0]_i_1133_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  cpu/alu/registers_reg[1][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    33.658    cpu/alu/registers_reg[1][0]_i_1128_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  cpu/alu/registers_reg[1][0]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    33.772    cpu/alu/registers_reg[1][0]_i_1123_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  cpu/alu/registers_reg[1][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    33.886    cpu/alu/registers_reg[1][0]_i_1118_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  cpu/alu/registers_reg[1][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    34.000    cpu/alu/registers_reg[1][0]_i_1113_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  cpu/alu/registers_reg[1][0]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    34.114    cpu/alu/registers_reg[1][0]_i_1110_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.271 r  cpu/alu/registers_reg[1][0]_i_1109/CO[1]
                         net (fo=35, routed)          1.952    36.224    cpu/alu/data4_0[27]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    36.553 r  cpu/alu/registers[1][0]_i_1140/O
                         net (fo=1, routed)           0.000    36.553    cpu/alu/registers[1][0]_i_1140_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.951 r  cpu/alu/registers_reg[1][0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    36.951    cpu/alu/registers_reg[1][0]_i_1091_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.065 r  cpu/alu/registers_reg[1][0]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    37.065    cpu/alu/registers_reg[1][0]_i_1086_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.179 r  cpu/alu/registers_reg[1][0]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    37.179    cpu/alu/registers_reg[1][0]_i_1081_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.293 r  cpu/alu/registers_reg[1][0]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    37.293    cpu/alu/registers_reg[1][0]_i_1076_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.407 r  cpu/alu/registers_reg[1][0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    37.407    cpu/alu/registers_reg[1][0]_i_1071_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.521 r  cpu/alu/registers_reg[1][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    37.521    cpu/alu/registers_reg[1][0]_i_1068_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.678 r  cpu/alu/registers_reg[1][0]_i_1067/CO[1]
                         net (fo=35, routed)          1.932    39.610    cpu/alu/data4_0[26]
    SLICE_X43Y111        LUT3 (Prop_lut3_I0_O)        0.329    39.939 r  cpu/alu/registers[1][0]_i_1108/O
                         net (fo=1, routed)           0.000    39.939    cpu/alu/registers[1][0]_i_1108_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.489 r  cpu/alu/registers_reg[1][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    40.489    cpu/alu/registers_reg[1][0]_i_1059_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.603 r  cpu/alu/registers_reg[1][0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    40.603    cpu/alu/registers_reg[1][0]_i_1054_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.717 r  cpu/alu/registers_reg[1][0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    40.717    cpu/alu/registers_reg[1][0]_i_1049_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.831 r  cpu/alu/registers_reg[1][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    40.831    cpu/alu/registers_reg[1][0]_i_1044_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.945 r  cpu/alu/registers_reg[1][0]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    40.945    cpu/alu/registers_reg[1][0]_i_1039_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.059 r  cpu/alu/registers_reg[1][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    41.059    cpu/alu/registers_reg[1][0]_i_1034_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.173 r  cpu/alu/registers_reg[1][0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    41.173    cpu/alu/registers_reg[1][0]_i_1029_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.287 r  cpu/alu/registers_reg[1][0]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    41.287    cpu/alu/registers_reg[1][0]_i_1026_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.444 r  cpu/alu/registers_reg[1][0]_i_1025/CO[1]
                         net (fo=35, routed)          1.937    43.381    cpu/alu/data4_0[25]
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.329    43.710 r  cpu/alu/registers[1][0]_i_1066/O
                         net (fo=1, routed)           0.000    43.710    cpu/alu/registers[1][0]_i_1066_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.260 r  cpu/alu/registers_reg[1][0]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    44.260    cpu/alu/registers_reg[1][0]_i_1017_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.374 r  cpu/alu/registers_reg[1][0]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    44.374    cpu/alu/registers_reg[1][0]_i_1012_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.488 r  cpu/alu/registers_reg[1][0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    44.488    cpu/alu/registers_reg[1][0]_i_1007_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.602 r  cpu/alu/registers_reg[1][0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    44.602    cpu/alu/registers_reg[1][0]_i_1002_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.716 r  cpu/alu/registers_reg[1][0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    44.716    cpu/alu/registers_reg[1][0]_i_997_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.830 r  cpu/alu/registers_reg[1][0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    44.830    cpu/alu/registers_reg[1][0]_i_992_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.944 r  cpu/alu/registers_reg[1][0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    44.944    cpu/alu/registers_reg[1][0]_i_987_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  cpu/alu/registers_reg[1][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    45.058    cpu/alu/registers_reg[1][0]_i_984_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.215 r  cpu/alu/registers_reg[1][0]_i_983/CO[1]
                         net (fo=35, routed)          2.577    47.792    cpu/alu/data4_0[24]
    SLICE_X40Y108        LUT3 (Prop_lut3_I0_O)        0.329    48.121 r  cpu/alu/registers[1][0]_i_1024/O
                         net (fo=1, routed)           0.000    48.121    cpu/alu/registers[1][0]_i_1024_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.671 r  cpu/alu/registers_reg[1][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    48.671    cpu/alu/registers_reg[1][0]_i_975_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  cpu/alu/registers_reg[1][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    48.785    cpu/alu/registers_reg[1][0]_i_970_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  cpu/alu/registers_reg[1][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    48.899    cpu/alu/registers_reg[1][0]_i_965_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.013 r  cpu/alu/registers_reg[1][0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    49.013    cpu/alu/registers_reg[1][0]_i_960_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.127 r  cpu/alu/registers_reg[1][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    49.127    cpu/alu/registers_reg[1][0]_i_955_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.241 r  cpu/alu/registers_reg[1][0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    49.241    cpu/alu/registers_reg[1][0]_i_950_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.355 r  cpu/alu/registers_reg[1][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    49.355    cpu/alu/registers_reg[1][0]_i_945_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.469 r  cpu/alu/registers_reg[1][0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    49.469    cpu/alu/registers_reg[1][0]_i_942_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.626 r  cpu/alu/registers_reg[1][0]_i_941/CO[1]
                         net (fo=35, routed)          1.055    50.682    cpu/alu/data4_0[23]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    51.011 r  cpu/alu/registers[1][0]_i_982/O
                         net (fo=1, routed)           0.000    51.011    cpu/alu/registers[1][0]_i_982_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.561 r  cpu/alu/registers_reg[1][0]_i_933/CO[3]
                         net (fo=1, routed)           0.000    51.561    cpu/alu/registers_reg[1][0]_i_933_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.675 r  cpu/alu/registers_reg[1][0]_i_928/CO[3]
                         net (fo=1, routed)           0.000    51.675    cpu/alu/registers_reg[1][0]_i_928_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.789 r  cpu/alu/registers_reg[1][0]_i_923/CO[3]
                         net (fo=1, routed)           0.000    51.789    cpu/alu/registers_reg[1][0]_i_923_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.903 r  cpu/alu/registers_reg[1][0]_i_918/CO[3]
                         net (fo=1, routed)           0.000    51.903    cpu/alu/registers_reg[1][0]_i_918_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.017 r  cpu/alu/registers_reg[1][0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    52.017    cpu/alu/registers_reg[1][0]_i_913_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  cpu/alu/registers_reg[1][0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    52.131    cpu/alu/registers_reg[1][0]_i_908_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  cpu/alu/registers_reg[1][0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    52.245    cpu/alu/registers_reg[1][0]_i_903_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  cpu/alu/registers_reg[1][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    52.359    cpu/alu/registers_reg[1][0]_i_900_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.516 r  cpu/alu/registers_reg[1][0]_i_899/CO[1]
                         net (fo=35, routed)          2.179    54.695    cpu/alu/data4_0[22]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    55.024 r  cpu/alu/registers[1][0]_i_940/O
                         net (fo=1, routed)           0.000    55.024    cpu/alu/registers[1][0]_i_940_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.557 r  cpu/alu/registers_reg[1][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    55.557    cpu/alu/registers_reg[1][0]_i_891_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.674 r  cpu/alu/registers_reg[1][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    55.674    cpu/alu/registers_reg[1][0]_i_886_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.791 r  cpu/alu/registers_reg[1][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    55.791    cpu/alu/registers_reg[1][0]_i_881_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.908 r  cpu/alu/registers_reg[1][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    55.908    cpu/alu/registers_reg[1][0]_i_876_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.025 r  cpu/alu/registers_reg[1][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.025    cpu/alu/registers_reg[1][0]_i_871_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.142 r  cpu/alu/registers_reg[1][0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg[1][0]_i_866_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.259 r  cpu/alu/registers_reg[1][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.259    cpu/alu/registers_reg[1][0]_i_861_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.376 r  cpu/alu/registers_reg[1][0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    56.376    cpu/alu/registers_reg[1][0]_i_858_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.533 r  cpu/alu/registers_reg[1][0]_i_857/CO[1]
                         net (fo=35, routed)          2.232    58.764    cpu/alu/data4_0[21]
    SLICE_X35Y112        LUT3 (Prop_lut3_I0_O)        0.332    59.096 r  cpu/alu/registers[1][0]_i_896/O
                         net (fo=1, routed)           0.000    59.096    cpu/alu/registers[1][0]_i_896_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.497 r  cpu/alu/registers_reg[1][0]_i_849/CO[3]
                         net (fo=1, routed)           0.000    59.497    cpu/alu/registers_reg[1][0]_i_849_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  cpu/alu/registers_reg[1][0]_i_844/CO[3]
                         net (fo=1, routed)           0.000    59.611    cpu/alu/registers_reg[1][0]_i_844_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  cpu/alu/registers_reg[1][0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    59.725    cpu/alu/registers_reg[1][0]_i_839_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  cpu/alu/registers_reg[1][0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    59.839    cpu/alu/registers_reg[1][0]_i_834_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  cpu/alu/registers_reg[1][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    59.953    cpu/alu/registers_reg[1][0]_i_829_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  cpu/alu/registers_reg[1][0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    60.067    cpu/alu/registers_reg[1][0]_i_824_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.181 r  cpu/alu/registers_reg[1][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    60.181    cpu/alu/registers_reg[1][0]_i_819_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.295 r  cpu/alu/registers_reg[1][0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.295    cpu/alu/registers_reg[1][0]_i_816_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.452 r  cpu/alu/registers_reg[1][0]_i_815/CO[1]
                         net (fo=35, routed)          2.056    62.508    cpu/alu/data4_0[20]
    SLICE_X33Y111        LUT3 (Prop_lut3_I0_O)        0.329    62.837 r  cpu/alu/registers[1][0]_i_854/O
                         net (fo=1, routed)           0.000    62.837    cpu/alu/registers[1][0]_i_854_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.238 r  cpu/alu/registers_reg[1][0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    63.238    cpu/alu/registers_reg[1][0]_i_807_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.352 r  cpu/alu/registers_reg[1][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.352    cpu/alu/registers_reg[1][0]_i_802_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  cpu/alu/registers_reg[1][0]_i_797/CO[3]
                         net (fo=1, routed)           0.000    63.466    cpu/alu/registers_reg[1][0]_i_797_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  cpu/alu/registers_reg[1][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    63.580    cpu/alu/registers_reg[1][0]_i_792_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.694 r  cpu/alu/registers_reg[1][0]_i_787/CO[3]
                         net (fo=1, routed)           0.000    63.694    cpu/alu/registers_reg[1][0]_i_787_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.808 r  cpu/alu/registers_reg[1][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    63.808    cpu/alu/registers_reg[1][0]_i_782_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.922 r  cpu/alu/registers_reg[1][0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    63.922    cpu/alu/registers_reg[1][0]_i_777_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  cpu/alu/registers_reg[1][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    64.036    cpu/alu/registers_reg[1][0]_i_774_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.193 r  cpu/alu/registers_reg[1][0]_i_773/CO[1]
                         net (fo=35, routed)          2.053    66.246    cpu/alu/data4_0[19]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.329    66.575 r  cpu/alu/registers[1][0]_i_814/O
                         net (fo=1, routed)           0.000    66.575    cpu/alu/registers[1][0]_i_814_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.125 r  cpu/alu/registers_reg[1][0]_i_765/CO[3]
                         net (fo=1, routed)           0.000    67.125    cpu/alu/registers_reg[1][0]_i_765_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.239 r  cpu/alu/registers_reg[1][0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    67.239    cpu/alu/registers_reg[1][0]_i_760_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.353 r  cpu/alu/registers_reg[1][0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    67.353    cpu/alu/registers_reg[1][0]_i_755_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.467 r  cpu/alu/registers_reg[1][0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.467    cpu/alu/registers_reg[1][0]_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.581 r  cpu/alu/registers_reg[1][0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    67.581    cpu/alu/registers_reg[1][0]_i_745_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.695 r  cpu/alu/registers_reg[1][0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    67.695    cpu/alu/registers_reg[1][0]_i_740_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.809 r  cpu/alu/registers_reg[1][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    67.809    cpu/alu/registers_reg[1][0]_i_735_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.923 r  cpu/alu/registers_reg[1][0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    67.923    cpu/alu/registers_reg[1][0]_i_732_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.080 r  cpu/alu/registers_reg[1][0]_i_731/CO[1]
                         net (fo=35, routed)          2.031    70.111    cpu/alu/data4_0[18]
    SLICE_X29Y108        LUT3 (Prop_lut3_I0_O)        0.329    70.440 r  cpu/alu/registers[1][0]_i_772/O
                         net (fo=1, routed)           0.000    70.440    cpu/alu/registers[1][0]_i_772_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.990 r  cpu/alu/registers_reg[1][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    70.990    cpu/alu/registers_reg[1][0]_i_723_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  cpu/alu/registers_reg[1][0]_i_718/CO[3]
                         net (fo=1, routed)           0.000    71.104    cpu/alu/registers_reg[1][0]_i_718_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  cpu/alu/registers_reg[1][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    71.218    cpu/alu/registers_reg[1][0]_i_713_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  cpu/alu/registers_reg[1][0]_i_708/CO[3]
                         net (fo=1, routed)           0.000    71.332    cpu/alu/registers_reg[1][0]_i_708_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  cpu/alu/registers_reg[1][0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    71.446    cpu/alu/registers_reg[1][0]_i_703_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.560 r  cpu/alu/registers_reg[1][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    71.560    cpu/alu/registers_reg[1][0]_i_698_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.674 r  cpu/alu/registers_reg[1][0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.674    cpu/alu/registers_reg[1][0]_i_693_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.788 r  cpu/alu/registers_reg[1][0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    71.788    cpu/alu/registers_reg[1][0]_i_690_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.945 r  cpu/alu/registers_reg[1][0]_i_689/CO[1]
                         net (fo=35, routed)          2.581    74.526    cpu/alu/data4_0[17]
    SLICE_X15Y107        LUT3 (Prop_lut3_I0_O)        0.329    74.855 r  cpu/alu/registers[1][0]_i_730/O
                         net (fo=1, routed)           0.000    74.855    cpu/alu/registers[1][0]_i_730_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.405 r  cpu/alu/registers_reg[1][0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    75.405    cpu/alu/registers_reg[1][0]_i_681_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.519 r  cpu/alu/registers_reg[1][0]_i_676/CO[3]
                         net (fo=1, routed)           0.000    75.519    cpu/alu/registers_reg[1][0]_i_676_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.633 r  cpu/alu/registers_reg[1][0]_i_671/CO[3]
                         net (fo=1, routed)           0.000    75.633    cpu/alu/registers_reg[1][0]_i_671_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.747 r  cpu/alu/registers_reg[1][0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.747    cpu/alu/registers_reg[1][0]_i_666_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.861 r  cpu/alu/registers_reg[1][0]_i_661/CO[3]
                         net (fo=1, routed)           0.000    75.861    cpu/alu/registers_reg[1][0]_i_661_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.975 r  cpu/alu/registers_reg[1][0]_i_656/CO[3]
                         net (fo=1, routed)           0.000    75.975    cpu/alu/registers_reg[1][0]_i_656_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.089 r  cpu/alu/registers_reg[1][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    76.089    cpu/alu/registers_reg[1][0]_i_651_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.203 r  cpu/alu/registers_reg[1][0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    76.203    cpu/alu/registers_reg[1][0]_i_648_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.360 r  cpu/alu/registers_reg[1][0]_i_647/CO[1]
                         net (fo=35, routed)          2.570    78.930    cpu/alu/data4_0[16]
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.329    79.259 r  cpu/alu/registers[1][0]_i_686/O
                         net (fo=1, routed)           0.000    79.259    cpu/alu/registers[1][0]_i_686_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.660 r  cpu/alu/registers_reg[1][0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    79.660    cpu/alu/registers_reg[1][0]_i_639_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.774 r  cpu/alu/registers_reg[1][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    79.774    cpu/alu/registers_reg[1][0]_i_634_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  cpu/alu/registers_reg[1][0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    79.888    cpu/alu/registers_reg[1][0]_i_629_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  cpu/alu/registers_reg[1][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    80.002    cpu/alu/registers_reg[1][0]_i_624_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  cpu/alu/registers_reg[1][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    80.116    cpu/alu/registers_reg[1][0]_i_619_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  cpu/alu/registers_reg[1][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    80.230    cpu/alu/registers_reg[1][0]_i_614_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  cpu/alu/registers_reg[1][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    80.344    cpu/alu/registers_reg[1][0]_i_609_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  cpu/alu/registers_reg[1][0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    80.458    cpu/alu/registers_reg[1][0]_i_606_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.615 r  cpu/alu/registers_reg[1][0]_i_605/CO[1]
                         net (fo=35, routed)          2.114    82.729    cpu/alu/data4_0[15]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.329    83.058 r  cpu/alu/registers[1][0]_i_646/O
                         net (fo=1, routed)           0.000    83.058    cpu/alu/registers[1][0]_i_646_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.591 r  cpu/alu/registers_reg[1][0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    83.591    cpu/alu/registers_reg[1][0]_i_597_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  cpu/alu/registers_reg[1][0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    83.708    cpu/alu/registers_reg[1][0]_i_592_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  cpu/alu/registers_reg[1][0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    83.825    cpu/alu/registers_reg[1][0]_i_587_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  cpu/alu/registers_reg[1][0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    83.942    cpu/alu/registers_reg[1][0]_i_582_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  cpu/alu/registers_reg[1][0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    84.059    cpu/alu/registers_reg[1][0]_i_577_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.175 r  cpu/alu/registers_reg[1][0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    84.175    cpu/alu/registers_reg[1][0]_i_572_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.292 r  cpu/alu/registers_reg[1][0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    84.292    cpu/alu/registers_reg[1][0]_i_567_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.409 r  cpu/alu/registers_reg[1][0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    84.409    cpu/alu/registers_reg[1][0]_i_564_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.566 r  cpu/alu/registers_reg[1][0]_i_563/CO[1]
                         net (fo=35, routed)          2.357    86.924    cpu/alu/data4_0[14]
    SLICE_X32Y105        LUT3 (Prop_lut3_I0_O)        0.332    87.256 r  cpu/alu/registers[1][0]_i_604/O
                         net (fo=1, routed)           0.000    87.256    cpu/alu/registers[1][0]_i_604_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.806 r  cpu/alu/registers_reg[1][0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    87.806    cpu/alu/registers_reg[1][0]_i_555_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.920 r  cpu/alu/registers_reg[1][0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    87.920    cpu/alu/registers_reg[1][0]_i_550_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.034 r  cpu/alu/registers_reg[1][0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    88.034    cpu/alu/registers_reg[1][0]_i_545_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.148 r  cpu/alu/registers_reg[1][0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    88.148    cpu/alu/registers_reg[1][0]_i_540_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.262 r  cpu/alu/registers_reg[1][0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    88.262    cpu/alu/registers_reg[1][0]_i_535_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.376 r  cpu/alu/registers_reg[1][0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    88.376    cpu/alu/registers_reg[1][0]_i_530_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  cpu/alu/registers_reg[1][0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    88.490    cpu/alu/registers_reg[1][0]_i_525_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  cpu/alu/registers_reg[1][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    88.604    cpu/alu/registers_reg[1][0]_i_522_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.761 r  cpu/alu/registers_reg[1][0]_i_521/CO[1]
                         net (fo=35, routed)          2.430    91.190    cpu/alu/data4_0[13]
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.329    91.519 r  cpu/alu/registers[1][0]_i_558/O
                         net (fo=1, routed)           0.000    91.519    cpu/alu/registers[1][0]_i_558_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.069 r  cpu/alu/registers_reg[1][0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    92.069    cpu/alu/registers_reg[1][0]_i_508_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.183 r  cpu/alu/registers_reg[1][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    92.183    cpu/alu/registers_reg[1][0]_i_503_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.297 r  cpu/alu/registers_reg[1][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    92.297    cpu/alu/registers_reg[1][0]_i_498_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.411 r  cpu/alu/registers_reg[1][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.411    cpu/alu/registers_reg[1][0]_i_493_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.525 r  cpu/alu/registers_reg[1][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    92.525    cpu/alu/registers_reg[1][0]_i_488_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.639 r  cpu/alu/registers_reg[1][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.639    cpu/alu/registers_reg[1][0]_i_483_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.753 r  cpu/alu/registers_reg[1][0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    92.753    cpu/alu/registers_reg[1][0]_i_480_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.910 r  cpu/alu/registers_reg[1][0]_i_479/CO[1]
                         net (fo=35, routed)          1.746    94.657    cpu/alu/data4_0[12]
    SLICE_X36Y104        LUT3 (Prop_lut3_I0_O)        0.329    94.986 r  cpu/alu/registers[1][0]_i_519/O
                         net (fo=1, routed)           0.000    94.986    cpu/alu/registers[1][0]_i_519_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    95.384 r  cpu/alu/registers_reg[1][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    95.384    cpu/alu/registers_reg[1][0]_i_471_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  cpu/alu/registers_reg[1][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    95.498    cpu/alu/registers_reg[1][0]_i_466_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  cpu/alu/registers_reg[1][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    95.612    cpu/alu/registers_reg[1][0]_i_461_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  cpu/alu/registers_reg[1][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    95.726    cpu/alu/registers_reg[1][0]_i_456_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  cpu/alu/registers_reg[1][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    95.840    cpu/alu/registers_reg[1][0]_i_451_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.954 r  cpu/alu/registers_reg[1][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    95.954    cpu/alu/registers_reg[1][0]_i_446_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.068 r  cpu/alu/registers_reg[1][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    96.068    cpu/alu/registers_reg[1][0]_i_441_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.182 r  cpu/alu/registers_reg[1][0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    96.182    cpu/alu/registers_reg[1][0]_i_438_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.339 r  cpu/alu/registers_reg[1][0]_i_437/CO[1]
                         net (fo=35, routed)          2.428    98.767    cpu/alu/data4_0[11]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    99.096 r  cpu/alu/registers[1][0]_i_476/O
                         net (fo=1, routed)           0.000    99.096    cpu/alu/registers[1][0]_i_476_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.472 r  cpu/alu/registers_reg[1][0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    99.472    cpu/alu/registers_reg[1][0]_i_429_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.589 r  cpu/alu/registers_reg[1][0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    99.589    cpu/alu/registers_reg[1][0]_i_424_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.706 r  cpu/alu/registers_reg[1][0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    99.706    cpu/alu/registers_reg[1][0]_i_419_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.823 r  cpu/alu/registers_reg[1][0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    99.823    cpu/alu/registers_reg[1][0]_i_414_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.940 r  cpu/alu/registers_reg[1][0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    99.940    cpu/alu/registers_reg[1][0]_i_409_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.057 r  cpu/alu/registers_reg[1][0]_i_404/CO[3]
                         net (fo=1, routed)           0.000   100.057    cpu/alu/registers_reg[1][0]_i_404_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.174 r  cpu/alu/registers_reg[1][0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   100.174    cpu/alu/registers_reg[1][0]_i_399_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.291 r  cpu/alu/registers_reg[1][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   100.291    cpu/alu/registers_reg[1][0]_i_396_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.448 r  cpu/alu/registers_reg[1][0]_i_395/CO[1]
                         net (fo=35, routed)          1.888   102.336    cpu/alu/data4_0[10]
    SLICE_X44Y102        LUT3 (Prop_lut3_I0_O)        0.332   102.668 r  cpu/alu/registers[1][0]_i_434/O
                         net (fo=1, routed)           0.000   102.668    cpu/alu/registers[1][0]_i_434_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   103.069 r  cpu/alu/registers_reg[1][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000   103.069    cpu/alu/registers_reg[1][0]_i_387_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.183 r  cpu/alu/registers_reg[1][0]_i_382/CO[3]
                         net (fo=1, routed)           0.000   103.183    cpu/alu/registers_reg[1][0]_i_382_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.297 r  cpu/alu/registers_reg[1][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000   103.297    cpu/alu/registers_reg[1][0]_i_377_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  cpu/alu/registers_reg[1][0]_i_372/CO[3]
                         net (fo=1, routed)           0.000   103.411    cpu/alu/registers_reg[1][0]_i_372_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  cpu/alu/registers_reg[1][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000   103.525    cpu/alu/registers_reg[1][0]_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  cpu/alu/registers_reg[1][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000   103.639    cpu/alu/registers_reg[1][0]_i_362_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  cpu/alu/registers_reg[1][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   103.753    cpu/alu/registers_reg[1][0]_i_357_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  cpu/alu/registers_reg[1][0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   103.867    cpu/alu/registers_reg[1][0]_i_354_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.024 r  cpu/alu/registers_reg[1][0]_i_353/CO[1]
                         net (fo=35, routed)          2.416   106.440    cpu/alu/data4_0[9]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.329   106.769 r  cpu/alu/registers[1][0]_i_393/O
                         net (fo=1, routed)           0.000   106.769    cpu/alu/registers[1][0]_i_393_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.167 r  cpu/alu/registers_reg[1][0]_i_324/CO[3]
                         net (fo=1, routed)           0.000   107.167    cpu/alu/registers_reg[1][0]_i_324_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.281 r  cpu/alu/registers_reg[1][0]_i_319/CO[3]
                         net (fo=1, routed)           0.000   107.281    cpu/alu/registers_reg[1][0]_i_319_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.395 r  cpu/alu/registers_reg[1][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000   107.395    cpu/alu/registers_reg[1][0]_i_314_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.509 r  cpu/alu/registers_reg[1][0]_i_309/CO[3]
                         net (fo=1, routed)           0.000   107.509    cpu/alu/registers_reg[1][0]_i_309_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.623 r  cpu/alu/registers_reg[1][0]_i_304/CO[3]
                         net (fo=1, routed)           0.000   107.623    cpu/alu/registers_reg[1][0]_i_304_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.737 r  cpu/alu/registers_reg[1][0]_i_299/CO[3]
                         net (fo=1, routed)           0.000   107.737    cpu/alu/registers_reg[1][0]_i_299_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.851 r  cpu/alu/registers_reg[1][0]_i_294/CO[3]
                         net (fo=1, routed)           0.000   107.851    cpu/alu/registers_reg[1][0]_i_294_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.965 r  cpu/alu/registers_reg[1][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000   107.965    cpu/alu/registers_reg[1][0]_i_291_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.122 r  cpu/alu/registers_reg[1][0]_i_290/CO[1]
                         net (fo=35, routed)          1.861   109.983    cpu/alu/data4_0[8]
    SLICE_X47Y101        LUT3 (Prop_lut3_I0_O)        0.329   110.312 r  cpu/alu/registers[1][0]_i_352/O
                         net (fo=1, routed)           0.000   110.312    cpu/alu/registers[1][0]_i_352_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.862 r  cpu/alu/registers_reg[1][0]_i_285/CO[3]
                         net (fo=1, routed)           0.000   110.862    cpu/alu/registers_reg[1][0]_i_285_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.976 r  cpu/alu/registers_reg[1][0]_i_249/CO[3]
                         net (fo=1, routed)           0.000   110.976    cpu/alu/registers_reg[1][0]_i_249_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.090 r  cpu/alu/registers_reg[1][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   111.090    cpu/alu/registers_reg[1][0]_i_244_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.204 r  cpu/alu/registers_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000   111.204    cpu/alu/registers_reg[1][0]_i_239_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.318 r  cpu/alu/registers_reg[1][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   111.318    cpu/alu/registers_reg[1][0]_i_234_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.432 r  cpu/alu/registers_reg[1][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   111.432    cpu/alu/registers_reg[1][0]_i_229_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.546 r  cpu/alu/registers_reg[1][0]_i_224/CO[3]
                         net (fo=1, routed)           0.000   111.546    cpu/alu/registers_reg[1][0]_i_224_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.660 r  cpu/alu/registers_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000   111.660    cpu/alu/registers_reg[1][0]_i_221_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.817 r  cpu/alu/registers_reg[1][0]_i_220/CO[1]
                         net (fo=35, routed)          1.938   113.755    cpu/alu/data4_0[7]
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.329   114.084 r  cpu/alu/registers[1][0]_i_349/O
                         net (fo=1, routed)           0.000   114.084    cpu/alu/registers[1][0]_i_349_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.634 r  cpu/alu/registers_reg[1][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000   114.634    cpu/alu/registers_reg[1][0]_i_280_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.748 r  cpu/alu/registers_reg[1][0]_i_215/CO[3]
                         net (fo=1, routed)           0.000   114.748    cpu/alu/registers_reg[1][0]_i_215_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.862 r  cpu/alu/registers_reg[1][0]_i_184/CO[3]
                         net (fo=1, routed)           0.000   114.862    cpu/alu/registers_reg[1][0]_i_184_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.976 r  cpu/alu/registers_reg[1][0]_i_179/CO[3]
                         net (fo=1, routed)           0.000   114.976    cpu/alu/registers_reg[1][0]_i_179_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.090 r  cpu/alu/registers_reg[1][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   115.090    cpu/alu/registers_reg[1][0]_i_174_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.204 r  cpu/alu/registers_reg[1][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   115.204    cpu/alu/registers_reg[1][0]_i_169_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.318 r  cpu/alu/registers_reg[1][0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   115.318    cpu/alu/registers_reg[1][0]_i_164_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.432 r  cpu/alu/registers_reg[1][0]_i_161/CO[3]
                         net (fo=1, routed)           0.000   115.432    cpu/alu/registers_reg[1][0]_i_161_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.589 r  cpu/alu/registers_reg[1][0]_i_160/CO[1]
                         net (fo=35, routed)          2.235   117.825    cpu/alu/data4_0[6]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.329   118.154 r  cpu/alu/registers[1][0]_i_344/O
                         net (fo=1, routed)           0.000   118.154    cpu/alu/registers[1][0]_i_344_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.555 r  cpu/alu/registers_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000   118.555    cpu/alu/registers_reg[1][0]_i_275_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.669 r  cpu/alu/registers_reg[1][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000   118.669    cpu/alu/registers_reg[1][0]_i_210_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.783 r  cpu/alu/registers_reg[1][0]_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.783    cpu/alu/registers_reg[1][0]_i_155_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.896 r  cpu/alu/registers_reg[1][0]_i_129/CO[3]
                         net (fo=1, routed)           0.000   118.896    cpu/alu/registers_reg[1][0]_i_129_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.010 r  cpu/alu/registers_reg[1][0]_i_124/CO[3]
                         net (fo=1, routed)           0.000   119.010    cpu/alu/registers_reg[1][0]_i_124_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.124 r  cpu/alu/registers_reg[1][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   119.124    cpu/alu/registers_reg[1][0]_i_119_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.238 r  cpu/alu/registers_reg[1][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   119.238    cpu/alu/registers_reg[1][0]_i_114_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.352 r  cpu/alu/registers_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   119.352    cpu/alu/registers_reg[1][0]_i_111_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.509 r  cpu/alu/registers_reg[1][0]_i_110/CO[1]
                         net (fo=35, routed)          2.514   122.024    cpu/alu/data4_0[5]
    SLICE_X43Y101        LUT3 (Prop_lut3_I0_O)        0.329   122.353 r  cpu/alu/registers[1][0]_i_341/O
                         net (fo=1, routed)           0.000   122.353    cpu/alu/registers[1][0]_i_341_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   122.754 r  cpu/alu/registers_reg[1][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000   122.754    cpu/alu/registers_reg[1][0]_i_270_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.868 r  cpu/alu/registers_reg[1][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000   122.868    cpu/alu/registers_reg[1][0]_i_205_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.982 r  cpu/alu/registers_reg[1][0]_i_150/CO[3]
                         net (fo=1, routed)           0.000   122.982    cpu/alu/registers_reg[1][0]_i_150_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.096 r  cpu/alu/registers_reg[1][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   123.096    cpu/alu/registers_reg[1][0]_i_105_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.210 r  cpu/alu/registers_reg[1][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000   123.210    cpu/alu/registers_reg[1][0]_i_84_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.324 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.324    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.438 r  cpu/alu/registers_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   123.438    cpu/alu/registers_reg[1][0]_i_74_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.552 r  cpu/alu/registers_reg[1][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   123.552    cpu/alu/registers_reg[1][0]_i_71_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.709 r  cpu/alu/registers_reg[1][0]_i_70/CO[1]
                         net (fo=35, routed)          2.534   126.243    cpu/alu/data4_0[4]
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.329   126.572 r  cpu/alu/registers[1][0]_i_338/O
                         net (fo=1, routed)           0.000   126.572    cpu/alu/registers[1][0]_i_338_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.973 r  cpu/alu/registers_reg[1][0]_i_265/CO[3]
                         net (fo=1, routed)           0.000   126.973    cpu/alu/registers_reg[1][0]_i_265_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.087 r  cpu/alu/registers_reg[1][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000   127.087    cpu/alu/registers_reg[1][0]_i_200_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.201 r  cpu/alu/registers_reg[1][0]_i_145/CO[3]
                         net (fo=1, routed)           0.000   127.201    cpu/alu/registers_reg[1][0]_i_145_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.314 r  cpu/alu/registers_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   127.314    cpu/alu/registers_reg[1][0]_i_100_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.428 r  cpu/alu/registers_reg[1][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   127.428    cpu/alu/registers_reg[1][0]_i_65_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.542 r  cpu/alu/registers_reg[1][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   127.542    cpu/alu/registers_reg[1][0]_i_49_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.656 r  cpu/alu/registers_reg[1][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.656    cpu/alu/registers_reg[1][0]_i_44_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.770 r  cpu/alu/registers_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   127.770    cpu/alu/registers_reg[1][0]_i_41_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.927 r  cpu/alu/registers_reg[1][0]_i_40/CO[1]
                         net (fo=35, routed)          2.203   130.131    cpu/alu/data4_0[3]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.329   130.460 r  cpu/alu/registers[1][0]_i_337/O
                         net (fo=1, routed)           0.000   130.460    cpu/alu/registers[1][0]_i_337_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.010 r  cpu/alu/registers_reg[1][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000   131.010    cpu/alu/registers_reg[1][0]_i_260_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.124 r  cpu/alu/registers_reg[1][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000   131.124    cpu/alu/registers_reg[1][0]_i_195_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.238 r  cpu/alu/registers_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   131.238    cpu/alu/registers_reg[1][0]_i_140_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.352 r  cpu/alu/registers_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000   131.352    cpu/alu/registers_reg[1][0]_i_95_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.466 r  cpu/alu/registers_reg[1][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   131.466    cpu/alu/registers_reg[1][0]_i_60_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.580 r  cpu/alu/registers_reg[1][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   131.580    cpu/alu/registers_reg[1][0]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.694 r  cpu/alu/registers_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   131.694    cpu/alu/registers_reg[1][0]_i_24_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.808 r  cpu/alu/registers_reg[1][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   131.808    cpu/alu/registers_reg[1][0]_i_21_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.965 r  cpu/alu/registers_reg[1][0]_i_20/CO[1]
                         net (fo=35, routed)          1.944   133.909    cpu/alu/data4_0[2]
    SLICE_X40Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   134.694 r  cpu/alu/registers_reg[1][0]_i_255/CO[3]
                         net (fo=1, routed)           0.001   134.695    cpu/alu/registers_reg[1][0]_i_255_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.809 r  cpu/alu/registers_reg[1][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000   134.809    cpu/alu/registers_reg[1][0]_i_190_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.923 r  cpu/alu/registers_reg[1][0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   134.923    cpu/alu/registers_reg[1][0]_i_135_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.037 r  cpu/alu/registers_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.000   135.037    cpu/alu/registers_reg[1][0]_i_90_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.151 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   135.151    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.265 r  cpu/alu/registers_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   135.265    cpu/alu/registers_reg[1][0]_i_30_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.379 r  cpu/alu/registers_reg[1][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   135.379    cpu/alu/registers_reg[1][0]_i_15_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.493 r  cpu/alu/registers_reg[1][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   135.493    cpu/alu/registers_reg[1][0]_i_10_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.650 r  cpu/alu/registers_reg[1][0]_i_9/CO[1]
                         net (fo=35, routed)          1.805   137.454    cpu/alu/data4_0[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   138.239 r  cpu/alu/registers_reg[1][0]_i_254/CO[3]
                         net (fo=1, routed)           0.001   138.240    cpu/alu/registers_reg[1][0]_i_254_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.354 r  cpu/alu/registers_reg[1][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000   138.354    cpu/alu/registers_reg[1][0]_i_189_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.468 r  cpu/alu/registers_reg[1][0]_i_134/CO[3]
                         net (fo=1, routed)           0.000   138.468    cpu/alu/registers_reg[1][0]_i_134_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.582 r  cpu/alu/registers_reg[1][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000   138.582    cpu/alu/registers_reg[1][0]_i_89_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.696 r  cpu/alu/registers_reg[1][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.696    cpu/alu/registers_reg[1][0]_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.810 r  cpu/alu/registers_reg[1][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   138.810    cpu/alu/registers_reg[1][0]_i_29_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.924 r  cpu/alu/registers_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   138.924    cpu/alu/registers_reg[1][0]_i_14_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.038 r  cpu/alu/registers_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.038    cpu/alu/registers_reg[1][0]_i_8_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.195 r  cpu/alu/registers_reg[1][0]_i_6/CO[1]
                         net (fo=1, routed)           0.872   140.066    cpu/register_PC/data4[0]
    SLICE_X29Y95         LUT3 (Prop_lut3_I2_O)        0.329   140.395 r  cpu/register_PC/registers[1][0]_i_4/O
                         net (fo=1, routed)           0.000   140.395    cpu/register_PC/registers[1][0]_i_4_n_0
    SLICE_X29Y95         MUXF7 (Prop_muxf7_I1_O)      0.217   140.612 r  cpu/register_PC/registers_reg[1][0]_i_2/O
                         net (fo=1, routed)           0.944   141.556    cpu/register_PC/registers_reg[1][0]_i_2_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.299   141.855 r  cpu/register_PC/registers[1][0]_i_1/O
                         net (fo=6, routed)           0.621   142.477    cpu/regfile/D[0]
    SLICE_X29Y92         FDRE                                         r  cpu/regfile/registers_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[29][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        142.241ns  (logic 58.726ns (41.286%)  route 83.515ns (58.714%))
  Logic Levels:           324  (CARRY4=285 FDRE=1 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          4.805    10.536    cpu/regfile/BES_i_70
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.868 r  cpu/regfile/mem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.000    10.868    cpu/register_PC/mem_reg_0_127_0_0_i_1_0
    SLICE_X12Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    11.082 r  cpu/register_PC/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           1.085    12.167    cpu/register_PC/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.297    12.464 r  cpu/register_PC/mem_reg_0_127_0_0_i_1/O
                         net (fo=514, routed)         2.127    14.591    cpu/mux_AluB/MDin[0]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  cpu/mux_AluB/registers[1][31]_i_7/O
                         net (fo=76, routed)          2.729    17.443    cpu/register_PC/ALUB[0]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    17.567 r  cpu/register_PC/registers[1][0]_i_1350/O
                         net (fo=1, routed)           0.000    17.567    cpu/alu/S[0]
    SLICE_X45Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.099 r  cpu/alu/registers_reg[1][0]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    18.099    cpu/alu/registers_reg[1][0]_i_1311_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  cpu/alu/registers_reg[1][0]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu/alu/registers_reg[1][0]_i_1306_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  cpu/alu/registers_reg[1][0]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    18.327    cpu/alu/registers_reg[1][0]_i_1301_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.441 r  cpu/alu/registers_reg[1][0]_i_1296/CO[3]
                         net (fo=1, routed)           0.000    18.441    cpu/alu/registers_reg[1][0]_i_1296_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.555 r  cpu/alu/registers_reg[1][0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000    18.555    cpu/alu/registers_reg[1][0]_i_1291_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.669 r  cpu/alu/registers_reg[1][0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    18.669    cpu/alu/registers_reg[1][0]_i_1286_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.783 r  cpu/alu/registers_reg[1][0]_i_1281/CO[3]
                         net (fo=1, routed)           0.000    18.783    cpu/alu/registers_reg[1][0]_i_1281_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  cpu/alu/registers_reg[1][0]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    18.897    cpu/alu/registers_reg[1][0]_i_1278_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.168 r  cpu/alu/registers_reg[1][0]_i_1277/CO[0]
                         net (fo=35, routed)          2.054    21.223    cpu/alu/data4_0[31]
    SLICE_X49Y110        LUT3 (Prop_lut3_I0_O)        0.373    21.596 r  cpu/alu/registers[1][0]_i_1318/O
                         net (fo=1, routed)           0.000    21.596    cpu/alu/registers[1][0]_i_1318_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.146 r  cpu/alu/registers_reg[1][0]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    22.146    cpu/alu/registers_reg[1][0]_i_1269_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.260 r  cpu/alu/registers_reg[1][0]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    22.260    cpu/alu/registers_reg[1][0]_i_1264_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.374 r  cpu/alu/registers_reg[1][0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    22.374    cpu/alu/registers_reg[1][0]_i_1259_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  cpu/alu/registers_reg[1][0]_i_1254/CO[3]
                         net (fo=1, routed)           0.000    22.488    cpu/alu/registers_reg[1][0]_i_1254_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  cpu/alu/registers_reg[1][0]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    22.602    cpu/alu/registers_reg[1][0]_i_1249_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  cpu/alu/registers_reg[1][0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    22.716    cpu/alu/registers_reg[1][0]_i_1244_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  cpu/alu/registers_reg[1][0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000    22.830    cpu/alu/registers_reg[1][0]_i_1239_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.944 r  cpu/alu/registers_reg[1][0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    22.944    cpu/alu/registers_reg[1][0]_i_1236_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.101 r  cpu/alu/registers_reg[1][0]_i_1235/CO[1]
                         net (fo=35, routed)          1.949    25.050    cpu/alu/data4_0[30]
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.329    25.379 r  cpu/alu/registers[1][0]_i_1276/O
                         net (fo=1, routed)           0.000    25.379    cpu/alu/registers[1][0]_i_1276_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.929 r  cpu/alu/registers_reg[1][0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    25.929    cpu/alu/registers_reg[1][0]_i_1227_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.043 r  cpu/alu/registers_reg[1][0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    26.043    cpu/alu/registers_reg[1][0]_i_1222_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.157 r  cpu/alu/registers_reg[1][0]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    26.157    cpu/alu/registers_reg[1][0]_i_1217_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.271 r  cpu/alu/registers_reg[1][0]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    26.271    cpu/alu/registers_reg[1][0]_i_1212_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.385 r  cpu/alu/registers_reg[1][0]_i_1207/CO[3]
                         net (fo=1, routed)           0.000    26.385    cpu/alu/registers_reg[1][0]_i_1207_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.499 r  cpu/alu/registers_reg[1][0]_i_1202/CO[3]
                         net (fo=1, routed)           0.000    26.499    cpu/alu/registers_reg[1][0]_i_1202_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.613 r  cpu/alu/registers_reg[1][0]_i_1197/CO[3]
                         net (fo=1, routed)           0.000    26.613    cpu/alu/registers_reg[1][0]_i_1197_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.727 r  cpu/alu/registers_reg[1][0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    26.727    cpu/alu/registers_reg[1][0]_i_1194_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.884 r  cpu/alu/registers_reg[1][0]_i_1193/CO[1]
                         net (fo=35, routed)          1.638    28.523    cpu/alu/data4_0[29]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.329    28.852 r  cpu/alu/registers[1][0]_i_1234/O
                         net (fo=1, routed)           0.000    28.852    cpu/alu/registers[1][0]_i_1234_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.402 r  cpu/alu/registers_reg[1][0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    29.402    cpu/alu/registers_reg[1][0]_i_1185_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  cpu/alu/registers_reg[1][0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    29.516    cpu/alu/registers_reg[1][0]_i_1180_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  cpu/alu/registers_reg[1][0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    29.630    cpu/alu/registers_reg[1][0]_i_1175_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  cpu/alu/registers_reg[1][0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    29.744    cpu/alu/registers_reg[1][0]_i_1170_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  cpu/alu/registers_reg[1][0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    29.858    cpu/alu/registers_reg[1][0]_i_1165_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  cpu/alu/registers_reg[1][0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    29.972    cpu/alu/registers_reg[1][0]_i_1160_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  cpu/alu/registers_reg[1][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    30.086    cpu/alu/registers_reg[1][0]_i_1155_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.200 r  cpu/alu/registers_reg[1][0]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    30.200    cpu/alu/registers_reg[1][0]_i_1152_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.357 r  cpu/alu/registers_reg[1][0]_i_1151/CO[1]
                         net (fo=35, routed)          2.233    32.589    cpu/alu/data4_0[28]
    SLICE_X48Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.918 r  cpu/alu/registers[1][0]_i_1191/O
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers[1][0]_i_1191_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.316 r  cpu/alu/registers_reg[1][0]_i_1143/CO[3]
                         net (fo=1, routed)           0.000    33.316    cpu/alu/registers_reg[1][0]_i_1143_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  cpu/alu/registers_reg[1][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    33.430    cpu/alu/registers_reg[1][0]_i_1138_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  cpu/alu/registers_reg[1][0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    33.544    cpu/alu/registers_reg[1][0]_i_1133_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  cpu/alu/registers_reg[1][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    33.658    cpu/alu/registers_reg[1][0]_i_1128_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  cpu/alu/registers_reg[1][0]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    33.772    cpu/alu/registers_reg[1][0]_i_1123_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  cpu/alu/registers_reg[1][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    33.886    cpu/alu/registers_reg[1][0]_i_1118_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  cpu/alu/registers_reg[1][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    34.000    cpu/alu/registers_reg[1][0]_i_1113_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.114 r  cpu/alu/registers_reg[1][0]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    34.114    cpu/alu/registers_reg[1][0]_i_1110_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.271 r  cpu/alu/registers_reg[1][0]_i_1109/CO[1]
                         net (fo=35, routed)          1.952    36.224    cpu/alu/data4_0[27]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    36.553 r  cpu/alu/registers[1][0]_i_1140/O
                         net (fo=1, routed)           0.000    36.553    cpu/alu/registers[1][0]_i_1140_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.951 r  cpu/alu/registers_reg[1][0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    36.951    cpu/alu/registers_reg[1][0]_i_1091_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.065 r  cpu/alu/registers_reg[1][0]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    37.065    cpu/alu/registers_reg[1][0]_i_1086_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.179 r  cpu/alu/registers_reg[1][0]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    37.179    cpu/alu/registers_reg[1][0]_i_1081_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.293 r  cpu/alu/registers_reg[1][0]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    37.293    cpu/alu/registers_reg[1][0]_i_1076_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.407 r  cpu/alu/registers_reg[1][0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    37.407    cpu/alu/registers_reg[1][0]_i_1071_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.521 r  cpu/alu/registers_reg[1][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    37.521    cpu/alu/registers_reg[1][0]_i_1068_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.678 r  cpu/alu/registers_reg[1][0]_i_1067/CO[1]
                         net (fo=35, routed)          1.932    39.610    cpu/alu/data4_0[26]
    SLICE_X43Y111        LUT3 (Prop_lut3_I0_O)        0.329    39.939 r  cpu/alu/registers[1][0]_i_1108/O
                         net (fo=1, routed)           0.000    39.939    cpu/alu/registers[1][0]_i_1108_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.489 r  cpu/alu/registers_reg[1][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    40.489    cpu/alu/registers_reg[1][0]_i_1059_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.603 r  cpu/alu/registers_reg[1][0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    40.603    cpu/alu/registers_reg[1][0]_i_1054_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.717 r  cpu/alu/registers_reg[1][0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    40.717    cpu/alu/registers_reg[1][0]_i_1049_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.831 r  cpu/alu/registers_reg[1][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    40.831    cpu/alu/registers_reg[1][0]_i_1044_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.945 r  cpu/alu/registers_reg[1][0]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    40.945    cpu/alu/registers_reg[1][0]_i_1039_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.059 r  cpu/alu/registers_reg[1][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    41.059    cpu/alu/registers_reg[1][0]_i_1034_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.173 r  cpu/alu/registers_reg[1][0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    41.173    cpu/alu/registers_reg[1][0]_i_1029_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.287 r  cpu/alu/registers_reg[1][0]_i_1026/CO[3]
                         net (fo=1, routed)           0.000    41.287    cpu/alu/registers_reg[1][0]_i_1026_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.444 r  cpu/alu/registers_reg[1][0]_i_1025/CO[1]
                         net (fo=35, routed)          1.937    43.381    cpu/alu/data4_0[25]
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.329    43.710 r  cpu/alu/registers[1][0]_i_1066/O
                         net (fo=1, routed)           0.000    43.710    cpu/alu/registers[1][0]_i_1066_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.260 r  cpu/alu/registers_reg[1][0]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    44.260    cpu/alu/registers_reg[1][0]_i_1017_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.374 r  cpu/alu/registers_reg[1][0]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    44.374    cpu/alu/registers_reg[1][0]_i_1012_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.488 r  cpu/alu/registers_reg[1][0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    44.488    cpu/alu/registers_reg[1][0]_i_1007_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.602 r  cpu/alu/registers_reg[1][0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    44.602    cpu/alu/registers_reg[1][0]_i_1002_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.716 r  cpu/alu/registers_reg[1][0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    44.716    cpu/alu/registers_reg[1][0]_i_997_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.830 r  cpu/alu/registers_reg[1][0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    44.830    cpu/alu/registers_reg[1][0]_i_992_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.944 r  cpu/alu/registers_reg[1][0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    44.944    cpu/alu/registers_reg[1][0]_i_987_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  cpu/alu/registers_reg[1][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    45.058    cpu/alu/registers_reg[1][0]_i_984_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.215 r  cpu/alu/registers_reg[1][0]_i_983/CO[1]
                         net (fo=35, routed)          2.577    47.792    cpu/alu/data4_0[24]
    SLICE_X40Y108        LUT3 (Prop_lut3_I0_O)        0.329    48.121 r  cpu/alu/registers[1][0]_i_1024/O
                         net (fo=1, routed)           0.000    48.121    cpu/alu/registers[1][0]_i_1024_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.671 r  cpu/alu/registers_reg[1][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    48.671    cpu/alu/registers_reg[1][0]_i_975_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.785 r  cpu/alu/registers_reg[1][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    48.785    cpu/alu/registers_reg[1][0]_i_970_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  cpu/alu/registers_reg[1][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    48.899    cpu/alu/registers_reg[1][0]_i_965_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.013 r  cpu/alu/registers_reg[1][0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    49.013    cpu/alu/registers_reg[1][0]_i_960_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.127 r  cpu/alu/registers_reg[1][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    49.127    cpu/alu/registers_reg[1][0]_i_955_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.241 r  cpu/alu/registers_reg[1][0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    49.241    cpu/alu/registers_reg[1][0]_i_950_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.355 r  cpu/alu/registers_reg[1][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    49.355    cpu/alu/registers_reg[1][0]_i_945_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.469 r  cpu/alu/registers_reg[1][0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    49.469    cpu/alu/registers_reg[1][0]_i_942_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.626 r  cpu/alu/registers_reg[1][0]_i_941/CO[1]
                         net (fo=35, routed)          1.055    50.682    cpu/alu/data4_0[23]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.329    51.011 r  cpu/alu/registers[1][0]_i_982/O
                         net (fo=1, routed)           0.000    51.011    cpu/alu/registers[1][0]_i_982_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.561 r  cpu/alu/registers_reg[1][0]_i_933/CO[3]
                         net (fo=1, routed)           0.000    51.561    cpu/alu/registers_reg[1][0]_i_933_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.675 r  cpu/alu/registers_reg[1][0]_i_928/CO[3]
                         net (fo=1, routed)           0.000    51.675    cpu/alu/registers_reg[1][0]_i_928_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.789 r  cpu/alu/registers_reg[1][0]_i_923/CO[3]
                         net (fo=1, routed)           0.000    51.789    cpu/alu/registers_reg[1][0]_i_923_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.903 r  cpu/alu/registers_reg[1][0]_i_918/CO[3]
                         net (fo=1, routed)           0.000    51.903    cpu/alu/registers_reg[1][0]_i_918_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.017 r  cpu/alu/registers_reg[1][0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    52.017    cpu/alu/registers_reg[1][0]_i_913_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  cpu/alu/registers_reg[1][0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    52.131    cpu/alu/registers_reg[1][0]_i_908_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  cpu/alu/registers_reg[1][0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    52.245    cpu/alu/registers_reg[1][0]_i_903_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  cpu/alu/registers_reg[1][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    52.359    cpu/alu/registers_reg[1][0]_i_900_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.516 r  cpu/alu/registers_reg[1][0]_i_899/CO[1]
                         net (fo=35, routed)          2.179    54.695    cpu/alu/data4_0[22]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    55.024 r  cpu/alu/registers[1][0]_i_940/O
                         net (fo=1, routed)           0.000    55.024    cpu/alu/registers[1][0]_i_940_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.557 r  cpu/alu/registers_reg[1][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    55.557    cpu/alu/registers_reg[1][0]_i_891_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.674 r  cpu/alu/registers_reg[1][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    55.674    cpu/alu/registers_reg[1][0]_i_886_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.791 r  cpu/alu/registers_reg[1][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    55.791    cpu/alu/registers_reg[1][0]_i_881_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.908 r  cpu/alu/registers_reg[1][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    55.908    cpu/alu/registers_reg[1][0]_i_876_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.025 r  cpu/alu/registers_reg[1][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.025    cpu/alu/registers_reg[1][0]_i_871_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.142 r  cpu/alu/registers_reg[1][0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg[1][0]_i_866_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.259 r  cpu/alu/registers_reg[1][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.259    cpu/alu/registers_reg[1][0]_i_861_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.376 r  cpu/alu/registers_reg[1][0]_i_858/CO[3]
                         net (fo=1, routed)           0.000    56.376    cpu/alu/registers_reg[1][0]_i_858_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.533 r  cpu/alu/registers_reg[1][0]_i_857/CO[1]
                         net (fo=35, routed)          2.232    58.764    cpu/alu/data4_0[21]
    SLICE_X35Y112        LUT3 (Prop_lut3_I0_O)        0.332    59.096 r  cpu/alu/registers[1][0]_i_896/O
                         net (fo=1, routed)           0.000    59.096    cpu/alu/registers[1][0]_i_896_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.497 r  cpu/alu/registers_reg[1][0]_i_849/CO[3]
                         net (fo=1, routed)           0.000    59.497    cpu/alu/registers_reg[1][0]_i_849_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.611 r  cpu/alu/registers_reg[1][0]_i_844/CO[3]
                         net (fo=1, routed)           0.000    59.611    cpu/alu/registers_reg[1][0]_i_844_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.725 r  cpu/alu/registers_reg[1][0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    59.725    cpu/alu/registers_reg[1][0]_i_839_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.839 r  cpu/alu/registers_reg[1][0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    59.839    cpu/alu/registers_reg[1][0]_i_834_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.953 r  cpu/alu/registers_reg[1][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    59.953    cpu/alu/registers_reg[1][0]_i_829_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.067 r  cpu/alu/registers_reg[1][0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    60.067    cpu/alu/registers_reg[1][0]_i_824_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.181 r  cpu/alu/registers_reg[1][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    60.181    cpu/alu/registers_reg[1][0]_i_819_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.295 r  cpu/alu/registers_reg[1][0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.295    cpu/alu/registers_reg[1][0]_i_816_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.452 r  cpu/alu/registers_reg[1][0]_i_815/CO[1]
                         net (fo=35, routed)          2.056    62.508    cpu/alu/data4_0[20]
    SLICE_X33Y111        LUT3 (Prop_lut3_I0_O)        0.329    62.837 r  cpu/alu/registers[1][0]_i_854/O
                         net (fo=1, routed)           0.000    62.837    cpu/alu/registers[1][0]_i_854_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.238 r  cpu/alu/registers_reg[1][0]_i_807/CO[3]
                         net (fo=1, routed)           0.000    63.238    cpu/alu/registers_reg[1][0]_i_807_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.352 r  cpu/alu/registers_reg[1][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.352    cpu/alu/registers_reg[1][0]_i_802_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  cpu/alu/registers_reg[1][0]_i_797/CO[3]
                         net (fo=1, routed)           0.000    63.466    cpu/alu/registers_reg[1][0]_i_797_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.580 r  cpu/alu/registers_reg[1][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    63.580    cpu/alu/registers_reg[1][0]_i_792_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.694 r  cpu/alu/registers_reg[1][0]_i_787/CO[3]
                         net (fo=1, routed)           0.000    63.694    cpu/alu/registers_reg[1][0]_i_787_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.808 r  cpu/alu/registers_reg[1][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    63.808    cpu/alu/registers_reg[1][0]_i_782_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.922 r  cpu/alu/registers_reg[1][0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    63.922    cpu/alu/registers_reg[1][0]_i_777_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  cpu/alu/registers_reg[1][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    64.036    cpu/alu/registers_reg[1][0]_i_774_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.193 r  cpu/alu/registers_reg[1][0]_i_773/CO[1]
                         net (fo=35, routed)          2.053    66.246    cpu/alu/data4_0[19]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.329    66.575 r  cpu/alu/registers[1][0]_i_814/O
                         net (fo=1, routed)           0.000    66.575    cpu/alu/registers[1][0]_i_814_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.125 r  cpu/alu/registers_reg[1][0]_i_765/CO[3]
                         net (fo=1, routed)           0.000    67.125    cpu/alu/registers_reg[1][0]_i_765_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.239 r  cpu/alu/registers_reg[1][0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    67.239    cpu/alu/registers_reg[1][0]_i_760_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.353 r  cpu/alu/registers_reg[1][0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    67.353    cpu/alu/registers_reg[1][0]_i_755_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.467 r  cpu/alu/registers_reg[1][0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    67.467    cpu/alu/registers_reg[1][0]_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.581 r  cpu/alu/registers_reg[1][0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    67.581    cpu/alu/registers_reg[1][0]_i_745_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.695 r  cpu/alu/registers_reg[1][0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    67.695    cpu/alu/registers_reg[1][0]_i_740_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.809 r  cpu/alu/registers_reg[1][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    67.809    cpu/alu/registers_reg[1][0]_i_735_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.923 r  cpu/alu/registers_reg[1][0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    67.923    cpu/alu/registers_reg[1][0]_i_732_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.080 r  cpu/alu/registers_reg[1][0]_i_731/CO[1]
                         net (fo=35, routed)          2.031    70.111    cpu/alu/data4_0[18]
    SLICE_X29Y108        LUT3 (Prop_lut3_I0_O)        0.329    70.440 r  cpu/alu/registers[1][0]_i_772/O
                         net (fo=1, routed)           0.000    70.440    cpu/alu/registers[1][0]_i_772_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.990 r  cpu/alu/registers_reg[1][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    70.990    cpu/alu/registers_reg[1][0]_i_723_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  cpu/alu/registers_reg[1][0]_i_718/CO[3]
                         net (fo=1, routed)           0.000    71.104    cpu/alu/registers_reg[1][0]_i_718_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  cpu/alu/registers_reg[1][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    71.218    cpu/alu/registers_reg[1][0]_i_713_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  cpu/alu/registers_reg[1][0]_i_708/CO[3]
                         net (fo=1, routed)           0.000    71.332    cpu/alu/registers_reg[1][0]_i_708_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  cpu/alu/registers_reg[1][0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    71.446    cpu/alu/registers_reg[1][0]_i_703_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.560 r  cpu/alu/registers_reg[1][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    71.560    cpu/alu/registers_reg[1][0]_i_698_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.674 r  cpu/alu/registers_reg[1][0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    71.674    cpu/alu/registers_reg[1][0]_i_693_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.788 r  cpu/alu/registers_reg[1][0]_i_690/CO[3]
                         net (fo=1, routed)           0.000    71.788    cpu/alu/registers_reg[1][0]_i_690_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.945 r  cpu/alu/registers_reg[1][0]_i_689/CO[1]
                         net (fo=35, routed)          2.581    74.526    cpu/alu/data4_0[17]
    SLICE_X15Y107        LUT3 (Prop_lut3_I0_O)        0.329    74.855 r  cpu/alu/registers[1][0]_i_730/O
                         net (fo=1, routed)           0.000    74.855    cpu/alu/registers[1][0]_i_730_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.405 r  cpu/alu/registers_reg[1][0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    75.405    cpu/alu/registers_reg[1][0]_i_681_n_0
    SLICE_X15Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.519 r  cpu/alu/registers_reg[1][0]_i_676/CO[3]
                         net (fo=1, routed)           0.000    75.519    cpu/alu/registers_reg[1][0]_i_676_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.633 r  cpu/alu/registers_reg[1][0]_i_671/CO[3]
                         net (fo=1, routed)           0.000    75.633    cpu/alu/registers_reg[1][0]_i_671_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.747 r  cpu/alu/registers_reg[1][0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.747    cpu/alu/registers_reg[1][0]_i_666_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.861 r  cpu/alu/registers_reg[1][0]_i_661/CO[3]
                         net (fo=1, routed)           0.000    75.861    cpu/alu/registers_reg[1][0]_i_661_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.975 r  cpu/alu/registers_reg[1][0]_i_656/CO[3]
                         net (fo=1, routed)           0.000    75.975    cpu/alu/registers_reg[1][0]_i_656_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.089 r  cpu/alu/registers_reg[1][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    76.089    cpu/alu/registers_reg[1][0]_i_651_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.203 r  cpu/alu/registers_reg[1][0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    76.203    cpu/alu/registers_reg[1][0]_i_648_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.360 r  cpu/alu/registers_reg[1][0]_i_647/CO[1]
                         net (fo=35, routed)          2.570    78.930    cpu/alu/data4_0[16]
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.329    79.259 r  cpu/alu/registers[1][0]_i_686/O
                         net (fo=1, routed)           0.000    79.259    cpu/alu/registers[1][0]_i_686_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.660 r  cpu/alu/registers_reg[1][0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    79.660    cpu/alu/registers_reg[1][0]_i_639_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.774 r  cpu/alu/registers_reg[1][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    79.774    cpu/alu/registers_reg[1][0]_i_634_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  cpu/alu/registers_reg[1][0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    79.888    cpu/alu/registers_reg[1][0]_i_629_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  cpu/alu/registers_reg[1][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    80.002    cpu/alu/registers_reg[1][0]_i_624_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  cpu/alu/registers_reg[1][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    80.116    cpu/alu/registers_reg[1][0]_i_619_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  cpu/alu/registers_reg[1][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    80.230    cpu/alu/registers_reg[1][0]_i_614_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  cpu/alu/registers_reg[1][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    80.344    cpu/alu/registers_reg[1][0]_i_609_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  cpu/alu/registers_reg[1][0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    80.458    cpu/alu/registers_reg[1][0]_i_606_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.615 r  cpu/alu/registers_reg[1][0]_i_605/CO[1]
                         net (fo=35, routed)          2.114    82.729    cpu/alu/data4_0[15]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.329    83.058 r  cpu/alu/registers[1][0]_i_646/O
                         net (fo=1, routed)           0.000    83.058    cpu/alu/registers[1][0]_i_646_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.591 r  cpu/alu/registers_reg[1][0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    83.591    cpu/alu/registers_reg[1][0]_i_597_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  cpu/alu/registers_reg[1][0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    83.708    cpu/alu/registers_reg[1][0]_i_592_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  cpu/alu/registers_reg[1][0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    83.825    cpu/alu/registers_reg[1][0]_i_587_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  cpu/alu/registers_reg[1][0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    83.942    cpu/alu/registers_reg[1][0]_i_582_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  cpu/alu/registers_reg[1][0]_i_577/CO[3]
                         net (fo=1, routed)           0.000    84.059    cpu/alu/registers_reg[1][0]_i_577_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.175 r  cpu/alu/registers_reg[1][0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    84.175    cpu/alu/registers_reg[1][0]_i_572_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.292 r  cpu/alu/registers_reg[1][0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    84.292    cpu/alu/registers_reg[1][0]_i_567_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.409 r  cpu/alu/registers_reg[1][0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    84.409    cpu/alu/registers_reg[1][0]_i_564_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.566 r  cpu/alu/registers_reg[1][0]_i_563/CO[1]
                         net (fo=35, routed)          2.357    86.924    cpu/alu/data4_0[14]
    SLICE_X32Y105        LUT3 (Prop_lut3_I0_O)        0.332    87.256 r  cpu/alu/registers[1][0]_i_604/O
                         net (fo=1, routed)           0.000    87.256    cpu/alu/registers[1][0]_i_604_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.806 r  cpu/alu/registers_reg[1][0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    87.806    cpu/alu/registers_reg[1][0]_i_555_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.920 r  cpu/alu/registers_reg[1][0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    87.920    cpu/alu/registers_reg[1][0]_i_550_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.034 r  cpu/alu/registers_reg[1][0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    88.034    cpu/alu/registers_reg[1][0]_i_545_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.148 r  cpu/alu/registers_reg[1][0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    88.148    cpu/alu/registers_reg[1][0]_i_540_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.262 r  cpu/alu/registers_reg[1][0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    88.262    cpu/alu/registers_reg[1][0]_i_535_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.376 r  cpu/alu/registers_reg[1][0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    88.376    cpu/alu/registers_reg[1][0]_i_530_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  cpu/alu/registers_reg[1][0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    88.490    cpu/alu/registers_reg[1][0]_i_525_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  cpu/alu/registers_reg[1][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    88.604    cpu/alu/registers_reg[1][0]_i_522_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.761 r  cpu/alu/registers_reg[1][0]_i_521/CO[1]
                         net (fo=35, routed)          2.430    91.190    cpu/alu/data4_0[13]
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.329    91.519 r  cpu/alu/registers[1][0]_i_558/O
                         net (fo=1, routed)           0.000    91.519    cpu/alu/registers[1][0]_i_558_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.069 r  cpu/alu/registers_reg[1][0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    92.069    cpu/alu/registers_reg[1][0]_i_508_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.183 r  cpu/alu/registers_reg[1][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    92.183    cpu/alu/registers_reg[1][0]_i_503_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.297 r  cpu/alu/registers_reg[1][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    92.297    cpu/alu/registers_reg[1][0]_i_498_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.411 r  cpu/alu/registers_reg[1][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.411    cpu/alu/registers_reg[1][0]_i_493_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.525 r  cpu/alu/registers_reg[1][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    92.525    cpu/alu/registers_reg[1][0]_i_488_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.639 r  cpu/alu/registers_reg[1][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.639    cpu/alu/registers_reg[1][0]_i_483_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.753 r  cpu/alu/registers_reg[1][0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    92.753    cpu/alu/registers_reg[1][0]_i_480_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.910 r  cpu/alu/registers_reg[1][0]_i_479/CO[1]
                         net (fo=35, routed)          1.746    94.657    cpu/alu/data4_0[12]
    SLICE_X36Y104        LUT3 (Prop_lut3_I0_O)        0.329    94.986 r  cpu/alu/registers[1][0]_i_519/O
                         net (fo=1, routed)           0.000    94.986    cpu/alu/registers[1][0]_i_519_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    95.384 r  cpu/alu/registers_reg[1][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    95.384    cpu/alu/registers_reg[1][0]_i_471_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  cpu/alu/registers_reg[1][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    95.498    cpu/alu/registers_reg[1][0]_i_466_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  cpu/alu/registers_reg[1][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    95.612    cpu/alu/registers_reg[1][0]_i_461_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  cpu/alu/registers_reg[1][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    95.726    cpu/alu/registers_reg[1][0]_i_456_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  cpu/alu/registers_reg[1][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    95.840    cpu/alu/registers_reg[1][0]_i_451_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.954 r  cpu/alu/registers_reg[1][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    95.954    cpu/alu/registers_reg[1][0]_i_446_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.068 r  cpu/alu/registers_reg[1][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    96.068    cpu/alu/registers_reg[1][0]_i_441_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.182 r  cpu/alu/registers_reg[1][0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    96.182    cpu/alu/registers_reg[1][0]_i_438_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.339 r  cpu/alu/registers_reg[1][0]_i_437/CO[1]
                         net (fo=35, routed)          2.428    98.767    cpu/alu/data4_0[11]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    99.096 r  cpu/alu/registers[1][0]_i_476/O
                         net (fo=1, routed)           0.000    99.096    cpu/alu/registers[1][0]_i_476_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.472 r  cpu/alu/registers_reg[1][0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    99.472    cpu/alu/registers_reg[1][0]_i_429_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.589 r  cpu/alu/registers_reg[1][0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    99.589    cpu/alu/registers_reg[1][0]_i_424_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.706 r  cpu/alu/registers_reg[1][0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    99.706    cpu/alu/registers_reg[1][0]_i_419_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.823 r  cpu/alu/registers_reg[1][0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    99.823    cpu/alu/registers_reg[1][0]_i_414_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.940 r  cpu/alu/registers_reg[1][0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    99.940    cpu/alu/registers_reg[1][0]_i_409_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.057 r  cpu/alu/registers_reg[1][0]_i_404/CO[3]
                         net (fo=1, routed)           0.000   100.057    cpu/alu/registers_reg[1][0]_i_404_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.174 r  cpu/alu/registers_reg[1][0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   100.174    cpu/alu/registers_reg[1][0]_i_399_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.291 r  cpu/alu/registers_reg[1][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   100.291    cpu/alu/registers_reg[1][0]_i_396_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.448 r  cpu/alu/registers_reg[1][0]_i_395/CO[1]
                         net (fo=35, routed)          1.888   102.336    cpu/alu/data4_0[10]
    SLICE_X44Y102        LUT3 (Prop_lut3_I0_O)        0.332   102.668 r  cpu/alu/registers[1][0]_i_434/O
                         net (fo=1, routed)           0.000   102.668    cpu/alu/registers[1][0]_i_434_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   103.069 r  cpu/alu/registers_reg[1][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000   103.069    cpu/alu/registers_reg[1][0]_i_387_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.183 r  cpu/alu/registers_reg[1][0]_i_382/CO[3]
                         net (fo=1, routed)           0.000   103.183    cpu/alu/registers_reg[1][0]_i_382_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.297 r  cpu/alu/registers_reg[1][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000   103.297    cpu/alu/registers_reg[1][0]_i_377_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  cpu/alu/registers_reg[1][0]_i_372/CO[3]
                         net (fo=1, routed)           0.000   103.411    cpu/alu/registers_reg[1][0]_i_372_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  cpu/alu/registers_reg[1][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000   103.525    cpu/alu/registers_reg[1][0]_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  cpu/alu/registers_reg[1][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000   103.639    cpu/alu/registers_reg[1][0]_i_362_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  cpu/alu/registers_reg[1][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   103.753    cpu/alu/registers_reg[1][0]_i_357_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  cpu/alu/registers_reg[1][0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   103.867    cpu/alu/registers_reg[1][0]_i_354_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.024 r  cpu/alu/registers_reg[1][0]_i_353/CO[1]
                         net (fo=35, routed)          2.416   106.440    cpu/alu/data4_0[9]
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.329   106.769 r  cpu/alu/registers[1][0]_i_393/O
                         net (fo=1, routed)           0.000   106.769    cpu/alu/registers[1][0]_i_393_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.167 r  cpu/alu/registers_reg[1][0]_i_324/CO[3]
                         net (fo=1, routed)           0.000   107.167    cpu/alu/registers_reg[1][0]_i_324_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.281 r  cpu/alu/registers_reg[1][0]_i_319/CO[3]
                         net (fo=1, routed)           0.000   107.281    cpu/alu/registers_reg[1][0]_i_319_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.395 r  cpu/alu/registers_reg[1][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000   107.395    cpu/alu/registers_reg[1][0]_i_314_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.509 r  cpu/alu/registers_reg[1][0]_i_309/CO[3]
                         net (fo=1, routed)           0.000   107.509    cpu/alu/registers_reg[1][0]_i_309_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.623 r  cpu/alu/registers_reg[1][0]_i_304/CO[3]
                         net (fo=1, routed)           0.000   107.623    cpu/alu/registers_reg[1][0]_i_304_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.737 r  cpu/alu/registers_reg[1][0]_i_299/CO[3]
                         net (fo=1, routed)           0.000   107.737    cpu/alu/registers_reg[1][0]_i_299_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.851 r  cpu/alu/registers_reg[1][0]_i_294/CO[3]
                         net (fo=1, routed)           0.000   107.851    cpu/alu/registers_reg[1][0]_i_294_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.965 r  cpu/alu/registers_reg[1][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000   107.965    cpu/alu/registers_reg[1][0]_i_291_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.122 r  cpu/alu/registers_reg[1][0]_i_290/CO[1]
                         net (fo=35, routed)          1.861   109.983    cpu/alu/data4_0[8]
    SLICE_X47Y101        LUT3 (Prop_lut3_I0_O)        0.329   110.312 r  cpu/alu/registers[1][0]_i_352/O
                         net (fo=1, routed)           0.000   110.312    cpu/alu/registers[1][0]_i_352_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.862 r  cpu/alu/registers_reg[1][0]_i_285/CO[3]
                         net (fo=1, routed)           0.000   110.862    cpu/alu/registers_reg[1][0]_i_285_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.976 r  cpu/alu/registers_reg[1][0]_i_249/CO[3]
                         net (fo=1, routed)           0.000   110.976    cpu/alu/registers_reg[1][0]_i_249_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.090 r  cpu/alu/registers_reg[1][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   111.090    cpu/alu/registers_reg[1][0]_i_244_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.204 r  cpu/alu/registers_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000   111.204    cpu/alu/registers_reg[1][0]_i_239_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.318 r  cpu/alu/registers_reg[1][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   111.318    cpu/alu/registers_reg[1][0]_i_234_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.432 r  cpu/alu/registers_reg[1][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   111.432    cpu/alu/registers_reg[1][0]_i_229_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.546 r  cpu/alu/registers_reg[1][0]_i_224/CO[3]
                         net (fo=1, routed)           0.000   111.546    cpu/alu/registers_reg[1][0]_i_224_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.660 r  cpu/alu/registers_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000   111.660    cpu/alu/registers_reg[1][0]_i_221_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.817 r  cpu/alu/registers_reg[1][0]_i_220/CO[1]
                         net (fo=35, routed)          1.938   113.755    cpu/alu/data4_0[7]
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.329   114.084 r  cpu/alu/registers[1][0]_i_349/O
                         net (fo=1, routed)           0.000   114.084    cpu/alu/registers[1][0]_i_349_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.634 r  cpu/alu/registers_reg[1][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000   114.634    cpu/alu/registers_reg[1][0]_i_280_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.748 r  cpu/alu/registers_reg[1][0]_i_215/CO[3]
                         net (fo=1, routed)           0.000   114.748    cpu/alu/registers_reg[1][0]_i_215_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.862 r  cpu/alu/registers_reg[1][0]_i_184/CO[3]
                         net (fo=1, routed)           0.000   114.862    cpu/alu/registers_reg[1][0]_i_184_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.976 r  cpu/alu/registers_reg[1][0]_i_179/CO[3]
                         net (fo=1, routed)           0.000   114.976    cpu/alu/registers_reg[1][0]_i_179_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.090 r  cpu/alu/registers_reg[1][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   115.090    cpu/alu/registers_reg[1][0]_i_174_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.204 r  cpu/alu/registers_reg[1][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   115.204    cpu/alu/registers_reg[1][0]_i_169_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.318 r  cpu/alu/registers_reg[1][0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   115.318    cpu/alu/registers_reg[1][0]_i_164_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.432 r  cpu/alu/registers_reg[1][0]_i_161/CO[3]
                         net (fo=1, routed)           0.000   115.432    cpu/alu/registers_reg[1][0]_i_161_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.589 r  cpu/alu/registers_reg[1][0]_i_160/CO[1]
                         net (fo=35, routed)          2.235   117.825    cpu/alu/data4_0[6]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.329   118.154 r  cpu/alu/registers[1][0]_i_344/O
                         net (fo=1, routed)           0.000   118.154    cpu/alu/registers[1][0]_i_344_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.555 r  cpu/alu/registers_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000   118.555    cpu/alu/registers_reg[1][0]_i_275_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.669 r  cpu/alu/registers_reg[1][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000   118.669    cpu/alu/registers_reg[1][0]_i_210_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.783 r  cpu/alu/registers_reg[1][0]_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.783    cpu/alu/registers_reg[1][0]_i_155_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.896 r  cpu/alu/registers_reg[1][0]_i_129/CO[3]
                         net (fo=1, routed)           0.000   118.896    cpu/alu/registers_reg[1][0]_i_129_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.010 r  cpu/alu/registers_reg[1][0]_i_124/CO[3]
                         net (fo=1, routed)           0.000   119.010    cpu/alu/registers_reg[1][0]_i_124_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.124 r  cpu/alu/registers_reg[1][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   119.124    cpu/alu/registers_reg[1][0]_i_119_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.238 r  cpu/alu/registers_reg[1][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   119.238    cpu/alu/registers_reg[1][0]_i_114_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.352 r  cpu/alu/registers_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   119.352    cpu/alu/registers_reg[1][0]_i_111_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.509 r  cpu/alu/registers_reg[1][0]_i_110/CO[1]
                         net (fo=35, routed)          2.514   122.024    cpu/alu/data4_0[5]
    SLICE_X43Y101        LUT3 (Prop_lut3_I0_O)        0.329   122.353 r  cpu/alu/registers[1][0]_i_341/O
                         net (fo=1, routed)           0.000   122.353    cpu/alu/registers[1][0]_i_341_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   122.754 r  cpu/alu/registers_reg[1][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000   122.754    cpu/alu/registers_reg[1][0]_i_270_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.868 r  cpu/alu/registers_reg[1][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000   122.868    cpu/alu/registers_reg[1][0]_i_205_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.982 r  cpu/alu/registers_reg[1][0]_i_150/CO[3]
                         net (fo=1, routed)           0.000   122.982    cpu/alu/registers_reg[1][0]_i_150_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.096 r  cpu/alu/registers_reg[1][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   123.096    cpu/alu/registers_reg[1][0]_i_105_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.210 r  cpu/alu/registers_reg[1][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000   123.210    cpu/alu/registers_reg[1][0]_i_84_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.324 r  cpu/alu/registers_reg[1][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000   123.324    cpu/alu/registers_reg[1][0]_i_79_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.438 r  cpu/alu/registers_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   123.438    cpu/alu/registers_reg[1][0]_i_74_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.552 r  cpu/alu/registers_reg[1][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   123.552    cpu/alu/registers_reg[1][0]_i_71_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.709 r  cpu/alu/registers_reg[1][0]_i_70/CO[1]
                         net (fo=35, routed)          2.534   126.243    cpu/alu/data4_0[4]
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.329   126.572 r  cpu/alu/registers[1][0]_i_338/O
                         net (fo=1, routed)           0.000   126.572    cpu/alu/registers[1][0]_i_338_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.973 r  cpu/alu/registers_reg[1][0]_i_265/CO[3]
                         net (fo=1, routed)           0.000   126.973    cpu/alu/registers_reg[1][0]_i_265_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.087 r  cpu/alu/registers_reg[1][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000   127.087    cpu/alu/registers_reg[1][0]_i_200_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.201 r  cpu/alu/registers_reg[1][0]_i_145/CO[3]
                         net (fo=1, routed)           0.000   127.201    cpu/alu/registers_reg[1][0]_i_145_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.314 r  cpu/alu/registers_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   127.314    cpu/alu/registers_reg[1][0]_i_100_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.428 r  cpu/alu/registers_reg[1][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   127.428    cpu/alu/registers_reg[1][0]_i_65_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.542 r  cpu/alu/registers_reg[1][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   127.542    cpu/alu/registers_reg[1][0]_i_49_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.656 r  cpu/alu/registers_reg[1][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.656    cpu/alu/registers_reg[1][0]_i_44_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.770 r  cpu/alu/registers_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   127.770    cpu/alu/registers_reg[1][0]_i_41_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.927 r  cpu/alu/registers_reg[1][0]_i_40/CO[1]
                         net (fo=35, routed)          2.203   130.131    cpu/alu/data4_0[3]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.329   130.460 r  cpu/alu/registers[1][0]_i_337/O
                         net (fo=1, routed)           0.000   130.460    cpu/alu/registers[1][0]_i_337_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   131.010 r  cpu/alu/registers_reg[1][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000   131.010    cpu/alu/registers_reg[1][0]_i_260_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.124 r  cpu/alu/registers_reg[1][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000   131.124    cpu/alu/registers_reg[1][0]_i_195_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.238 r  cpu/alu/registers_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   131.238    cpu/alu/registers_reg[1][0]_i_140_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.352 r  cpu/alu/registers_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000   131.352    cpu/alu/registers_reg[1][0]_i_95_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.466 r  cpu/alu/registers_reg[1][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   131.466    cpu/alu/registers_reg[1][0]_i_60_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.580 r  cpu/alu/registers_reg[1][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   131.580    cpu/alu/registers_reg[1][0]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.694 r  cpu/alu/registers_reg[1][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   131.694    cpu/alu/registers_reg[1][0]_i_24_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.808 r  cpu/alu/registers_reg[1][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   131.808    cpu/alu/registers_reg[1][0]_i_21_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.965 r  cpu/alu/registers_reg[1][0]_i_20/CO[1]
                         net (fo=35, routed)          1.944   133.909    cpu/alu/data4_0[2]
    SLICE_X40Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   134.694 r  cpu/alu/registers_reg[1][0]_i_255/CO[3]
                         net (fo=1, routed)           0.001   134.695    cpu/alu/registers_reg[1][0]_i_255_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.809 r  cpu/alu/registers_reg[1][0]_i_190/CO[3]
                         net (fo=1, routed)           0.000   134.809    cpu/alu/registers_reg[1][0]_i_190_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.923 r  cpu/alu/registers_reg[1][0]_i_135/CO[3]
                         net (fo=1, routed)           0.000   134.923    cpu/alu/registers_reg[1][0]_i_135_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.037 r  cpu/alu/registers_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.000   135.037    cpu/alu/registers_reg[1][0]_i_90_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.151 r  cpu/alu/registers_reg[1][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   135.151    cpu/alu/registers_reg[1][0]_i_55_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.265 r  cpu/alu/registers_reg[1][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   135.265    cpu/alu/registers_reg[1][0]_i_30_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.379 r  cpu/alu/registers_reg[1][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   135.379    cpu/alu/registers_reg[1][0]_i_15_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.493 r  cpu/alu/registers_reg[1][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   135.493    cpu/alu/registers_reg[1][0]_i_10_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.650 r  cpu/alu/registers_reg[1][0]_i_9/CO[1]
                         net (fo=35, routed)          1.805   137.454    cpu/alu/data4_0[1]
    SLICE_X35Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   138.239 r  cpu/alu/registers_reg[1][0]_i_254/CO[3]
                         net (fo=1, routed)           0.001   138.240    cpu/alu/registers_reg[1][0]_i_254_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.354 r  cpu/alu/registers_reg[1][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000   138.354    cpu/alu/registers_reg[1][0]_i_189_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.468 r  cpu/alu/registers_reg[1][0]_i_134/CO[3]
                         net (fo=1, routed)           0.000   138.468    cpu/alu/registers_reg[1][0]_i_134_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.582 r  cpu/alu/registers_reg[1][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000   138.582    cpu/alu/registers_reg[1][0]_i_89_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.696 r  cpu/alu/registers_reg[1][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.696    cpu/alu/registers_reg[1][0]_i_54_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.810 r  cpu/alu/registers_reg[1][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   138.810    cpu/alu/registers_reg[1][0]_i_29_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.924 r  cpu/alu/registers_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   138.924    cpu/alu/registers_reg[1][0]_i_14_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.038 r  cpu/alu/registers_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.038    cpu/alu/registers_reg[1][0]_i_8_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.195 r  cpu/alu/registers_reg[1][0]_i_6/CO[1]
                         net (fo=1, routed)           0.872   140.066    cpu/register_PC/data4[0]
    SLICE_X29Y95         LUT3 (Prop_lut3_I2_O)        0.329   140.395 r  cpu/register_PC/registers[1][0]_i_4/O
                         net (fo=1, routed)           0.000   140.395    cpu/register_PC/registers[1][0]_i_4_n_0
    SLICE_X29Y95         MUXF7 (Prop_muxf7_I1_O)      0.217   140.612 r  cpu/register_PC/registers_reg[1][0]_i_2/O
                         net (fo=1, routed)           0.944   141.556    cpu/register_PC/registers_reg[1][0]_i_2_n_0
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.299   141.855 r  cpu/register_PC/registers[1][0]_i_1/O
                         net (fo=6, routed)           0.385   142.240    cpu/regfile/D[0]
    SLICE_X28Y93         FDRE                                         r  cpu/regfile/registers_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ram/mem_reg_8576_8703_11_11/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.812ns  (logic 3.156ns (7.043%)  route 41.656ns (92.957%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          5.444    11.176    cpu/regfile/BES_i_70
    SLICE_X52Y103        LUT5 (Prop_lut5_I4_O)        0.332    11.508 r  cpu/regfile/mem_reg_0_127_2_2_i_22/O
                         net (fo=1, routed)           0.000    11.508    cpu/register_PC/mem_reg_0_127_2_2_i_1_0
    SLICE_X52Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    11.725 r  cpu/register_PC/mem_reg_0_127_2_2_i_16/O
                         net (fo=1, routed)           0.582    12.307    cpu/register_PC/mem_reg_0_127_2_2_i_16_n_0
    SLICE_X52Y104        LUT4 (Prop_lut4_I3_O)        0.299    12.606 r  cpu/register_PC/mem_reg_0_127_2_2_i_1/O
                         net (fo=515, routed)         1.989    14.595    cpu/mux_AluB/MDin[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.719 r  cpu/mux_AluB/registers[1][30]_i_28/O
                         net (fo=111, routed)         3.545    18.264    cpu/register_PC/ALUB[2]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.124    18.388 f  cpu/register_PC/registers[1][23]_i_35/O
                         net (fo=3, routed)           1.245    19.633    cpu/register_PC/registers[1][23]_i_35_n_0
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.152    19.785 f  cpu/register_PC/registers[1][23]_i_13/O
                         net (fo=2, routed)           0.974    20.759    cpu/register_PC/registers[1][23]_i_13_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.326    21.085 f  cpu/register_PC/registers[1][22]_i_4/O
                         net (fo=1, routed)           1.142    22.226    cpu/register_PC/registers[1][22]_i_4_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.150    22.376 f  cpu/register_PC/registers[1][22]_i_3/O
                         net (fo=3, routed)           0.963    23.339    cpu/register_PC/reg_data_reg[2]_15[14]
    SLICE_X39Y110        LUT6 (Prop_lut6_I5_O)        0.348    23.687 r  cpu/register_PC/mem_reg_384_511_0_0_i_5/O
                         net (fo=153, routed)         9.880    33.567    cpu/register_PC/ram/p_1_in
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.150    33.717 f  cpu/register_PC/mem_reg_8192_8319_0_0_i_17/O
                         net (fo=137, routed)        10.037    43.755    cpu/register_PC/mem_reg_8192_8319_0_0_i_17_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I4_O)        0.326    44.081 r  cpu/register_PC/mem_reg_8576_8703_11_11_i_1/O
                         net (fo=4, routed)           0.731    44.812    cpu/ram/mem_reg_8576_8703_11_11/WE
    SLICE_X50Y145        RAMD64E                                      r  cpu/ram/mem_reg_8576_8703_11_11/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ram/mem_reg_8576_8703_11_11/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.812ns  (logic 3.156ns (7.043%)  route 41.656ns (92.957%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          5.444    11.176    cpu/regfile/BES_i_70
    SLICE_X52Y103        LUT5 (Prop_lut5_I4_O)        0.332    11.508 r  cpu/regfile/mem_reg_0_127_2_2_i_22/O
                         net (fo=1, routed)           0.000    11.508    cpu/register_PC/mem_reg_0_127_2_2_i_1_0
    SLICE_X52Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    11.725 r  cpu/register_PC/mem_reg_0_127_2_2_i_16/O
                         net (fo=1, routed)           0.582    12.307    cpu/register_PC/mem_reg_0_127_2_2_i_16_n_0
    SLICE_X52Y104        LUT4 (Prop_lut4_I3_O)        0.299    12.606 r  cpu/register_PC/mem_reg_0_127_2_2_i_1/O
                         net (fo=515, routed)         1.989    14.595    cpu/mux_AluB/MDin[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.719 r  cpu/mux_AluB/registers[1][30]_i_28/O
                         net (fo=111, routed)         3.545    18.264    cpu/register_PC/ALUB[2]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.124    18.388 f  cpu/register_PC/registers[1][23]_i_35/O
                         net (fo=3, routed)           1.245    19.633    cpu/register_PC/registers[1][23]_i_35_n_0
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.152    19.785 f  cpu/register_PC/registers[1][23]_i_13/O
                         net (fo=2, routed)           0.974    20.759    cpu/register_PC/registers[1][23]_i_13_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.326    21.085 f  cpu/register_PC/registers[1][22]_i_4/O
                         net (fo=1, routed)           1.142    22.226    cpu/register_PC/registers[1][22]_i_4_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.150    22.376 f  cpu/register_PC/registers[1][22]_i_3/O
                         net (fo=3, routed)           0.963    23.339    cpu/register_PC/reg_data_reg[2]_15[14]
    SLICE_X39Y110        LUT6 (Prop_lut6_I5_O)        0.348    23.687 r  cpu/register_PC/mem_reg_384_511_0_0_i_5/O
                         net (fo=153, routed)         9.880    33.567    cpu/register_PC/ram/p_1_in
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.150    33.717 f  cpu/register_PC/mem_reg_8192_8319_0_0_i_17/O
                         net (fo=137, routed)        10.037    43.755    cpu/register_PC/mem_reg_8192_8319_0_0_i_17_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I4_O)        0.326    44.081 r  cpu/register_PC/mem_reg_8576_8703_11_11_i_1/O
                         net (fo=4, routed)           0.731    44.812    cpu/ram/mem_reg_8576_8703_11_11/WE
    SLICE_X50Y145        RAMD64E                                      r  cpu/ram/mem_reg_8576_8703_11_11/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ram/mem_reg_8576_8703_11_11/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.812ns  (logic 3.156ns (7.043%)  route 41.656ns (92.957%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          5.444    11.176    cpu/regfile/BES_i_70
    SLICE_X52Y103        LUT5 (Prop_lut5_I4_O)        0.332    11.508 r  cpu/regfile/mem_reg_0_127_2_2_i_22/O
                         net (fo=1, routed)           0.000    11.508    cpu/register_PC/mem_reg_0_127_2_2_i_1_0
    SLICE_X52Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    11.725 r  cpu/register_PC/mem_reg_0_127_2_2_i_16/O
                         net (fo=1, routed)           0.582    12.307    cpu/register_PC/mem_reg_0_127_2_2_i_16_n_0
    SLICE_X52Y104        LUT4 (Prop_lut4_I3_O)        0.299    12.606 r  cpu/register_PC/mem_reg_0_127_2_2_i_1/O
                         net (fo=515, routed)         1.989    14.595    cpu/mux_AluB/MDin[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.719 r  cpu/mux_AluB/registers[1][30]_i_28/O
                         net (fo=111, routed)         3.545    18.264    cpu/register_PC/ALUB[2]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.124    18.388 f  cpu/register_PC/registers[1][23]_i_35/O
                         net (fo=3, routed)           1.245    19.633    cpu/register_PC/registers[1][23]_i_35_n_0
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.152    19.785 f  cpu/register_PC/registers[1][23]_i_13/O
                         net (fo=2, routed)           0.974    20.759    cpu/register_PC/registers[1][23]_i_13_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.326    21.085 f  cpu/register_PC/registers[1][22]_i_4/O
                         net (fo=1, routed)           1.142    22.226    cpu/register_PC/registers[1][22]_i_4_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.150    22.376 f  cpu/register_PC/registers[1][22]_i_3/O
                         net (fo=3, routed)           0.963    23.339    cpu/register_PC/reg_data_reg[2]_15[14]
    SLICE_X39Y110        LUT6 (Prop_lut6_I5_O)        0.348    23.687 r  cpu/register_PC/mem_reg_384_511_0_0_i_5/O
                         net (fo=153, routed)         9.880    33.567    cpu/register_PC/ram/p_1_in
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.150    33.717 f  cpu/register_PC/mem_reg_8192_8319_0_0_i_17/O
                         net (fo=137, routed)        10.037    43.755    cpu/register_PC/mem_reg_8192_8319_0_0_i_17_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I4_O)        0.326    44.081 r  cpu/register_PC/mem_reg_8576_8703_11_11_i_1/O
                         net (fo=4, routed)           0.731    44.812    cpu/ram/mem_reg_8576_8703_11_11/WE
    SLICE_X50Y145        RAMD64E                                      r  cpu/ram/mem_reg_8576_8703_11_11/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ram/mem_reg_8576_8703_11_11/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.812ns  (logic 3.156ns (7.043%)  route 41.656ns (92.957%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[2]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[2]/Q
                         net (fo=244, routed)         5.123     5.579    cpu/register_PC/PC[1]
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     5.731 r  cpu/register_PC/mem_reg_0_127_0_0_i_35/O
                         net (fo=96, routed)          5.444    11.176    cpu/regfile/BES_i_70
    SLICE_X52Y103        LUT5 (Prop_lut5_I4_O)        0.332    11.508 r  cpu/regfile/mem_reg_0_127_2_2_i_22/O
                         net (fo=1, routed)           0.000    11.508    cpu/register_PC/mem_reg_0_127_2_2_i_1_0
    SLICE_X52Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    11.725 r  cpu/register_PC/mem_reg_0_127_2_2_i_16/O
                         net (fo=1, routed)           0.582    12.307    cpu/register_PC/mem_reg_0_127_2_2_i_16_n_0
    SLICE_X52Y104        LUT4 (Prop_lut4_I3_O)        0.299    12.606 r  cpu/register_PC/mem_reg_0_127_2_2_i_1/O
                         net (fo=515, routed)         1.989    14.595    cpu/mux_AluB/MDin[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.719 r  cpu/mux_AluB/registers[1][30]_i_28/O
                         net (fo=111, routed)         3.545    18.264    cpu/register_PC/ALUB[2]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.124    18.388 f  cpu/register_PC/registers[1][23]_i_35/O
                         net (fo=3, routed)           1.245    19.633    cpu/register_PC/registers[1][23]_i_35_n_0
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.152    19.785 f  cpu/register_PC/registers[1][23]_i_13/O
                         net (fo=2, routed)           0.974    20.759    cpu/register_PC/registers[1][23]_i_13_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.326    21.085 f  cpu/register_PC/registers[1][22]_i_4/O
                         net (fo=1, routed)           1.142    22.226    cpu/register_PC/registers[1][22]_i_4_n_0
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.150    22.376 f  cpu/register_PC/registers[1][22]_i_3/O
                         net (fo=3, routed)           0.963    23.339    cpu/register_PC/reg_data_reg[2]_15[14]
    SLICE_X39Y110        LUT6 (Prop_lut6_I5_O)        0.348    23.687 r  cpu/register_PC/mem_reg_384_511_0_0_i_5/O
                         net (fo=153, routed)         9.880    33.567    cpu/register_PC/ram/p_1_in
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.150    33.717 f  cpu/register_PC/mem_reg_8192_8319_0_0_i_17/O
                         net (fo=137, routed)        10.037    43.755    cpu/register_PC/mem_reg_8192_8319_0_0_i_17_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I4_O)        0.326    44.081 r  cpu/register_PC/mem_reg_8576_8703_11_11_i_1/O
                         net (fo=4, routed)           0.731    44.812    cpu/ram/mem_reg_8576_8703_11_11/WE
    SLICE_X50Y145        RAMD64E                                      r  cpu/ram/mem_reg_8576_8703_11_11/SP.LOW/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/epc/ram_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE                         0.000     0.000 r  cpu/epc/ram_reg[20]/C
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[20]/Q
                         net (fo=1, routed)           0.058     0.199    cpu/EPCAddr/Q[19]
    SLICE_X28Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  cpu/EPCAddr/reg_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.244    cpu/register_PC/PCADDR[19]
    SLICE_X28Y100        FDRE                                         r  cpu/register_PC/reg_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[10]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[10]/Q
                         net (fo=1, routed)           0.086     0.227    cpu/EPCAddr/Q[9]
    SLICE_X29Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.272 r  cpu/EPCAddr/reg_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.272    cpu/register_PC/PCADDR[9]
    SLICE_X29Y99         FDRE                                         r  cpu/register_PC/reg_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE                         0.000     0.000 r  cpu/epc/ram_reg[12]/C
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[12]/Q
                         net (fo=1, routed)           0.097     0.238    cpu/EPCAddr/Q[11]
    SLICE_X28Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.283 r  cpu/EPCAddr/reg_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.283    cpu/register_PC/PCADDR[11]
    SLICE_X28Y100        FDRE                                         r  cpu/register_PC/reg_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[1]/C
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[1]/Q
                         net (fo=1, routed)           0.097     0.238    cpu/EPCAddr/Q[0]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.283 r  cpu/EPCAddr/reg_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.283    cpu/register_PC/PCADDR[0]
    SLICE_X28Y96         FDRE                                         r  cpu/register_PC/reg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.305%)  route 0.117ns (38.695%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE                         0.000     0.000 r  cpu/epc/ram_reg[21]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[21]/Q
                         net (fo=1, routed)           0.117     0.258    cpu/EPCAddr/Q[20]
    SLICE_X28Y103        LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  cpu/EPCAddr/reg_data[21]_i_1/O
                         net (fo=1, routed)           0.000     0.303    cpu/register_PC/PCADDR[20]
    SLICE_X28Y103        FDRE                                         r  cpu/register_PC/reg_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_led/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[0]/C
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_led/counter_reg[0]/Q
                         net (fo=8, routed)           0.133     0.274    clk_divide_led/counter_reg[0]
    SLICE_X30Y137        LUT6 (Prop_lut6_I2_O)        0.045     0.319 r  clk_divide_led/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    clk_divide_led/p_0_in[5]
    SLICE_X30Y137        FDRE                                         r  clk_divide_led/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE                         0.000     0.000 r  cpu/epc/ram_reg[22]/C
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[22]/Q
                         net (fo=1, routed)           0.137     0.278    cpu/EPCAddr/Q[21]
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.045     0.323 r  cpu/EPCAddr/reg_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.323    cpu/register_PC/PCADDR[21]
    SLICE_X33Y105        FDRE                                         r  cpu/register_PC/reg_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[7]/C
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[7]/Q
                         net (fo=1, routed)           0.137     0.278    cpu/EPCAddr/Q[6]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.323 r  cpu/EPCAddr/reg_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.323    cpu/register_PC/PCADDR[6]
    SLICE_X28Y96         FDRE                                         r  cpu/register_PC/reg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[8]/C
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[8]/Q
                         net (fo=1, routed)           0.143     0.284    cpu/EPCAddr/Q[7]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.329 r  cpu/EPCAddr/reg_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.329    cpu/register_PC/PCADDR[7]
    SLICE_X28Y96         FDRE                                         r  cpu/register_PC/reg_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_led/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[7]/C
    SLICE_X30Y138        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clk_divide_led/counter_reg[7]/Q
                         net (fo=3, routed)           0.086     0.234    clk_divide_led/counter_reg[7]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.098     0.332 r  clk_divide_led/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.332    clk_divide_led/p_0_in[8]
    SLICE_X30Y138        FDRE                                         r  clk_divide_led/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/vga_display/h_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.083ns (49.999%)  route 4.083ns (50.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612     1.614    cpu/vga_display/clk_out1
    SLICE_X54Y100        FDRE                                         r  cpu/vga_display/h_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  cpu/vga_display/h_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           4.083     6.215    lopt_8
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.779 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     9.779    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/v_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.021ns (50.627%)  route 3.922ns (49.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612     1.614    cpu/vga_display/clk_out1
    SLICE_X57Y103        FDRE                                         r  cpu/vga_display/v_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.456     2.070 r  cpu/vga_display/v_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           3.922     5.992    lopt_9
    B12                  OBUF (Prop_obuf_I_O)         3.565     9.557 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     9.557    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 3.994ns (50.517%)  route 3.912ns (49.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.615     1.617    cpu/vga_display/clk_out1
    SLICE_X61Y107        FDRE                                         r  cpu/vga_display/vga_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     2.073 r  cpu/vga_display/vga_reg[4]/Q
                         net (fo=1, routed)           3.912     5.985    vga_OBUF[4]
    C6                   OBUF (Prop_obuf_I_O)         3.538     9.524 r  vga_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.524    vga[4]
    C6                                                                r  vga[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 4.008ns (52.133%)  route 3.680ns (47.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.613     1.615    cpu/vga_display/clk_out1
    SLICE_X61Y111        FDRE                                         r  cpu/vga_display/vga_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456     2.071 r  cpu/vga_display/vga_reg[3]/Q
                         net (fo=1, routed)           3.680     5.751    vga_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     9.302 r  vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.302    vga[3]
    D8                                                                r  vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.003ns (52.080%)  route 3.683ns (47.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.598     1.600    cpu/vga_display/clk_out1
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.456     2.056 r  cpu/vga_display/vga_reg[0]/Q
                         net (fo=1, routed)           3.683     5.739    vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     9.286 r  vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.286    vga[0]
    B7                                                                r  vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 4.001ns (52.417%)  route 3.632ns (47.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.617     1.619    cpu/vga_display/clk_out1
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/vga_display/vga_reg[5]/Q
                         net (fo=1, routed)           3.632     5.707    vga_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.545     9.251 r  vga_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.251    vga[5]
    A5                                                                r  vga[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.007ns (53.911%)  route 3.426ns (46.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.602     1.604    cpu/vga_display/clk_out1
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.456     2.060 r  cpu/vga_display/vga_reg[1]/Q
                         net (fo=1, routed)           3.426     5.486    vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     9.037 r  vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.037    vga[1]
    C7                                                                r  vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.268ns  (logic 3.979ns (54.751%)  route 3.289ns (45.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.607     1.609    cpu/vga_display/clk_out1
    SLICE_X61Y117        FDRE                                         r  cpu/vga_display/vga_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  cpu/vga_display/vga_reg[2]/Q
                         net (fo=1, routed)           3.289     5.354    vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523     8.877 r  vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.877    vga[2]
    D7                                                                r  vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 3.991ns (55.172%)  route 3.243ns (44.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X68Y120        FDRE                                         r  cpu/vga_display/vga_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/vga_reg[10]/Q
                         net (fo=1, routed)           3.243     5.307    vga_OBUF[10]
    C5                   OBUF (Prop_obuf_I_O)         3.535     8.842 r  vga_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.842    vga[10]
    C5                                                                r  vga[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.002ns (55.634%)  route 3.192ns (44.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.605     1.607    cpu/vga_display/clk_out1
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_fdre_C_Q)         0.456     2.063 r  cpu/vga_display/vga_reg[7]/Q
                         net (fo=1, routed)           3.192     5.255    vga_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.546     8.801 r  vga_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.801    vga[7]
    A6                                                                r  vga[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.395ns (60.179%)  route 0.923ns (39.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.554     0.556    cpu/vga_display/clk_out1
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cpu/vga_display/vga_reg[8]/Q
                         net (fo=1, routed)           0.923     1.620    vga_OBUF[8]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.875 r  vga_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.875    vga[8]
    A3                                                                r  vga[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.393ns (59.490%)  route 0.949ns (40.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.554     0.556    cpu/vga_display/clk_out1
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cpu/vga_display/vga_reg[11]/Q
                         net (fo=1, routed)           0.949     1.645    vga_OBUF[11]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.898 r  vga_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.898    vga[11]
    A4                                                                r  vga[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.390ns (58.905%)  route 0.970ns (41.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.558     0.560    cpu/vga_display/clk_out1
    SLICE_X69Y117        FDRE                                         r  cpu/vga_display/vga_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cpu/vga_display/vga_reg[9]/Q
                         net (fo=1, routed)           0.970     1.670    vga_OBUF[9]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.919 r  vga_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.919    vga[9]
    B4                                                                r  vga[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.388ns (56.336%)  route 1.076ns (43.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.556     0.558    cpu/vga_display/clk_out1
    SLICE_X69Y119        FDRE                                         r  cpu/vga_display/vga_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  cpu/vga_display/vga_reg[6]/Q
                         net (fo=1, routed)           1.076     1.775    vga_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.022 r  vga_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.022    vga[6]
    B6                                                                r  vga[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.388ns (56.203%)  route 1.082ns (43.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.554     0.556    cpu/vga_display/clk_out1
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cpu/vga_display/vga_reg[7]/Q
                         net (fo=1, routed)           1.082     1.778    vga_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.026 r  vga_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.026    vga[7]
    A6                                                                r  vga[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.377ns (55.128%)  route 1.121ns (44.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.555     0.557    cpu/vga_display/clk_out1
    SLICE_X68Y120        FDRE                                         r  cpu/vga_display/vga_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  cpu/vga_display/vga_reg[10]/Q
                         net (fo=1, routed)           1.121     1.819    vga_OBUF[10]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.055 r  vga_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.055    vga[10]
    C5                                                                r  vga[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.365ns (53.857%)  route 1.170ns (46.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.556     0.558    cpu/vga_display/clk_out1
    SLICE_X61Y117        FDRE                                         r  cpu/vga_display/vga_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  cpu/vga_display/vga_reg[2]/Q
                         net (fo=1, routed)           1.170     1.869    vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.093 r  vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.093    vga[2]
    D7                                                                r  vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.393ns (53.355%)  route 1.218ns (46.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.552     0.554    cpu/vga_display/clk_out1
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  cpu/vga_display/vga_reg[1]/Q
                         net (fo=1, routed)           1.218     1.912    vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.164 r  vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.164    vga[1]
    C7                                                                r  vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.386ns (51.826%)  route 1.289ns (48.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.563     0.565    cpu/vga_display/clk_out1
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cpu/vga_display/vga_reg[5]/Q
                         net (fo=1, routed)           1.289     1.994    vga_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.240 r  vga_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.240    vga[5]
    A5                                                                r  vga[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.389ns (50.794%)  route 1.345ns (49.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.551     0.553    cpu/vga_display/clk_out1
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  cpu/vga_display/vga_reg[0]/Q
                         net (fo=1, routed)           1.345     2.039    vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     3.287 r  vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.287    vga[0]
    B7                                                                r  vga[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809    26.809    cpu/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    cpu/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    25.002 f  cpu/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    cpu/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    cpu/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ram/mem_reg_2944_3071_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.990ns  (logic 2.612ns (37.366%)  route 4.378ns (62.634%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_2944_3071_8_8/DP.LOW/CLK
    SLICE_X84Y72         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_2944_3071_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_2944_3071_8_8/DPO0
    SLICE_X84Y72         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_2944_3071_8_8/F7.DP/O
                         net (fo=1, routed)           1.063     2.589    cpu/ram/mem_reg_2944_3071_8_8_n_0
    SLICE_X79Y70         LUT6 (Prop_lut6_I0_O)        0.297     2.886 r  cpu/ram/vga[8]_i_37/O
                         net (fo=1, routed)           0.000     2.886    cpu/ram/vga[8]_i_37_n_0
    SLICE_X79Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     3.131 r  cpu/ram/vga_reg[8]_i_16/O
                         net (fo=1, routed)           0.000     3.131    cpu/ram/vga_reg[8]_i_16_n_0
    SLICE_X79Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     3.235 r  cpu/ram/vga_reg[8]_i_6/O
                         net (fo=1, routed)           1.141     4.376    cpu/ram/vga_reg[8]_i_6_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.316     4.692 r  cpu/ram/vga[8]_i_2/O
                         net (fo=1, routed)           2.174     6.866    cpu/vga_display/vga_reg[8]_0
    SLICE_X69Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  cpu/vga_display/vga[8]_i_1/O
                         net (fo=1, routed)           0.000     6.990    cpu/vga_display/vdata[8]
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.487     1.490    cpu/vga_display/clk_out1
    SLICE_X69Y121        FDRE                                         r  cpu/vga_display/vga_reg[8]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_1792_1919_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.862ns  (logic 2.574ns (37.510%)  route 4.288ns (62.490%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y68         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_1792_1919_7_7/DP.LOW/CLK
    SLICE_X84Y68         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_1792_1919_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_1792_1919_7_7/DPO0
    SLICE_X84Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_1792_1919_7_7/F7.DP/O
                         net (fo=1, routed)           1.236     2.762    cpu/ram/mem_reg_1792_1919_7_7_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I1_O)        0.297     3.059 r  cpu/ram/vga[7]_i_43/O
                         net (fo=1, routed)           0.000     3.059    cpu/ram/vga[7]_i_43_n_0
    SLICE_X77Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     3.276 r  cpu/ram/vga_reg[7]_i_19/O
                         net (fo=1, routed)           0.000     3.276    cpu/ram/vga_reg[7]_i_19_n_0
    SLICE_X77Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     3.370 r  cpu/ram/vga_reg[7]_i_7/O
                         net (fo=1, routed)           1.375     4.745    cpu/ram/vga_reg[7]_i_7_n_0
    SLICE_X68Y83         LUT6 (Prop_lut6_I5_O)        0.316     5.061 r  cpu/ram/vga[7]_i_2/O
                         net (fo=1, routed)           1.677     6.738    cpu/vga_display/vga_reg[7]_0
    SLICE_X68Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.862 r  cpu/vga_display/vga[7]_i_1/O
                         net (fo=1, routed)           0.000     6.862    cpu/vga_display/vdata[7]
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.487     1.490    cpu/vga_display/clk_out1
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_4864_4991_9_9/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.781ns  (logic 2.612ns (38.518%)  route 4.169ns (61.482%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_4864_4991_9_9/DP.LOW/CLK
    SLICE_X88Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_4864_4991_9_9/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_4864_4991_9_9/DPO0
    SLICE_X88Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_4864_4991_9_9/F7.DP/O
                         net (fo=1, routed)           1.098     2.624    cpu/ram/mem_reg_4864_4991_9_9_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I1_O)        0.297     2.921 r  cpu/ram/vga[9]_i_33/O
                         net (fo=1, routed)           0.000     2.921    cpu/ram/vga[9]_i_33_n_0
    SLICE_X85Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     3.166 r  cpu/ram/vga_reg[9]_i_14/O
                         net (fo=1, routed)           0.000     3.166    cpu/ram/vga_reg[9]_i_14_n_0
    SLICE_X85Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     3.270 r  cpu/ram/vga_reg[9]_i_5/O
                         net (fo=1, routed)           1.457     4.727    cpu/ram/vga_reg[9]_i_5_n_0
    SLICE_X69Y86         LUT6 (Prop_lut6_I1_O)        0.316     5.043 r  cpu/ram/vga[9]_i_2/O
                         net (fo=1, routed)           1.614     6.657    cpu/vga_display/vga_reg[9]_0
    SLICE_X69Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.781 r  cpu/vga_display/vga[9]_i_1/O
                         net (fo=1, routed)           0.000     6.781    cpu/vga_display/vdata[9]
    SLICE_X69Y117        FDRE                                         r  cpu/vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.491     1.494    cpu/vga_display/clk_out1
    SLICE_X69Y117        FDRE                                         r  cpu/vga_display/vga_reg[9]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_2944_3071_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 2.612ns (38.823%)  route 4.116ns (61.177%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_2944_3071_0_0/DP.LOW/CLK
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_2944_3071_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_2944_3071_0_0/DPO0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_2944_3071_0_0/F7.DP/O
                         net (fo=1, routed)           1.137     2.663    cpu/ram/mem_reg_2944_3071_0_0_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.297     2.960 r  cpu/ram/vga[0]_i_37/O
                         net (fo=1, routed)           0.000     2.960    cpu/ram/vga[0]_i_37_n_0
    SLICE_X35Y80         MUXF7 (Prop_muxf7_I1_O)      0.245     3.205 r  cpu/ram/vga_reg[0]_i_16/O
                         net (fo=1, routed)           0.000     3.205    cpu/ram/vga_reg[0]_i_16_n_0
    SLICE_X35Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     3.309 r  cpu/ram/vga_reg[0]_i_6/O
                         net (fo=1, routed)           1.430     4.739    cpu/ram/vga_reg[0]_i_6_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.316     5.055 r  cpu/ram/vga[0]_i_2/O
                         net (fo=1, routed)           1.549     6.604    cpu/vga_display/vga_reg[0]_0
    SLICE_X57Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  cpu/vga_display/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     6.728    cpu/vga_display/vdata[0]
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.480     1.483    cpu/vga_display/clk_out1
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_3456_3583_1_1/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.713ns  (logic 2.569ns (38.266%)  route 4.144ns (61.734%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_3456_3583_1_1/DP.LOW/CLK
    SLICE_X42Y72         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_3456_3583_1_1/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_3456_3583_1_1/DPO0
    SLICE_X42Y72         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_3456_3583_1_1/F7.DP/O
                         net (fo=1, routed)           0.958     2.484    cpu/ram/mem_reg_3456_3583_1_1_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.297     2.781 r  cpu/ram/vga[1]_i_38/O
                         net (fo=1, routed)           0.000     2.781    cpu/ram/vga[1]_i_38_n_0
    SLICE_X35Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     2.993 r  cpu/ram/vga_reg[1]_i_17/O
                         net (fo=1, routed)           0.000     2.993    cpu/ram/vga_reg[1]_i_17_n_0
    SLICE_X35Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     3.087 r  cpu/ram/vga_reg[1]_i_6/O
                         net (fo=1, routed)           1.418     4.505    cpu/ram/vga_reg[1]_i_6_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I3_O)        0.316     4.821 r  cpu/ram/vga[1]_i_2/O
                         net (fo=1, routed)           1.768     6.589    cpu/vga_display/vga_reg[1]_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.713 r  cpu/vga_display/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     6.713    cpu/vga_display/vdata[1]
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.484     1.487    cpu/vga_display/clk_out1
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_2304_2431_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.663ns  (logic 2.605ns (39.099%)  route 4.058ns (60.901%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_2304_2431_6_6/DP.LOW/CLK
    SLICE_X66Y68         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_2304_2431_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_2304_2431_6_6/DPO0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_2304_2431_6_6/F7.DP/O
                         net (fo=1, routed)           1.138     2.664    cpu/ram/mem_reg_2304_2431_6_6_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I1_O)        0.297     2.961 r  cpu/ram/vga[6]_i_36/O
                         net (fo=1, routed)           0.000     2.961    cpu/ram/vga[6]_i_36_n_0
    SLICE_X67Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     3.199 r  cpu/ram/vga_reg[6]_i_16/O
                         net (fo=1, routed)           0.000     3.199    cpu/ram/vga_reg[6]_i_16_n_0
    SLICE_X67Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     3.303 r  cpu/ram/vga_reg[6]_i_6/O
                         net (fo=1, routed)           0.994     4.298    cpu/ram/vga_reg[6]_i_6_n_0
    SLICE_X71Y81         LUT6 (Prop_lut6_I3_O)        0.316     4.614 r  cpu/ram/vga[6]_i_2/O
                         net (fo=1, routed)           1.925     6.539    cpu/vga_display/vga_reg[6]_0
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.663 r  cpu/vga_display/vga[6]_i_1/O
                         net (fo=1, routed)           0.000     6.663    cpu/vga_display/vdata[6]
    SLICE_X69Y119        FDRE                                         r  cpu/vga_display/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488     1.491    cpu/vga_display/clk_out1
    SLICE_X69Y119        FDRE                                         r  cpu/vga_display/vga_reg[6]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_896_1023_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 2.612ns (39.289%)  route 4.036ns (60.711%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_896_1023_4_4/DP.LOW/CLK
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_896_1023_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_896_1023_4_4/DPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_896_1023_4_4/F7.DP/O
                         net (fo=1, routed)           1.220     2.746    cpu/ram/mem_reg_896_1023_4_4_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.297     3.043 r  cpu/ram/vga[4]_i_41/O
                         net (fo=1, routed)           0.000     3.043    cpu/ram/vga[4]_i_41_n_0
    SLICE_X59Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.288 r  cpu/ram/vga_reg[4]_i_18/O
                         net (fo=1, routed)           0.000     3.288    cpu/ram/vga_reg[4]_i_18_n_0
    SLICE_X59Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.392 r  cpu/ram/vga_reg[4]_i_7/O
                         net (fo=1, routed)           1.232     4.624    cpu/ram/vga_reg[4]_i_7_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.316     4.940 r  cpu/ram/vga[4]_i_2/O
                         net (fo=1, routed)           1.584     6.524    cpu/vga_display/vga_reg[4]_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.648 r  cpu/vga_display/vga[4]_i_1/O
                         net (fo=1, routed)           0.000     6.648    cpu/vga_display/vdata[4]
    SLICE_X61Y107        FDRE                                         r  cpu/vga_display/vga_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.495     1.498    cpu/vga_display/clk_out1
    SLICE_X61Y107        FDRE                                         r  cpu/vga_display/vga_reg[4]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_7552_7679_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 2.569ns (39.410%)  route 3.950ns (60.590%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_7552_7679_3_3/DP.LOW/CLK
    SLICE_X42Y93         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_7552_7679_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_7552_7679_3_3/DPO0
    SLICE_X42Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_7552_7679_3_3/F7.DP/O
                         net (fo=1, routed)           1.015     2.541    cpu/ram/mem_reg_7552_7679_3_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.297     2.838 r  cpu/ram/vga[3]_i_30/O
                         net (fo=1, routed)           0.000     2.838    cpu/ram/vga[3]_i_30_n_0
    SLICE_X47Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     3.050 r  cpu/ram/vga_reg[3]_i_13/O
                         net (fo=1, routed)           0.000     3.050    cpu/ram/vga_reg[3]_i_13_n_0
    SLICE_X47Y89         MUXF8 (Prop_muxf8_I1_O)      0.094     3.144 r  cpu/ram/vga_reg[3]_i_4/O
                         net (fo=1, routed)           1.205     4.350    cpu/ram/vga_reg[3]_i_4_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.316     4.666 r  cpu/ram/vga[3]_i_2/O
                         net (fo=1, routed)           1.729     6.395    cpu/vga_display/vga_reg[3]_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  cpu/vga_display/vga[3]_i_1/O
                         net (fo=1, routed)           0.000     6.519    cpu/vga_display/vdata[3]
    SLICE_X61Y111        FDRE                                         r  cpu/vga_display/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.493     1.496    cpu/vga_display/clk_out1
    SLICE_X61Y111        FDRE                                         r  cpu/vga_display/vga_reg[3]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_3712_3839_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 2.574ns (39.524%)  route 3.939ns (60.476%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_3712_3839_5_5/DP.LOW/CLK
    SLICE_X58Y74         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_3712_3839_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_3712_3839_5_5/DPO0
    SLICE_X58Y74         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_3712_3839_5_5/F7.DP/O
                         net (fo=1, routed)           1.146     2.672    cpu/ram/mem_reg_3712_3839_5_5_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     2.969 r  cpu/ram/vga[5]_i_39/O
                         net (fo=1, routed)           0.000     2.969    cpu/ram/vga[5]_i_39_n_0
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     3.186 r  cpu/ram/vga_reg[5]_i_17/O
                         net (fo=1, routed)           0.000     3.186    cpu/ram/vga_reg[5]_i_17_n_0
    SLICE_X61Y71         MUXF8 (Prop_muxf8_I1_O)      0.094     3.280 r  cpu/ram/vga_reg[5]_i_6/O
                         net (fo=1, routed)           1.341     4.621    cpu/ram/vga_reg[5]_i_6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.316     4.937 r  cpu/ram/vga[5]_i_2/O
                         net (fo=1, routed)           1.452     6.389    cpu/vga_display/vga_reg[5]_0
    SLICE_X63Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  cpu/vga_display/vga[5]_i_1/O
                         net (fo=1, routed)           0.000     6.513    cpu/vga_display/vdata[5]
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.497     1.500    cpu/vga_display/clk_out1
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_1920_2047_2_2/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.448ns  (logic 2.574ns (39.922%)  route 3.874ns (60.078%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_1920_2047_2_2/DP.LOW/CLK
    SLICE_X50Y69         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/mem_reg_1920_2047_2_2/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    cpu/ram/mem_reg_1920_2047_2_2/DPO0
    SLICE_X50Y69         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  cpu/ram/mem_reg_1920_2047_2_2/F7.DP/O
                         net (fo=1, routed)           1.000     2.526    cpu/ram/mem_reg_1920_2047_2_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.297     2.823 r  cpu/ram/vga[2]_i_43/O
                         net (fo=1, routed)           0.000     2.823    cpu/ram/vga[2]_i_43_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     3.040 r  cpu/ram/vga_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     3.040    cpu/ram/vga_reg[2]_i_19_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     3.134 r  cpu/ram/vga_reg[2]_i_7/O
                         net (fo=1, routed)           1.433     4.567    cpu/ram/vga_reg[2]_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.316     4.883 r  cpu/ram/vga[2]_i_2/O
                         net (fo=1, routed)           1.441     6.324    cpu/vga_display/vga_reg[2]_0
    SLICE_X61Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.448 r  cpu/vga_display/vga[2]_i_1/O
                         net (fo=1, routed)           0.000     6.448    cpu/vga_display/vdata[2]
    SLICE_X61Y117        FDRE                                         r  cpu/vga_display/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.488     1.491    cpu/vga_display/clk_out1
    SLICE_X61Y117        FDRE                                         r  cpu/vga_display/vga_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ram/mem_reg_11264_11391_3_3/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.796ns (60.432%)  route 0.521ns (39.568%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_11264_11391_3_3/DP.LOW/CLK
    SLICE_X50Y115        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_11264_11391_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_11264_11391_3_3/DPO0
    SLICE_X50Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_11264_11391_3_3/F7.DP/O
                         net (fo=1, routed)           0.141     0.591    cpu/ram/mem_reg_11264_11391_3_3_n_0
    SLICE_X51Y116        LUT6 (Prop_lut6_I5_O)        0.108     0.699 r  cpu/ram/vga[3]_i_54/O
                         net (fo=1, routed)           0.000     0.699    cpu/ram/vga[3]_i_54_n_0
    SLICE_X51Y116        MUXF7 (Prop_muxf7_I0_O)      0.062     0.761 r  cpu/ram/vga_reg[3]_i_25/O
                         net (fo=1, routed)           0.000     0.761    cpu/ram/vga_reg[3]_i_25_n_0
    SLICE_X51Y116        MUXF8 (Prop_muxf8_I1_O)      0.019     0.780 r  cpu/ram/vga_reg[3]_i_10/O
                         net (fo=1, routed)           0.273     1.052    cpu/ram/vga_reg[3]_i_10_n_0
    SLICE_X61Y112        LUT6 (Prop_lut6_I3_O)        0.112     1.164 r  cpu/ram/vga[3]_i_3/O
                         net (fo=1, routed)           0.108     1.272    cpu/vga_display/vga_reg[3]_1
    SLICE_X61Y111        LUT6 (Prop_lut6_I5_O)        0.045     1.317 r  cpu/vga_display/vga[3]_i_1/O
                         net (fo=1, routed)           0.000     1.317    cpu/vga_display/vdata[3]
    SLICE_X61Y111        FDRE                                         r  cpu/vga_display/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.831     0.832    cpu/vga_display/clk_out1
    SLICE_X61Y111        FDRE                                         r  cpu/vga_display/vga_reg[3]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_11904_12031_2_2/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.799ns (59.294%)  route 0.549ns (40.706%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_11904_12031_2_2/DP.LOW/CLK
    SLICE_X50Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_11904_12031_2_2/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_11904_12031_2_2/DPO0
    SLICE_X50Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_11904_12031_2_2/F7.DP/O
                         net (fo=1, routed)           0.140     0.590    cpu/ram/mem_reg_11904_12031_2_2_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I3_O)        0.108     0.698 r  cpu/ram/vga[2]_i_55/O
                         net (fo=1, routed)           0.000     0.698    cpu/ram/vga[2]_i_55_n_0
    SLICE_X51Y122        MUXF7 (Prop_muxf7_I1_O)      0.065     0.763 r  cpu/ram/vga_reg[2]_i_25/O
                         net (fo=1, routed)           0.000     0.763    cpu/ram/vga_reg[2]_i_25_n_0
    SLICE_X51Y122        MUXF8 (Prop_muxf8_I1_O)      0.019     0.782 r  cpu/ram/vga_reg[2]_i_10/O
                         net (fo=1, routed)           0.274     1.055    cpu/ram/vga_reg[2]_i_10_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I3_O)        0.112     1.167 r  cpu/ram/vga[2]_i_3/O
                         net (fo=1, routed)           0.135     1.303    cpu/vga_display/vga_reg[2]_1
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.045     1.348 r  cpu/vga_display/vga[2]_i_1/O
                         net (fo=1, routed)           0.000     1.348    cpu/vga_display/vdata[2]
    SLICE_X61Y117        FDRE                                         r  cpu/vga_display/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.824     0.826    cpu/vga_display/clk_out1
    SLICE_X61Y117        FDRE                                         r  cpu/vga_display/vga_reg[2]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_9728_9855_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.799ns (58.002%)  route 0.579ns (41.998%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_9728_9855_5_5/DP.LOW/CLK
    SLICE_X60Y104        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_9728_9855_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_9728_9855_5_5/DPO0
    SLICE_X60Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_9728_9855_5_5/F7.DP/O
                         net (fo=1, routed)           0.111     0.561    cpu/ram/mem_reg_9728_9855_5_5_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.108     0.669 r  cpu/ram/vga[5]_i_59/O
                         net (fo=1, routed)           0.000     0.669    cpu/ram/vga[5]_i_59_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.065     0.734 r  cpu/ram/vga_reg[5]_i_27/O
                         net (fo=1, routed)           0.000     0.734    cpu/ram/vga_reg[5]_i_27_n_0
    SLICE_X61Y105        MUXF8 (Prop_muxf8_I1_O)      0.019     0.753 r  cpu/ram/vga_reg[5]_i_11/O
                         net (fo=1, routed)           0.297     1.050    cpu/ram/vga_reg[5]_i_11_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I5_O)        0.112     1.162 r  cpu/ram/vga[5]_i_3/O
                         net (fo=1, routed)           0.170     1.333    cpu/vga_display/vga_reg[5]_1
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.378 r  cpu/vga_display/vga[5]_i_1/O
                         net (fo=1, routed)           0.000     1.378    cpu/vga_display/vdata[5]
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.833     0.835    cpu/vga_display/clk_out1
    SLICE_X63Y108        FDRE                                         r  cpu/vga_display/vga_reg[5]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_15616_15743_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.796ns (57.220%)  route 0.595ns (42.780%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_15616_15743_6_6/DP.LOW/CLK
    SLICE_X78Y120        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_15616_15743_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_15616_15743_6_6/DPO0
    SLICE_X78Y120        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_15616_15743_6_6/F7.DP/O
                         net (fo=1, routed)           0.112     0.562    cpu/ram/mem_reg_15616_15743_6_6_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I1_O)        0.108     0.670 r  cpu/ram/vga[6]_i_46/O
                         net (fo=1, routed)           0.000     0.670    cpu/ram/vga[6]_i_46_n_0
    SLICE_X81Y119        MUXF7 (Prop_muxf7_I0_O)      0.062     0.732 r  cpu/ram/vga_reg[6]_i_21/O
                         net (fo=1, routed)           0.000     0.732    cpu/ram/vga_reg[6]_i_21_n_0
    SLICE_X81Y119        MUXF8 (Prop_muxf8_I1_O)      0.019     0.751 r  cpu/ram/vga_reg[6]_i_8/O
                         net (fo=1, routed)           0.348     1.099    cpu/ram/vga_reg[6]_i_8_n_0
    SLICE_X69Y119        LUT6 (Prop_lut6_I0_O)        0.112     1.211 r  cpu/ram/vga[6]_i_3/O
                         net (fo=1, routed)           0.135     1.346    cpu/vga_display/vga_reg[6]_1
    SLICE_X69Y119        LUT6 (Prop_lut6_I5_O)        0.045     1.391 r  cpu/vga_display/vga[6]_i_1/O
                         net (fo=1, routed)           0.000     1.391    cpu/vga_display/vdata[6]
    SLICE_X69Y119        FDRE                                         r  cpu/vga_display/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.826     0.827    cpu/vga_display/clk_out1
    SLICE_X69Y119        FDRE                                         r  cpu/vga_display/vga_reg[6]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_9216_9343_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.796ns (57.120%)  route 0.598ns (42.880%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y127        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_9216_9343_7_7/DP.LOW/CLK
    SLICE_X58Y127        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_9216_9343_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_9216_9343_7_7/DPO0
    SLICE_X58Y127        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_9216_9343_7_7/F7.DP/O
                         net (fo=1, routed)           0.098     0.548    cpu/ram/mem_reg_9216_9343_7_7_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I5_O)        0.108     0.656 r  cpu/ram/vga[7]_i_58/O
                         net (fo=1, routed)           0.000     0.656    cpu/ram/vga[7]_i_58_n_0
    SLICE_X61Y128        MUXF7 (Prop_muxf7_I0_O)      0.062     0.718 r  cpu/ram/vga_reg[7]_i_27/O
                         net (fo=1, routed)           0.000     0.718    cpu/ram/vga_reg[7]_i_27_n_0
    SLICE_X61Y128        MUXF8 (Prop_muxf8_I1_O)      0.019     0.737 r  cpu/ram/vga_reg[7]_i_11/O
                         net (fo=1, routed)           0.386     1.123    cpu/ram/vga_reg[7]_i_11_n_0
    SLICE_X68Y122        LUT6 (Prop_lut6_I5_O)        0.112     1.235 r  cpu/ram/vga[7]_i_3/O
                         net (fo=1, routed)           0.114     1.349    cpu/vga_display/vga_reg[7]_1
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.394 r  cpu/vga_display/vga[7]_i_1/O
                         net (fo=1, routed)           0.000     1.394    cpu/vga_display/vdata[7]
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.824     0.826    cpu/vga_display/clk_out1
    SLICE_X68Y121        FDRE                                         r  cpu/vga_display/vga_reg[7]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_13312_13439_1_1/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.796ns (56.599%)  route 0.610ns (43.401%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_13312_13439_1_1/DP.LOW/CLK
    SLICE_X62Y128        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_13312_13439_1_1/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_13312_13439_1_1/DPO0
    SLICE_X62Y128        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_13312_13439_1_1/F7.DP/O
                         net (fo=1, routed)           0.113     0.563    cpu/ram/mem_reg_13312_13439_1_1_n_0
    SLICE_X63Y126        LUT6 (Prop_lut6_I5_O)        0.108     0.671 r  cpu/ram/vga[1]_i_50/O
                         net (fo=1, routed)           0.000     0.671    cpu/ram/vga[1]_i_50_n_0
    SLICE_X63Y126        MUXF7 (Prop_muxf7_I0_O)      0.062     0.733 r  cpu/ram/vga_reg[1]_i_23/O
                         net (fo=1, routed)           0.000     0.733    cpu/ram/vga_reg[1]_i_23_n_0
    SLICE_X63Y126        MUXF8 (Prop_muxf8_I1_O)      0.019     0.752 r  cpu/ram/vga_reg[1]_i_9/O
                         net (fo=1, routed)           0.240     0.992    cpu/ram/vga_reg[1]_i_9_n_0
    SLICE_X59Y126        LUT6 (Prop_lut6_I1_O)        0.112     1.104 r  cpu/ram/vga[1]_i_3/O
                         net (fo=1, routed)           0.257     1.361    cpu/vga_display/vga_reg[1]_1
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.406 r  cpu/vga_display/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     1.406    cpu/vga_display/vdata[1]
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.821     0.822    cpu/vga_display/clk_out1
    SLICE_X59Y121        FDRE                                         r  cpu/vga_display/vga_reg[1]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_9728_9855_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.799ns (52.726%)  route 0.716ns (47.274%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_9728_9855_4_4/DP.LOW/CLK
    SLICE_X50Y105        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_9728_9855_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_9728_9855_4_4/DPO0
    SLICE_X50Y105        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_9728_9855_4_4/F7.DP/O
                         net (fo=1, routed)           0.111     0.561    cpu/ram/mem_reg_9728_9855_4_4_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I5_O)        0.108     0.669 r  cpu/ram/vga[4]_i_59/O
                         net (fo=1, routed)           0.000     0.669    cpu/ram/vga[4]_i_59_n_0
    SLICE_X51Y106        MUXF7 (Prop_muxf7_I1_O)      0.065     0.734 r  cpu/ram/vga_reg[4]_i_27/O
                         net (fo=1, routed)           0.000     0.734    cpu/ram/vga_reg[4]_i_27_n_0
    SLICE_X51Y106        MUXF8 (Prop_muxf8_I1_O)      0.019     0.753 r  cpu/ram/vga_reg[4]_i_11/O
                         net (fo=1, routed)           0.374     1.126    cpu/ram/vga_reg[4]_i_11_n_0
    SLICE_X63Y107        LUT6 (Prop_lut6_I5_O)        0.112     1.238 r  cpu/ram/vga[4]_i_3/O
                         net (fo=1, routed)           0.232     1.470    cpu/vga_display/vga_reg[4]_1
    SLICE_X61Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.515 r  cpu/vga_display/vga[4]_i_1/O
                         net (fo=1, routed)           0.000     1.515    cpu/vga_display/vdata[4]
    SLICE_X61Y107        FDRE                                         r  cpu/vga_display/vga_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.831     0.833    cpu/vga_display/clk_out1
    SLICE_X61Y107        FDRE                                         r  cpu/vga_display/vga_reg[4]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_9728_9855_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.799ns (52.583%)  route 0.720ns (47.417%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_9728_9855_0_0/DP.LOW/CLK
    SLICE_X38Y130        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_9728_9855_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_9728_9855_0_0/DPO0
    SLICE_X38Y130        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_9728_9855_0_0/F7.DP/O
                         net (fo=1, routed)           0.109     0.559    cpu/ram/mem_reg_9728_9855_0_0_n_0
    SLICE_X39Y129        LUT6 (Prop_lut6_I5_O)        0.108     0.667 r  cpu/ram/vga[0]_i_59/O
                         net (fo=1, routed)           0.000     0.667    cpu/ram/vga[0]_i_59_n_0
    SLICE_X39Y129        MUXF7 (Prop_muxf7_I1_O)      0.065     0.732 r  cpu/ram/vga_reg[0]_i_27/O
                         net (fo=1, routed)           0.000     0.732    cpu/ram/vga_reg[0]_i_27_n_0
    SLICE_X39Y129        MUXF8 (Prop_muxf8_I1_O)      0.019     0.751 r  cpu/ram/vga_reg[0]_i_11/O
                         net (fo=1, routed)           0.302     1.053    cpu/ram/vga_reg[0]_i_11_n_0
    SLICE_X57Y130        LUT6 (Prop_lut6_I5_O)        0.112     1.165 r  cpu/ram/vga[0]_i_3/O
                         net (fo=1, routed)           0.310     1.474    cpu/vga_display/vga_reg[0]_1
    SLICE_X57Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.519 r  cpu/vga_display/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     1.519    cpu/vga_display/vdata[0]
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.819     0.821    cpu/vga_display/clk_out1
    SLICE_X57Y121        FDRE                                         r  cpu/vga_display/vga_reg[0]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_9728_9855_9_9/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.799ns (50.548%)  route 0.782ns (49.452%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y141        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_9728_9855_9_9/DP.LOW/CLK
    SLICE_X66Y141        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_9728_9855_9_9/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_9728_9855_9_9/DPO0
    SLICE_X66Y141        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_9728_9855_9_9/F7.DP/O
                         net (fo=1, routed)           0.115     0.565    cpu/ram/mem_reg_9728_9855_9_9_n_0
    SLICE_X67Y143        LUT6 (Prop_lut6_I5_O)        0.108     0.673 r  cpu/ram/vga[9]_i_59/O
                         net (fo=1, routed)           0.000     0.673    cpu/ram/vga[9]_i_59_n_0
    SLICE_X67Y143        MUXF7 (Prop_muxf7_I1_O)      0.065     0.738 r  cpu/ram/vga_reg[9]_i_27/O
                         net (fo=1, routed)           0.000     0.738    cpu/ram/vga_reg[9]_i_27_n_0
    SLICE_X67Y143        MUXF8 (Prop_muxf8_I1_O)      0.019     0.757 r  cpu/ram/vga_reg[9]_i_11/O
                         net (fo=1, routed)           0.179     0.936    cpu/ram/vga_reg[9]_i_11_n_0
    SLICE_X69Y139        LUT6 (Prop_lut6_I5_O)        0.112     1.048 r  cpu/ram/vga[9]_i_3/O
                         net (fo=1, routed)           0.487     1.536    cpu/vga_display/vga_reg[9]_1
    SLICE_X69Y117        LUT6 (Prop_lut6_I5_O)        0.045     1.581 r  cpu/vga_display/vga[9]_i_1/O
                         net (fo=1, routed)           0.000     1.581    cpu/vga_display/vdata[9]
    SLICE_X69Y117        FDRE                                         r  cpu/vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    cpu/vga_display/clk_out1
    SLICE_X69Y117        FDRE                                         r  cpu/vga_display/vga_reg[9]/C

Slack:                    inf
  Source:                 cpu/ram/mem_reg_512_639_10_10/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.812ns (50.534%)  route 0.795ns (49.466%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMD64E                      0.000     0.000 r  cpu/ram/mem_reg_512_639_10_10/DP.LOW/CLK
    SLICE_X70Y100        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/mem_reg_512_639_10_10/DP.LOW/O
                         net (fo=1, routed)           0.000     0.388    cpu/ram/mem_reg_512_639_10_10/DPO0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     0.450 r  cpu/ram/mem_reg_512_639_10_10/F7.DP/O
                         net (fo=1, routed)           0.107     0.557    cpu/ram/mem_reg_512_639_10_10_n_0
    SLICE_X71Y101        LUT6 (Prop_lut6_I5_O)        0.108     0.665 r  cpu/ram/vga[10]_i_41/O
                         net (fo=1, routed)           0.000     0.665    cpu/ram/vga[10]_i_41_n_0
    SLICE_X71Y101        MUXF7 (Prop_muxf7_I1_O)      0.074     0.739 r  cpu/ram/vga_reg[10]_i_18/O
                         net (fo=1, routed)           0.000     0.739    cpu/ram/vga_reg[10]_i_18_n_0
    SLICE_X71Y101        MUXF8 (Prop_muxf8_I0_O)      0.023     0.762 r  cpu/ram/vga_reg[10]_i_7/O
                         net (fo=1, routed)           0.158     0.919    cpu/ram/vga_reg[10]_i_7_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I5_O)        0.112     1.031 r  cpu/ram/vga[10]_i_2/O
                         net (fo=1, routed)           0.531     1.562    cpu/vga_display/vga_reg[10]_0
    SLICE_X68Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.607 r  cpu/vga_display/vga[10]_i_1/O
                         net (fo=1, routed)           0.000     1.607    cpu/vga_display/vdata[10]
    SLICE_X68Y120        FDRE                                         r  cpu/vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.825     0.826    cpu/vga_display/clk_out1
    SLICE_X68Y120        FDRE                                         r  cpu/vga_display/vga_reg[10]/C





