OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/usb/runs/prueba16/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/usb/runs/prueba16/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/usb/runs/prueba16/tmp/routing/19-fill.def
[INFO ODB-0128] Design: usb
[INFO ODB-0130]     Created 46 pins.
[INFO ODB-0131]     Created 3559 components and 17014 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 13492 connections.
[INFO ODB-0133]     Created 1032 nets and 3522 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/usb/runs/prueba16/tmp/routing/19-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   usb
Die area:                 ( 0 0 ) ( 175225 185945 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     3559
Number of terminals:      46
Number of snets:          2
Number of nets:           1032

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 194.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 45011.
[INFO DRT-0033] mcon shape region query size = 44234.
[INFO DRT-0033] met1 shape region query size = 10957.
[INFO DRT-0033] via shape region query size = 1220.
[INFO DRT-0033] met2 shape region query size = 754.
[INFO DRT-0033] via2 shape region query size = 976.
[INFO DRT-0033] met3 shape region query size = 754.
[INFO DRT-0033] via3 shape region query size = 976.
[INFO DRT-0033] met4 shape region query size = 292.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 741 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 186 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1011 groups.
#scanned instances     = 3559
#unique  instances     = 194
#stdCellGenAp          = 5556
#stdCellValidPlanarAp  = 26
#stdCellValidViaAp     = 4360
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3522
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 111.11 (MB), peak = 111.11 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     7617

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 26 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2863.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2375.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1241.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 29.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4107 vertical wires in 1 frboxes and 2404 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 502 vertical wires in 1 frboxes and 712 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.59 (MB), peak = 125.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.62 (MB), peak = 125.62 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 221.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 265.21 (MB).
    Completing 30% with 79 violations.
    elapsed time = 00:00:02, memory = 265.46 (MB).
    Completing 40% with 79 violations.
    elapsed time = 00:00:02, memory = 270.88 (MB).
    Completing 50% with 79 violations.
    elapsed time = 00:00:04, memory = 270.95 (MB).
    Completing 60% with 194 violations.
    elapsed time = 00:00:05, memory = 270.95 (MB).
    Completing 70% with 194 violations.
    elapsed time = 00:00:06, memory = 281.05 (MB).
    Completing 80% with 265 violations.
    elapsed time = 00:00:06, memory = 281.10 (MB).
    Completing 90% with 265 violations.
    elapsed time = 00:00:07, memory = 281.10 (MB).
    Completing 100% with 355 violations.
    elapsed time = 00:00:08, memory = 281.10 (MB).
[INFO DRT-0199]   Number of violations = 612.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:08, memory = 568.06 (MB), peak = 568.06 (MB)
Total wire length = 30160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15480 um.
Total wire length on LAYER met2 = 14074 um.
Total wire length on LAYER met3 = 455 um.
Total wire length on LAYER met4 = 149 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7398.
Up-via summary (total 7398):.

-----------------------
 FR_MASTERSLICE       0
            li1    3396
           met1    3947
           met2      49
           met3       6
           met4       0
-----------------------
                   7398


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 612 violations.
    elapsed time = 00:00:00, memory = 568.25 (MB).
    Completing 20% with 612 violations.
    elapsed time = 00:00:01, memory = 568.25 (MB).
    Completing 30% with 529 violations.
    elapsed time = 00:00:01, memory = 568.25 (MB).
    Completing 40% with 529 violations.
    elapsed time = 00:00:02, memory = 568.25 (MB).
    Completing 50% with 529 violations.
    elapsed time = 00:00:03, memory = 568.25 (MB).
    Completing 60% with 421 violations.
    elapsed time = 00:00:04, memory = 568.25 (MB).
    Completing 70% with 421 violations.
    elapsed time = 00:00:05, memory = 568.25 (MB).
    Completing 80% with 279 violations.
    elapsed time = 00:00:05, memory = 568.25 (MB).
    Completing 90% with 279 violations.
    elapsed time = 00:00:06, memory = 569.28 (MB).
    Completing 100% with 100 violations.
    elapsed time = 00:00:07, memory = 570.05 (MB).
[INFO DRT-0199]   Number of violations = 100.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 570.05 (MB), peak = 570.05 (MB)
Total wire length = 29894 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15426 um.
Total wire length on LAYER met2 = 13850 um.
Total wire length on LAYER met3 = 467 um.
Total wire length on LAYER met4 = 150 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7329.
Up-via summary (total 7329):.

-----------------------
 FR_MASTERSLICE       0
            li1    3393
           met1    3873
           met2      57
           met3       6
           met4       0
-----------------------
                   7329


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 100 violations.
    elapsed time = 00:00:00, memory = 570.06 (MB).
    Completing 20% with 100 violations.
    elapsed time = 00:00:00, memory = 570.06 (MB).
    Completing 30% with 100 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:01, memory = 570.09 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:02, memory = 570.09 (MB).
    Completing 60% with 116 violations.
    elapsed time = 00:00:02, memory = 570.09 (MB).
    Completing 70% with 129 violations.
    elapsed time = 00:00:02, memory = 570.09 (MB).
    Completing 80% with 129 violations.
    elapsed time = 00:00:04, memory = 570.09 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:00:05, memory = 570.09 (MB).
    Completing 100% with 153 violations.
    elapsed time = 00:00:07, memory = 570.09 (MB).
[INFO DRT-0199]   Number of violations = 153.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 570.09 (MB), peak = 570.09 (MB)
Total wire length = 29858 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15491 um.
Total wire length on LAYER met2 = 13849 um.
Total wire length on LAYER met3 = 370 um.
Total wire length on LAYER met4 = 146 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7302.
Up-via summary (total 7302):.

-----------------------
 FR_MASTERSLICE       0
            li1    3393
           met1    3856
           met2      47
           met3       6
           met4       0
-----------------------
                   7302


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 153 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 20% with 153 violations.
    elapsed time = 00:00:05, memory = 570.09 (MB).
    Completing 30% with 141 violations.
    elapsed time = 00:00:05, memory = 570.09 (MB).
    Completing 40% with 141 violations.
    elapsed time = 00:00:06, memory = 570.09 (MB).
    Completing 50% with 141 violations.
    elapsed time = 00:00:07, memory = 570.09 (MB).
    Completing 60% with 118 violations.
    elapsed time = 00:00:08, memory = 570.09 (MB).
    Completing 70% with 118 violations.
    elapsed time = 00:00:09, memory = 570.09 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:09, memory = 570.09 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:10, memory = 570.09 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:11, memory = 570.09 (MB).
[INFO DRT-0199]   Number of violations = 30.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:11, memory = 570.09 (MB), peak = 578.85 (MB)
Total wire length = 29794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14927 um.
Total wire length on LAYER met2 = 13863 um.
Total wire length on LAYER met3 = 856 um.
Total wire length on LAYER met4 = 146 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7379.
Up-via summary (total 7379):.

-----------------------
 FR_MASTERSLICE       0
            li1    3393
           met1    3864
           met2     116
           met3       6
           met4       0
-----------------------
                   7379


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 570.09 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 570.09 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 570.09 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 570.09 (MB), peak = 578.85 (MB)
Total wire length = 29781 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14864 um.
Total wire length on LAYER met2 = 13874 um.
Total wire length on LAYER met3 = 896 um.
Total wire length on LAYER met4 = 146 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7396.
Up-via summary (total 7396):.

-----------------------
 FR_MASTERSLICE       0
            li1    3393
           met1    3868
           met2     129
           met3       6
           met4       0
-----------------------
                   7396


[INFO DRT-0198] Complete detail routing.
Total wire length = 29781 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14864 um.
Total wire length on LAYER met2 = 13874 um.
Total wire length on LAYER met3 = 896 um.
Total wire length on LAYER met4 = 146 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7396.
Up-via summary (total 7396):.

-----------------------
 FR_MASTERSLICE       0
            li1    3393
           met1    3868
           met2     129
           met3       6
           met4       0
-----------------------
                   7396


[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:36, memory = 570.09 (MB), peak = 578.85 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/usb/runs/prueba16/results/routing/usb.def
