
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001250                       # Number of seconds simulated
sim_ticks                                  1249933149                       # Number of ticks simulated
final_tick                                 1249933149                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52297                       # Simulator instruction rate (inst/s)
host_op_rate                                   100367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31034259                       # Simulator tick rate (ticks/s)
host_mem_usage                                2399756                       # Number of bytes of host memory used
host_seconds                                    40.28                       # Real time elapsed on the host
sim_insts                                     2106310                       # Number of instructions simulated
sim_ops                                       4042384                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst            259712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            264064                       # Number of bytes read from this memory
system.physmem.bytes_read::total               523776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       259712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          259712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        21312                       # Number of bytes written to this memory
system.physmem.bytes_written::total             21312                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               4058                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               4126                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8184                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             333                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  333                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            207780712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            211262498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               419043211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       207780712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          207780712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17050512                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17050512                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17050512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           207780712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           211262498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              436093723                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    436093723                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                4833                       # Transaction distribution
system.membus.trans_dist::ReadResp               4833                       # Transaction distribution
system.membus.trans_dist::Writeback               333                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3351                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        16707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16707                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.physmem.port       545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total       545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 545088                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             4379162                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26998048                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.l2.tags.replacements                       736                       # number of replacements
system.l2.tags.tagsinuse                  5483.296263                       # Cycle average of tags in use
system.l2.tags.total_refs                       87605                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.743807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2223.849127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2764.125135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        495.322000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.271466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.337418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.060464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.669348                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3442                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.905518                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    848383                       # Number of tag accesses
system.l2.tags.data_accesses                   848383                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                56537                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                16436                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   72973                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18331                       # number of Writeback hits
system.l2.Writeback_hits::total                 18331                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               4540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4540                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 56537                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 20976                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77513                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                56537                       # number of overall hits
system.l2.overall_hits::cpu.data                20976                       # number of overall hits
system.l2.overall_hits::total                   77513                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               4059                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                775                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4834                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3351                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                4059                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4126                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8185                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4059                       # number of overall misses
system.l2.overall_misses::cpu.data               4126                       # number of overall misses
system.l2.overall_misses::total                  8185                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    182336648                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     35528300                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       217864948                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data        44592                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        44592                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    149564418                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     149564418                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     182336648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     185092718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        367429366                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    182336648                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    185092718                       # number of overall miss cycles
system.l2.overall_miss_latency::total       367429366                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            60596                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            17211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               77807                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18331                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18331                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7891                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             60596                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             25102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85698                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            60596                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            25102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85698                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.066985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.045029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.062128                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.250000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.424661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.424661                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.066985                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.164369                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095510                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.066985                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.164369                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095510                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 44921.568859                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 45842.967742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45069.290029                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data        14864                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        14864                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 44632.771710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44632.771710                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 44921.568859                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 44860.086767                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44890.576176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 44921.568859                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 44860.086767                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44890.576176                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  333                       # number of writebacks
system.l2.writebacks::total                       333                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          4059                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           775                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4834                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3351                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8185                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    150163852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29386720                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    179550572                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       109980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       109980                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    122985426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    122985426                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    150163852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    152372146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    302535998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    150163852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    152372146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    302535998                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.066985                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.045029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.062128                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.424661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.424661                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.066985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.164369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.066985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.164369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095510                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 36995.282582                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 37918.348387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 37143.270997                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        36660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        36660                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 36701.111907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36701.111907                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 36995.282582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 36929.749394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36962.247770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 36995.282582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 36929.749394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36962.247770                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5327337710                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              77823                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             77822                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            18331                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7891                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       121207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        68559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                189766                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3878080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2779712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total            6657792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus               6657792                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus            1024                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy           46859759                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          60689663                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          25208046                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.cpu.branchPred.lookups                  795797                       # Number of BP lookups
system.cpu.branchPred.condPredicted            795797                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             76914                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               607562                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  340361                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.020785                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   51479                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               8618                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                          3753577                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1566757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3369748                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      795797                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             391840                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1080593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  327798                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 446166                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           751                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    553956                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 37963                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3344713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.943638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.139181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2287976     68.41%     68.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57233      1.71%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54097      1.62%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76184      2.28%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    78239      2.34%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   102265      3.06%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    78259      2.34%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    70583      2.11%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   539877     16.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3344713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212010                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.897743                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1659079                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                413701                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    987177                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 34535                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 250221                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6276992                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 250221                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1722076                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  282606                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    955495                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                133028                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6069849                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   681                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14700                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 99810                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             6729433                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15154557                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8699715                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             63445                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4506484                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2222949                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 96                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             94                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    373786                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               705492                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              442796                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28419                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25325                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5656751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1680                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5207598                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12616                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1521419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2062159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1048                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3344713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.556964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.083413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1785359     53.38%     53.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              320535      9.58%     62.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              289705      8.66%     71.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              257007      7.68%     79.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              251923      7.53%     86.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              197632      5.91%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              166678      4.98%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               66280      1.98%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9594      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3344713                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   31939     78.04%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   206      0.50%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3167      7.74%     86.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5612     13.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             42287      0.81%      0.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4086883     78.48%     79.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  177      0.00%     79.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   558      0.01%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24074      0.46%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               650142     12.48%     92.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              403477      7.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5207598                       # Type of FU issued
system.cpu.iq.rate                           1.387369                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       40924                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007859                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           13750804                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7129546                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4972241                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               62645                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              50875                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        28905                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5174803                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   31432                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            44481                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       203308                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          690                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          579                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       112686                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            95                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 250221                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  203766                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3796                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5658431                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             17830                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                705492                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               442796                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 85                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1587                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   168                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            579                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          32950                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55483                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                88433                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5054921                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                627194                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            152677                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1015481                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   570987                       # Number of branches executed
system.cpu.iew.exec_stores                     388287                       # Number of stores executed
system.cpu.iew.exec_rate                     1.346694                       # Inst execution rate
system.cpu.iew.wb_sent                        5024404                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5001146                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3486559                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5332971                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.332368                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.653774                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1616419                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77017                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3094492                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.306316                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.237656                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1929193     62.34%     62.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       314925     10.18%     72.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183701      5.94%     78.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243744      7.88%     86.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       110234      3.56%     89.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60344      1.95%     91.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        49214      1.59%     93.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34211      1.11%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       168926      5.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3094492                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2106310                       # Number of instructions committed
system.cpu.commit.committedOps                4042384                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         832294                       # Number of memory references committed
system.cpu.commit.loads                        502184                       # Number of loads committed
system.cpu.commit.membars                         600                       # Number of memory barriers committed
system.cpu.commit.branches                     490447                       # Number of branches committed
system.cpu.commit.fp_insts                      22091                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4004544                       # Number of committed integer instructions.
system.cpu.commit.function_calls                33884                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                168926                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      8584369                       # The number of ROB reads
system.cpu.rob.rob_writes                    11568908                       # The number of ROB writes
system.cpu.timesIdled                           28059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          408864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2106310                       # Number of Instructions Simulated
system.cpu.committedOps                       4042384                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               2106310                       # Number of Instructions Simulated
system.cpu.cpi                               1.782063                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.782063                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.561147                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.561147                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7001735                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4004971                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     46100                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23669                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2714541                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1511961                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2311911                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             60091                       # number of replacements
system.cpu.icache.tags.tagsinuse           498.343986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              487129                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             60599                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.038565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         204619812                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   498.343986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.973328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1168521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1168521                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       487130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          487130                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        487130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           487130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       487130                       # number of overall hits
system.cpu.icache.overall_hits::total          487130                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        66825                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66825                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        66825                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66825                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        66825                       # number of overall misses
system.cpu.icache.overall_misses::total         66825                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    738011885                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    738011885                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    738011885                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    738011885                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    738011885                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    738011885                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       553955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       553955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       553955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       553955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       553955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       553955                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.120633                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.120633                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.120633                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.120633                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.120633                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.120633                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11043.948896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11043.948896                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11043.948896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11043.948896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11043.948896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11043.948896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1025                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.295455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6213                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6213                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6213                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6213                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6213                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6213                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        60612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        60612                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        60612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        60612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        60612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        60612                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    599812507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    599812507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    599812507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    599812507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    599812507                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    599812507                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.109417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.109417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.109417                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.109417                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.109417                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.109417                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  9895.936564                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9895.936564                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  9895.936564                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9895.936564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  9895.936564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9895.936564                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             24590                       # number of replacements
system.cpu.dcache.tags.tagsinuse           504.045352                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              872694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25102                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.765915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          63168405                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   504.045352                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1838752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1838752                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       550469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          550469                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       322213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         322213                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        872682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           872682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       872682                       # number of overall hits
system.cpu.dcache.overall_hits::total          872682                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26208                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7935                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        34143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        34143                       # number of overall misses
system.cpu.dcache.overall_misses::total         34143                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    259706146                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    259706146                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    196360127                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196360127                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    456066273                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    456066273                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    456066273                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    456066273                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       576677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       576677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       906825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       906825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       906825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       906825                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045447                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.024035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024035                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.037651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037651                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.037651                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037651                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9909.422543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9909.422543                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24746.077757                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24746.077757                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13357.533697                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13357.533697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13357.533697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13357.533697                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                59                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.728814                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        18331                       # number of writebacks
system.cpu.dcache.writebacks::total             18331                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         8992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8992                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9029                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        17216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17216                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         7898                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7898                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        25114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        25114                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25114                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    157465655                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    157465655                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    185234062                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    185234062                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    342699717                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    342699717                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    342699717                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    342699717                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027694                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9146.471596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9146.471596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23453.287161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23453.287161                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13645.763996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13645.763996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13645.763996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13645.763996                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
