Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id D43FAE8687
	for <lists+linux-kernel@lfdr.de>; Tue, 29 Oct 2019 12:18:52 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1733067AbfJ2LRV (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Tue, 29 Oct 2019 07:17:21 -0400
Received: from esa3.microchip.iphmx.com ([68.232.153.233]:7406 "EHLO
        esa3.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1732978AbfJ2LRP (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 29 Oct 2019 07:17:15 -0400
Received-SPF: Pass (esa3.microchip.iphmx.com: domain of
  Tudor.Ambarus@microchip.com designates 198.175.253.82 as
  permitted sender) identity=mailfrom;
  client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com;
  envelope-from="Tudor.Ambarus@microchip.com";
  x-sender="Tudor.Ambarus@microchip.com";
  x-conformance=spf_only; x-record-type="v=spf1";
  x-record-text="v=spf1 mx a:ushub1.microchip.com
  a:smtpout.microchip.com a:mx1.microchip.iphmx.com
  a:mx2.microchip.iphmx.com include:servers.mcsv.net
  include:mktomail.com include:spf.protection.outlook.com ~all"
Received-SPF: None (esa3.microchip.iphmx.com: no sender
  authenticity information available from domain of
  postmaster@email.microchip.com) identity=helo;
  client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com;
  envelope-from="Tudor.Ambarus@microchip.com";
  x-sender="postmaster@email.microchip.com";
  x-conformance=spf_only
Authentication-Results: esa3.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com
IronPort-SDR: palJFobaYFCGywSHXgRq/dmyEVmt9v8TrrzH3ciKJXgXVYgcOeWyXv3B7IUPHRe7cxJuT06XnU
 PrH/GH3cIM4o14NbZQVNZwsf2HSnSrczBPkAGxB36KOjs6IEz1vQnMSf0mZHC4yHSymSPaP9k0
 9GZJjTav29ygcmQhVlljX1f/HKKPgrvfcqP7H0o0ezVejPmlT9Ps8dR6NYMYPCiKui9dgVCrDy
 bWW0+ve3clD5ZqSkVMPiQtPYyqXPbTYcE95Xqv52j+IYaV3qBiffLfRcUbDdWJEu4+uZP84Z2h
 JRQ=
X-IronPort-AV: E=Sophos;i="5.68,243,1569308400"; 
   d="scan'208";a="54794565"
Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82])
  by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 29 Oct 2019 04:17:14 -0700
Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by
 chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.1.1713.5; Tue, 29 Oct 2019 04:17:14 -0700
Received: from NAM02-CY1-obe.outbound.protection.outlook.com (10.10.215.89) by
 email.microchip.com (10.10.87.152) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5
 via Frontend Transport; Tue, 29 Oct 2019 04:17:14 -0700
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=Ko/vz5VO4UibvBMx4eLkEdJdYHuI4/ywPeM7m5G+eEs7lQTwlh2+drOnbEmyflKaba9cvYQXgwSR6xfVcJoOz99J4b9i30wo+8RIJnkFUZGd58Ts9j51UdZoM1m74ClDrU0B0V2/It+1P3BnD25UhrprUkgxCCvtCINO843Uwfq9gOoQa/ZllMxA/tViWQsyZNd6edVi2vdTgsOanUpZhiG0XrieIdVmTnYwnfZpVmGVj3utlffvSdgEU5EfUNqFHjsDNFSHUHBbRDHjlY84enZNNIaPtcYuzQIr50CBree/JWrt5BZRZYVerAw9wvVAKj3eZq6ya6KEj+OfDZTdjg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=lHm53Qai7uwQjlwVnFlTxqfyqu3ARXKyxlwZaaGPeAo=;
 b=TBHUzuu3lRsIFsR7DnC8M+T8f0NnFIQOgc7bcFxz3ki7uedDrWmrl7ixUt/KhbdZFiLPGljW6DR/kmUM+WB0uG1Fka4UL5VHnoVTMK070OpnS15c7m0SGGCnoXrK3XM7UUuDE20X3vX/65kqQO9vB8roWugNysvkfpTsGLuZ7hfU/k3A1KfMgP7kTgspjTzzt9ToIIEkc4ypnaopB12DZ97JofC46xVQX2NvKkvnHBCwCFilNEerQrtrxZNjR4MDScXaDKlGq7z1TyrSRbl9x5fgFwcqI7edNosvUbj//I+AvitOwixXTqKWA4kgJX1jQLFN518HNseJWwm3TyN6tw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=microchip.com; dmarc=pass action=none
 header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=microchiptechnology.onmicrosoft.com;
 s=selector2-microchiptechnology-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=lHm53Qai7uwQjlwVnFlTxqfyqu3ARXKyxlwZaaGPeAo=;
 b=bC9GWJlgSvwG1iCtTDvP7ITgrt4KRiGT77hLXy7sJnAdHyXM9Fz/fbes9OzOqJSH8jVz94STjKO6sxOGyhlNNbdAuDl9Wk6wSTILMrUnbkZEN6rjd7p0fh8rflkt0U+aqs44K0FM3RWC+RMZ1fQfT8q3dynpjagOLweJHR+1D/o=
Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by
 MN2PR11MB3712.namprd11.prod.outlook.com (20.178.253.157) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2387.20; Tue, 29 Oct 2019 11:17:12 +0000
Received: from MN2PR11MB4448.namprd11.prod.outlook.com
 ([fe80::c09c:36c8:3301:4457]) by MN2PR11MB4448.namprd11.prod.outlook.com
 ([fe80::c09c:36c8:3301:4457%5]) with mapi id 15.20.2387.027; Tue, 29 Oct 2019
 11:17:12 +0000
From:   <Tudor.Ambarus@microchip.com>
To:     <miquel.raynal@bootlin.com>, <richard@nod.at>, <vigneshr@ti.com>,
        <boris.brezillon@collabora.com>
CC:     <linux-mtd@lists.infradead.org>, <linux-kernel@vger.kernel.org>,
        <Tudor.Ambarus@microchip.com>
Subject: [PATCH v3 15/32] mtd: spi-nor: Check for errors after each Register
 Operation
Thread-Topic: [PATCH v3 15/32] mtd: spi-nor: Check for errors after each
 Register Operation
Thread-Index: AQHVjkppKS3wm6HFREK56+6iD+phXA==
Date:   Tue, 29 Oct 2019 11:17:12 +0000
Message-ID: <20191029111615.3706-16-tudor.ambarus@microchip.com>
References: <20191029111615.3706-1-tudor.ambarus@microchip.com>
In-Reply-To: <20191029111615.3706-1-tudor.ambarus@microchip.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-clientproxiedby: LO2P265CA0376.GBRP265.PROD.OUTLOOK.COM
 (2603:10a6:600:a3::28) To MN2PR11MB4448.namprd11.prod.outlook.com
 (2603:10b6:208:193::29)
x-ms-exchange-messagesentrepresentingtype: 1
x-mailer: git-send-email 2.9.5
x-originating-ip: [83.166.207.93]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 128fcbb6-f510-4dcc-dc7f-08d75c618bbd
x-ms-traffictypediagnostic: MN2PR11MB3712:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <MN2PR11MB3712D15102DFD89565A3DE8EF0610@MN2PR11MB3712.namprd11.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:3383;
x-forefront-prvs: 0205EDCD76
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(346002)(366004)(396003)(136003)(376002)(39860400002)(189003)(199004)(107886003)(6512007)(316002)(110136005)(4326008)(2201001)(305945005)(6436002)(54906003)(7736002)(2906002)(66946007)(66476007)(66556008)(64756008)(66446008)(6116002)(3846002)(6486002)(5660300002)(36756003)(86362001)(11346002)(446003)(8936002)(81156014)(81166006)(50226002)(2616005)(186003)(476003)(256004)(478600001)(8676002)(25786009)(14454004)(486006)(66066001)(2501003)(26005)(99286004)(386003)(76176011)(52116002)(1076003)(102836004)(14444005)(71200400001)(71190400001)(6506007);DIR:OUT;SFP:1101;SCL:1;SRVR:MN2PR11MB3712;H:MN2PR11MB4448.namprd11.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;MX:1;A:1;
received-spf: None (protection.outlook.com: microchip.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: tQYaguxHD+xE8MO49Lq7Nkg1upmTKRlHbrrnTKLvripYHuPulRMv7CNYIESI5rXmx+j4riOrprOF4B9aiRd5jynirnsiRF1zJB3GrhbP2Ms5dxk7yAsGapu7zfvT/bnL3U05yUl1T/qnd0JkNQfJK0I7jLeSJwqdHgzxR5FoHOpeXc2yl5A+RMFlHdbsEwNPKqQcY9AmT/yA9+hAH1usYfUdhMWIbh9Cl9DAPd3Chey+g0NAVIJkHd0yqlUvVeyz76PEEOktLrVjeQKkBNJD3EDPNY24ZMuPfFSH/8py5FRyjye1WyDa6qpYliXE0F4JKB7AY9gQOyqppKtoPbvGCCf/cOdy4qOfq7gSkSrwkelu/I4TiJjLixxBBLELra8jdvmUTFedBHxhsT3r4/TQF2fTX7LCD/1WzTA54IHlfgJ1/1Hp3uer2RYgzc4Rj0hi
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 128fcbb6-f510-4dcc-dc7f-08d75c618bbd
X-MS-Exchange-CrossTenant-originalarrivaltime: 29 Oct 2019 11:17:12.3932
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: wMGVy/5jtDP53L/JHzDGjW4lJeFC4U5ktpRMhfwPGu9rwfSbk6hfyIiByifRJIBcQkOWdTKmhA7Fw0Mj1zsIKDrHyL66rryI6EbdB9dRC/o=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB3712
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Tudor Ambarus <tudor.ambarus@microchip.com>

Check for the return vales of each Register Operation.

Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
---
 drivers/mtd/spi-nor/spi-nor.c | 81 ++++++++++++++++++++++++++++++++-------=
----
 1 file changed, 60 insertions(+), 21 deletions(-)

diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 889fd77dbe96..21f01fdcfa16 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -595,11 +595,15 @@ static int st_micron_set_4byte(struct spi_nor *nor, b=
ool enable)
 {
 	int ret;
=20
-	spi_nor_write_enable(nor);
+	ret =3D=3D spi_nor_write_enable(nor);
+	if (ret)
+		return ret;
+
 	ret =3D macronix_set_4byte(nor, enable);
-	spi_nor_write_disable(nor);
+	if (ret)
+		return ret;
=20
-	return ret;
+	return spi_nor_write_disable(nor);
 }
=20
 static int spansion_set_4byte(struct spi_nor *nor, bool enable)
@@ -665,11 +669,15 @@ static int winbond_set_4byte(struct spi_nor *nor, boo=
l enable)
 	 * Register to be set to 1, so all 3-byte-address reads come from the
 	 * second 16M. We must clear the register to enable normal behavior.
 	 */
-	spi_nor_write_enable(nor);
+	ret =3D spi_nor_write_enable(nor);
+	if (ret)
+		return ret;
+
 	ret =3D spi_nor_write_ear(nor, 0);
-	spi_nor_write_disable(nor);
+	if (ret)
+		return ret;
=20
-	return ret;
+	return spi_nor_write_disable(nor);
 }
=20
 static int spi_nor_xread_sr(struct spi_nor *nor, u8 *sr)
@@ -855,7 +863,9 @@ static int spi_nor_write_sr_cr(struct spi_nor *nor, u8 =
*sr_cr)
 {
 	int ret;
=20
-	spi_nor_write_enable(nor);
+	ret =3D spi_nor_write_enable(nor);
+	if (ret)
+		return ret;
=20
 	if (nor->spimem) {
 		struct spi_mem_op op =3D
@@ -885,7 +895,10 @@ static int spi_nor_write_sr_and_check(struct spi_nor *=
nor, u8 status_new,
 {
 	int ret;
=20
-	spi_nor_write_enable(nor);
+	ret =3D spi_nor_write_enable(nor);
+	if (ret)
+		return ret;
+
 	ret =3D spi_nor_write_sr(nor, status_new);
 	if (ret)
 		return ret;
@@ -1393,7 +1406,9 @@ static int spi_nor_erase_multi_sectors(struct spi_nor=
 *nor, u64 addr, u32 len)
 	list_for_each_entry_safe(cmd, next, &erase_list, list) {
 		nor->erase_opcode =3D cmd->opcode;
 		while (cmd->count) {
-			spi_nor_write_enable(nor);
+			ret =3D spi_nor_write_enable(nor);
+			if (ret)
+				goto destroy_erase_cmd_list;
=20
 			ret =3D spi_nor_erase_sector(nor, addr);
 			if (ret)
@@ -1448,7 +1463,9 @@ static int spi_nor_erase(struct mtd_info *mtd, struct=
 erase_info *instr)
 	if (len =3D=3D mtd->size && !(nor->flags & SNOR_F_NO_OP_CHIP_ERASE)) {
 		unsigned long timeout;
=20
-		spi_nor_write_enable(nor);
+		ret =3D spi_nor_write_enable(nor);
+		if (ret)
+			goto erase_err;
=20
 		ret =3D spi_nor_erase_chip(nor);
 		if (ret)
@@ -1475,7 +1492,9 @@ static int spi_nor_erase(struct mtd_info *mtd, struct=
 erase_info *instr)
 	/* "sector"-at-a-time erase */
 	} else if (spi_nor_has_uniform_erase(nor)) {
 		while (len) {
-			spi_nor_write_enable(nor);
+			ret =3D spi_nor_write_enable(nor);
+			if (ret)
+				goto erase_err;
=20
 			ret =3D spi_nor_erase_sector(nor, addr);
 			if (ret)
@@ -1496,7 +1515,7 @@ static int spi_nor_erase(struct mtd_info *mtd, struct=
 erase_info *instr)
 			goto erase_err;
 	}
=20
-	spi_nor_write_disable(nor);
+	ret =3D spi_nor_write_disable(nor);
=20
 erase_err:
 	spi_nor_unlock_and_unprep(nor, SPI_NOR_OPS_ERASE);
@@ -1845,9 +1864,13 @@ static int macronix_quad_enable(struct spi_nor *nor)
 	if (nor->bouncebuf[0] & SR_QUAD_EN_MX)
 		return 0;
=20
-	spi_nor_write_enable(nor);
+	ret =3D spi_nor_write_enable(nor);
+	if (ret)
+		return ret;
=20
-	spi_nor_write_sr(nor, nor->bouncebuf[0] | SR_QUAD_EN_MX);
+	ret =3D spi_nor_write_sr(nor, nor->bouncebuf[0] | SR_QUAD_EN_MX);
+	if (ret)
+		return ret;
=20
 	ret =3D spi_nor_wait_till_ready(nor);
 	if (ret)
@@ -2018,7 +2041,9 @@ static int sr2_bit7_quad_enable(struct spi_nor *nor)
 	/* Update the Quad Enable bit. */
 	*sr2 |=3D SR2_QUAD_EN_BIT7;
=20
-	spi_nor_write_enable(nor);
+	ret =3D spi_nor_write_enable(nor);
+	if (ret)
+		return ret;
=20
 	ret =3D spi_nor_write_sr2(nor, sr2);
 	if (ret)
@@ -2059,7 +2084,9 @@ static int spi_nor_clear_sr_bp(struct spi_nor *nor)
 	if (ret)
 		return ret;
=20
-	spi_nor_write_enable(nor);
+	ret =3D spi_nor_write_enable(nor);
+	if (ret)
+		return ret;
=20
 	ret =3D spi_nor_write_sr(nor, nor->bouncebuf[0] & ~mask);
 	if (ret)
@@ -2676,7 +2703,9 @@ static int sst_write(struct mtd_info *mtd, loff_t to,=
 size_t len,
 	if (ret)
 		return ret;
=20
-	spi_nor_write_enable(nor);
+	ret =3D spi_nor_write_enable(nor);
+	if (ret)
+		goto sst_write_err;
=20
 	nor->sst_write_second =3D false;
=20
@@ -2714,14 +2743,19 @@ static int sst_write(struct mtd_info *mtd, loff_t t=
o, size_t len,
 	}
 	nor->sst_write_second =3D false;
=20
-	spi_nor_write_disable(nor);
+	ret =3D spi_nor_write_disable(nor);
+	if (ret)
+		goto sst_write_err;
+
 	ret =3D spi_nor_wait_till_ready(nor);
 	if (ret)
 		goto sst_write_err;
=20
 	/* Write out trailing byte if it exists. */
 	if (actual !=3D len) {
-		spi_nor_write_enable(nor);
+		ret =3D spi_nor_write_enable(nor);
+		if (ret)
+			goto sst_write_err;
=20
 		nor->program_opcode =3D SPINOR_OP_BP;
 		ret =3D spi_nor_write_data(nor, to, 1, buf + actual);
@@ -2731,8 +2765,10 @@ static int sst_write(struct mtd_info *mtd, loff_t to=
, size_t len,
 		ret =3D spi_nor_wait_till_ready(nor);
 		if (ret)
 			goto sst_write_err;
-		spi_nor_write_disable(nor);
+
 		actual +=3D 1;
+
+		ret =3D spi_nor_write_disable(nor);
 	}
 sst_write_err:
 	*retlen +=3D actual;
@@ -2783,7 +2819,10 @@ static int spi_nor_write(struct mtd_info *mtd, loff_=
t to, size_t len,
=20
 		addr =3D spi_nor_convert_addr(nor, addr);
=20
-		spi_nor_write_enable(nor);
+		ret =3D spi_nor_write_enable(nor);
+		if (ret)
+			goto write_err;
+
 		ret =3D spi_nor_write_data(nor, addr, page_remain, buf + i);
 		if (ret < 0)
 			goto write_err;
--=20
2.9.5

