INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_0/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_0/src/hdmi_text_controller_v2_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v2_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/jacka/ip_repo/hdmi_text_controller_2_0/src/hdmi_text_controller_v2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v2_0
WARNING: [VRFC 10-2938] 'bram_mem' is already implicitly declared on line 84 [c:/Users/jacka/ip_repo/hdmi_text_controller_2_0/src/hdmi_text_controller_v2_0.sv:92]
WARNING: [VRFC 10-2938] 'bram_addr' is already implicitly declared on line 85 [c:/Users/jacka/ip_repo/hdmi_text_controller_2_0/src/hdmi_text_controller_v2_0.sv:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jacka/ece385but4lab7/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
