$date
	Tue Nov  4 08:28:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_encoder8x3 $end
$var wire 1 ! tb_o3_out $end
$var wire 1 " tb_o2_out $end
$var wire 1 # tb_o1_out $end
$var reg 1 $ tb_i0_in $end
$var reg 1 % tb_i1_in $end
$var reg 1 & tb_i2_in $end
$var reg 1 ' tb_i3_in $end
$var reg 1 ( tb_i4_in $end
$var reg 1 ) tb_i5_in $end
$var reg 1 * tb_i6_in $end
$var reg 1 + tb_i7_in $end
$scope module dut $end
$var wire 1 $ i0_in $end
$var wire 1 % i1_in $end
$var wire 1 & i2_in $end
$var wire 1 ' i3_in $end
$var wire 1 ( i4_in $end
$var wire 1 ) i5_in $end
$var wire 1 * i6_in $end
$var wire 1 + i7_in $end
$var wire 1 # o1_out $end
$var wire 1 " o2_out $end
$var wire 1 ! o3_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
1$
1#
0"
0!
$end
#10
1"
0#
1%
0$
#20
1!
0"
1&
0%
#30
1#
1"
0!
1'
0&
#40
1!
1(
0'
#50
0"
1)
0(
#60
1"
0#
1*
0)
#70
0"
0!
1+
0*
#80
