

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
eb5b2248bb56c0855732ae404017953f  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES > _cuobjdump_complete_output_NW1U7w"
Parsing file _cuobjdump_complete_output_NW1U7w
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: aesHost.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x4081d0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34617_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34619_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34612_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34616_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34618_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34613_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34973_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34975_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34970_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34972_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34974_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34976_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34971_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35328_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35330_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35329_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35331_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35324_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35325_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35775_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35777_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35779_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35776_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35778_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35773_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35774_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lwBilD"
Running: cat _ptx_lwBilD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fhbIyJ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fhbIyJ --output-file  /dev/null 2> _ptx_lwBilDinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lwBilD _ptx2_fhbIyJ _ptx_lwBilDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x408260, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4082f0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x408380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f3a0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f3c0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f7c0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65fbc0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65ffc0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6603c0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6603e0; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6607e0; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x660be0; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x660fe0; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6613e0; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f1a0, array = 0x1841540
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f220, array = 0x1841600
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f2a0, array = 0x18416c0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f320, array = 0x1841780
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x408380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 83168 (ipc=166.3) sim_rate=83168 (inst/sec) elapsed = 0:0:00:01 / Tue May 12 19:00:20 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(18,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(38,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(73,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 322560 (ipc=322.6) sim_rate=107520 (inst/sec) elapsed = 0:0:00:03 / Tue May 12 19:00:22 2015
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 382432 (ipc=255.0) sim_rate=76486 (inst/sec) elapsed = 0:0:00:05 / Tue May 12 19:00:24 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(40,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 403360 (ipc=201.7) sim_rate=67226 (inst/sec) elapsed = 0:0:00:06 / Tue May 12 19:00:25 2015
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 425888 (ipc=170.4) sim_rate=53236 (inst/sec) elapsed = 0:0:00:08 / Tue May 12 19:00:27 2015
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 439104 (ipc=146.4) sim_rate=48789 (inst/sec) elapsed = 0:0:00:09 / Tue May 12 19:00:28 2015
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 448096 (ipc=128.0) sim_rate=44809 (inst/sec) elapsed = 0:0:00:10 / Tue May 12 19:00:29 2015
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 459136 (ipc=114.8) sim_rate=38261 (inst/sec) elapsed = 0:0:00:12 / Tue May 12 19:00:31 2015
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 469376 (ipc=104.3) sim_rate=36105 (inst/sec) elapsed = 0:0:00:13 / Tue May 12 19:00:32 2015
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 486944 (ipc=97.4) sim_rate=34781 (inst/sec) elapsed = 0:0:00:14 / Tue May 12 19:00:33 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(61,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 513728 (ipc=93.4) sim_rate=32108 (inst/sec) elapsed = 0:0:00:16 / Tue May 12 19:00:35 2015
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 550016 (ipc=91.7) sim_rate=32353 (inst/sec) elapsed = 0:0:00:17 / Tue May 12 19:00:36 2015
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(47,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 676032 (ipc=104.0) sim_rate=35580 (inst/sec) elapsed = 0:0:00:19 / Tue May 12 19:00:38 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(48,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 902656 (ipc=129.0) sim_rate=42983 (inst/sec) elapsed = 0:0:00:21 / Tue May 12 19:00:40 2015
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(32,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(84,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1135840 (ipc=151.4) sim_rate=49384 (inst/sec) elapsed = 0:0:00:23 / Tue May 12 19:00:42 2015
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(63,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1378176 (ipc=172.3) sim_rate=55127 (inst/sec) elapsed = 0:0:00:25 / Tue May 12 19:00:44 2015
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(28,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(23,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1618816 (ipc=190.4) sim_rate=59956 (inst/sec) elapsed = 0:0:00:27 / Tue May 12 19:00:46 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(66,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1858400 (ipc=206.5) sim_rate=64082 (inst/sec) elapsed = 0:0:00:29 / Tue May 12 19:00:48 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(6,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(76,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2098048 (ipc=220.8) sim_rate=67678 (inst/sec) elapsed = 0:0:00:31 / Tue May 12 19:00:50 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2336768 (ipc=233.7) sim_rate=70811 (inst/sec) elapsed = 0:0:00:33 / Tue May 12 19:00:52 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(30,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(22,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2575904 (ipc=245.3) sim_rate=73597 (inst/sec) elapsed = 0:0:00:35 / Tue May 12 19:00:54 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(24,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(27,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2814432 (ipc=255.9) sim_rate=76065 (inst/sec) elapsed = 0:0:00:37 / Tue May 12 19:00:56 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3052704 (ipc=265.5) sim_rate=78274 (inst/sec) elapsed = 0:0:00:39 / Tue May 12 19:00:58 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3291296 (ipc=274.3) sim_rate=80275 (inst/sec) elapsed = 0:0:00:41 / Tue May 12 19:01:00 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(29,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(52,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3531200 (ipc=282.5) sim_rate=82120 (inst/sec) elapsed = 0:0:00:43 / Tue May 12 19:01:02 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(80,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(80,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3769248 (ipc=289.9) sim_rate=81940 (inst/sec) elapsed = 0:0:00:46 / Tue May 12 19:01:05 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(78,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4007232 (ipc=296.8) sim_rate=83484 (inst/sec) elapsed = 0:0:00:48 / Tue May 12 19:01:07 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(40,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(17,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4245056 (ipc=303.2) sim_rate=84901 (inst/sec) elapsed = 0:0:00:50 / Tue May 12 19:01:09 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 4484384 (ipc=309.3) sim_rate=86238 (inst/sec) elapsed = 0:0:00:52 / Tue May 12 19:01:11 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(32,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(7,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4722112 (ipc=314.8) sim_rate=87446 (inst/sec) elapsed = 0:0:00:54 / Tue May 12 19:01:13 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(69,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4960128 (ipc=320.0) sim_rate=88573 (inst/sec) elapsed = 0:0:00:56 / Tue May 12 19:01:15 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(51,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(84,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(84,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5198944 (ipc=324.9) sim_rate=89636 (inst/sec) elapsed = 0:0:00:58 / Tue May 12 19:01:17 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(67,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(76,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 5437696 (ipc=329.6) sim_rate=90628 (inst/sec) elapsed = 0:0:01:00 / Tue May 12 19:01:19 2015
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(87,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5676128 (ipc=333.9) sim_rate=91550 (inst/sec) elapsed = 0:0:01:02 / Tue May 12 19:01:21 2015
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(28,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(18,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5915424 (ipc=338.0) sim_rate=92428 (inst/sec) elapsed = 0:0:01:04 / Tue May 12 19:01:23 2015
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(20,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 6153792 (ipc=341.9) sim_rate=93239 (inst/sec) elapsed = 0:0:01:06 / Tue May 12 19:01:25 2015
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(14,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18096,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18097,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18142,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18143,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18220,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18221,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18254,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18255,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18297,0), 5 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18298,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6391328 (ipc=345.5) sim_rate=93990 (inst/sec) elapsed = 0:0:01:08 / Tue May 12 19:01:27 2015
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(50,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18553,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18554,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18661,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18662,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18715,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18716,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(41,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18859,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18860,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6630624 (ipc=349.0) sim_rate=94723 (inst/sec) elapsed = 0:0:01:10 / Tue May 12 19:01:29 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19022,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19023,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(65,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19231,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(19232,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6869344 (ipc=352.3) sim_rate=95407 (inst/sec) elapsed = 0:0:01:12 / Tue May 12 19:01:31 2015
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19619,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19620,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19655,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19656,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19706,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19707,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19733,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19734,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19742,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19743,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(87,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(85,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7107904 (ipc=355.4) sim_rate=96052 (inst/sec) elapsed = 0:0:01:14 / Tue May 12 19:01:33 2015
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20020,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20021,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(77,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7346656 (ipc=358.4) sim_rate=96666 (inst/sec) elapsed = 0:0:01:16 / Tue May 12 19:01:35 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(91,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20706,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20707,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20977,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20978,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7586880 (ipc=361.3) sim_rate=97267 (inst/sec) elapsed = 0:0:01:18 / Tue May 12 19:01:37 2015
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(43,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(41,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 7825568 (ipc=364.0) sim_rate=96611 (inst/sec) elapsed = 0:0:01:21 / Tue May 12 19:01:40 2015
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(62,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21682,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(21683,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21693,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21694,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21843,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21844,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21869,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21870,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 8063520 (ipc=366.5) sim_rate=97150 (inst/sec) elapsed = 0:0:01:23 / Tue May 12 19:01:42 2015
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(43,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22172,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22173,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(85,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(106,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8303808 (ipc=369.1) sim_rate=97691 (inst/sec) elapsed = 0:0:01:25 / Tue May 12 19:01:44 2015
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(90,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22912,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(22913,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22979,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22980,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8542432 (ipc=371.4) sim_rate=98188 (inst/sec) elapsed = 0:0:01:27 / Tue May 12 19:01:46 2015
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(23157,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(106,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 8781952 (ipc=373.7) sim_rate=98673 (inst/sec) elapsed = 0:0:01:29 / Tue May 12 19:01:48 2015
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(75,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23884,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23885,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(108,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 9021088 (ipc=375.9) sim_rate=99132 (inst/sec) elapsed = 0:0:01:31 / Tue May 12 19:01:50 2015
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24152,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24153,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(104,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(73,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 9260416 (ipc=378.0) sim_rate=99574 (inst/sec) elapsed = 0:0:01:33 / Tue May 12 19:01:52 2015
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(98,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(114,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(113,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9500672 (ipc=380.0) sim_rate=100007 (inst/sec) elapsed = 0:0:01:35 / Tue May 12 19:01:54 2015
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(92,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(111,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9739648 (ipc=381.9) sim_rate=100408 (inst/sec) elapsed = 0:0:01:37 / Tue May 12 19:01:56 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25570,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25571,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(96,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25800,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25801,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(103,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9979136 (ipc=383.8) sim_rate=100799 (inst/sec) elapsed = 0:0:01:39 / Tue May 12 19:01:58 2015
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(83,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(91,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(43,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26488,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26489,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26497,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26498,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 10218560 (ipc=385.6) sim_rate=101173 (inst/sec) elapsed = 0:0:01:41 / Tue May 12 19:02:00 2015
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(15,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26725,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26726,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26800,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26801,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(94,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 10457024 (ipc=387.3) sim_rate=101524 (inst/sec) elapsed = 0:0:01:43 / Tue May 12 19:02:02 2015
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(105,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27233,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27234,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(31,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10694592 (ipc=388.9) sim_rate=101853 (inst/sec) elapsed = 0:0:01:45 / Tue May 12 19:02:04 2015
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(113,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27594,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27595,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(104,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27759,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27760,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27846,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27847,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(113,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27973,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10933600 (ipc=390.5) sim_rate=102183 (inst/sec) elapsed = 0:0:01:47 / Tue May 12 19:02:06 2015
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(100,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(114,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 11173536 (ipc=392.1) sim_rate=102509 (inst/sec) elapsed = 0:0:01:49 / Tue May 12 19:02:08 2015
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(88,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28562,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28563,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(105,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28794,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28795,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(108,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 11413056 (ipc=393.6) sim_rate=101902 (inst/sec) elapsed = 0:0:01:52 / Tue May 12 19:02:11 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29006,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29007,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(115,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29275,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29276,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29328,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29329,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(134,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11650912 (ipc=394.9) sim_rate=102200 (inst/sec) elapsed = 0:0:01:54 / Tue May 12 19:02:13 2015
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29570,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29571,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(123,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(128,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 11890816 (ipc=396.4) sim_rate=102507 (inst/sec) elapsed = 0:0:01:56 / Tue May 12 19:02:15 2015
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(109,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(117,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(91,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30433,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30434,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 12130336 (ipc=397.7) sim_rate=102799 (inst/sec) elapsed = 0:0:01:58 / Tue May 12 19:02:17 2015
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30656,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30657,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (30725,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(30726,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30739,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30740,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30793,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30794,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(103,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 12368960 (ipc=399.0) sim_rate=103074 (inst/sec) elapsed = 0:0:02:00 / Tue May 12 19:02:19 2015
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(115,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31203,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(31204,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(64,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31381,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31382,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (31472,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(31473,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(110,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 12607200 (ipc=400.2) sim_rate=103337 (inst/sec) elapsed = 0:0:02:02 / Tue May 12 19:02:21 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31568,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31569,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(136,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31812,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31813,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31834,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31835,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31867,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(31868,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31887,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31888,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(132,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 12845920 (ipc=401.4) sim_rate=103596 (inst/sec) elapsed = 0:0:02:04 / Tue May 12 19:02:23 2015
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32106,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32107,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(140,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32393,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32394,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 13083776 (ipc=402.6) sim_rate=103839 (inst/sec) elapsed = 0:0:02:06 / Tue May 12 19:02:25 2015
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(133,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 13322848 (ipc=403.7) sim_rate=103277 (inst/sec) elapsed = 0:0:02:09 / Tue May 12 19:02:28 2015
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(138,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33260,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33261,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33307,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33308,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(147,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 13561056 (ipc=404.8) sim_rate=103519 (inst/sec) elapsed = 0:0:02:11 / Tue May 12 19:02:30 2015
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(144,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(125,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(136,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 13798912 (ipc=405.9) sim_rate=103751 (inst/sec) elapsed = 0:0:02:13 / Tue May 12 19:02:32 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34053,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34054,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(113,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(110,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 14037664 (ipc=406.9) sim_rate=103982 (inst/sec) elapsed = 0:0:02:15 / Tue May 12 19:02:34 2015
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(150,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(150,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34865,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34866,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 14275648 (ipc=407.9) sim_rate=104201 (inst/sec) elapsed = 0:0:02:17 / Tue May 12 19:02:36 2015
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(133,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35093,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35094,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35112,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35113,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(142,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(147,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 14512640 (ipc=408.8) sim_rate=104407 (inst/sec) elapsed = 0:0:02:19 / Tue May 12 19:02:38 2015
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(149,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 14749376 (ipc=409.7) sim_rate=104605 (inst/sec) elapsed = 0:0:02:21 / Tue May 12 19:02:40 2015
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(150,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(126,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 14985984 (ipc=410.6) sim_rate=104797 (inst/sec) elapsed = 0:0:02:23 / Tue May 12 19:02:42 2015
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(141,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36610,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36611,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36623,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36624,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(47,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (36886,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(36887,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(137,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 15222560 (ipc=411.4) sim_rate=104983 (inst/sec) elapsed = 0:0:02:25 / Tue May 12 19:02:44 2015
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37022,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37023,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(151,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(131,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37410,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37411,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 15460544 (ipc=412.3) sim_rate=104463 (inst/sec) elapsed = 0:0:02:28 / Tue May 12 19:02:47 2015
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37550,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37551,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(154,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37621,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37622,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37659,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37660,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(144,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37849,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37850,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(148,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 15696448 (ipc=413.1) sim_rate=104642 (inst/sec) elapsed = 0:0:02:30 / Tue May 12 19:02:49 2015
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38088,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38089,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38125,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38126,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(156,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38434,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38435,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 15933696 (ipc=413.9) sim_rate=104826 (inst/sec) elapsed = 0:0:02:32 / Tue May 12 19:02:51 2015
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(154,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38807,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38808,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(163,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38946,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38947,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38947,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38948,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 16172480 (ipc=414.7) sim_rate=105016 (inst/sec) elapsed = 0:0:02:34 / Tue May 12 19:02:53 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39000,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39001,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(144,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39071,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39072,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39073,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39074,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39080,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39081,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(107,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(163,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 16409120 (ipc=415.4) sim_rate=104516 (inst/sec) elapsed = 0:0:02:37 / Tue May 12 19:02:56 2015
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(156,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39794,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39795,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(159,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39933,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39934,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 16647232 (ipc=416.2) sim_rate=104699 (inst/sec) elapsed = 0:0:02:39 / Tue May 12 19:02:58 2015
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(135,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(74,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 16884032 (ipc=416.9) sim_rate=104869 (inst/sec) elapsed = 0:0:02:41 / Tue May 12 19:03:00 2015
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(163,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40661,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(40662,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(157,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 17121504 (ipc=417.6) sim_rate=105039 (inst/sec) elapsed = 0:0:02:43 / Tue May 12 19:03:02 2015
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(158,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(165,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 17359072 (ipc=418.3) sim_rate=105206 (inst/sec) elapsed = 0:0:02:45 / Tue May 12 19:03:04 2015
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(176,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(159,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41868,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(41869,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(150,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 17595552 (ipc=418.9) sim_rate=105362 (inst/sec) elapsed = 0:0:02:47 / Tue May 12 19:03:06 2015
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(146,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(42,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42496,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42497,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 17829920 (ipc=419.5) sim_rate=105502 (inst/sec) elapsed = 0:0:02:49 / Tue May 12 19:03:08 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42527,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42528,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42539,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42540,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42596,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42597,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(170,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42694,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(42695,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42749,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42750,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (42847,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(42848,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(121,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42859,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(42860,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42991,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42992,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 18066720 (ipc=420.2) sim_rate=105653 (inst/sec) elapsed = 0:0:02:51 / Tue May 12 19:03:10 2015
GPGPU-Sim uArch: Shader 10 finished CTA #5 (43020,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(43021,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43060,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43061,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(180,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43166,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43166,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(43167,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43168,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(159,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43394,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(43395,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(179,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 18301824 (ipc=420.7) sim_rate=105182 (inst/sec) elapsed = 0:0:02:54 / Tue May 12 19:03:13 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43683,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(43684,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(179,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43872,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43873,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(179,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 18540416 (ipc=421.4) sim_rate=105343 (inst/sec) elapsed = 0:0:02:56 / Tue May 12 19:03:15 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44089,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44090,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(184,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(64,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44474,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44475,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 18777120 (ipc=422.0) sim_rate=105489 (inst/sec) elapsed = 0:0:02:58 / Tue May 12 19:03:17 2015
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(182,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(184,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(151,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 19015200 (ipc=422.6) sim_rate=105640 (inst/sec) elapsed = 0:0:03:00 / Tue May 12 19:03:19 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45058,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45059,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45086,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45087,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(183,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(165,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45413,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(45414,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 19252576 (ipc=423.1) sim_rate=105783 (inst/sec) elapsed = 0:0:03:02 / Tue May 12 19:03:21 2015
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(172,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(170,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 19491168 (ipc=423.7) sim_rate=105930 (inst/sec) elapsed = 0:0:03:04 / Tue May 12 19:03:23 2015
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(142,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(184,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(160,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 19729952 (ipc=424.3) sim_rate=106075 (inst/sec) elapsed = 0:0:03:06 / Tue May 12 19:03:25 2015
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(170,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46793,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46794,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (46834,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(46835,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(177,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 19967936 (ipc=424.8) sim_rate=106212 (inst/sec) elapsed = 0:0:03:08 / Tue May 12 19:03:27 2015
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(176,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47100,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47101,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(198,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (47285,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(47286,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (47394,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(47395,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(191,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 20204640 (ipc=425.4) sim_rate=105783 (inst/sec) elapsed = 0:0:03:11 / Tue May 12 19:03:30 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47614,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(47615,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(199,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47860,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47861,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(179,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47900,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47901,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 20443136 (ipc=425.9) sim_rate=105922 (inst/sec) elapsed = 0:0:03:13 / Tue May 12 19:03:32 2015
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(195,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(179,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (48333,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(48334,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48338,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48339,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48375,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48376,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 20682656 (ipc=426.4) sim_rate=106064 (inst/sec) elapsed = 0:0:03:15 / Tue May 12 19:03:34 2015
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(205,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48566,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48567,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (48638,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(48639,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(153,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(193,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48953,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48954,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 20921056 (ipc=427.0) sim_rate=106198 (inst/sec) elapsed = 0:0:03:17 / Tue May 12 19:03:36 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49010,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49011,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49014,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49015,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49063,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(49064,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(172,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49306,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49307,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(197,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (49388,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(49389,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 21158144 (ipc=427.4) sim_rate=106322 (inst/sec) elapsed = 0:0:03:19 / Tue May 12 19:03:38 2015
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49511,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49512,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(204,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(193,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(212,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 21397632 (ipc=428.0) sim_rate=105928 (inst/sec) elapsed = 0:0:03:22 / Tue May 12 19:03:41 2015
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(194,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(79,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 21637632 (ipc=428.5) sim_rate=106066 (inst/sec) elapsed = 0:0:03:24 / Tue May 12 19:03:43 2015
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(187,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(195,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50994,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 21876640 (ipc=429.0) sim_rate=106197 (inst/sec) elapsed = 0:0:03:26 / Tue May 12 19:03:45 2015
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(211,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51125,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(51126,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(186,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51294,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51295,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(186,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 22114720 (ipc=429.4) sim_rate=106320 (inst/sec) elapsed = 0:0:03:28 / Tue May 12 19:03:47 2015
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(200,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(177,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51903,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(51904,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 22353952 (ipc=429.9) sim_rate=106447 (inst/sec) elapsed = 0:0:03:30 / Tue May 12 19:03:49 2015
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(171,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(223,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 22593600 (ipc=430.4) sim_rate=106573 (inst/sec) elapsed = 0:0:03:32 / Tue May 12 19:03:51 2015
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(216,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(74,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52722,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(52723,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (52752,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(52753,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(79,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 22833216 (ipc=430.8) sim_rate=106697 (inst/sec) elapsed = 0:0:03:34 / Tue May 12 19:03:53 2015
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(176,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(183,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 23073472 (ipc=431.3) sim_rate=106821 (inst/sec) elapsed = 0:0:03:36 / Tue May 12 19:03:55 2015
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(223,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(186,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(214,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 23313152 (ipc=431.7) sim_rate=106452 (inst/sec) elapsed = 0:0:03:39 / Tue May 12 19:03:58 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (54109,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(54110,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54139,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54140,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(223,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54269,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54270,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(191,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54391,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54392,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54450,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(54451,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 23552736 (ipc=432.2) sim_rate=106573 (inst/sec) elapsed = 0:0:03:41 / Tue May 12 19:04:00 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (54501,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(54502,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54565,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54566,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(171,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (54624,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(54625,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54693,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(54694,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(233,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (54896,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(54897,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 23790816 (ipc=432.6) sim_rate=106685 (inst/sec) elapsed = 0:0:03:43 / Tue May 12 19:04:02 2015
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55201,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55202,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(220,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(216,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 24029952 (ipc=433.0) sim_rate=106327 (inst/sec) elapsed = 0:0:03:46 / Tue May 12 19:04:05 2015
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(230,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(195,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 24269632 (ipc=433.4) sim_rate=106445 (inst/sec) elapsed = 0:0:03:48 / Tue May 12 19:04:07 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56021,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56022,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(197,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (56078,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(56079,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(190,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56306,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56307,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(215,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 24508992 (ipc=433.8) sim_rate=106099 (inst/sec) elapsed = 0:0:03:51 / Tue May 12 19:04:10 2015
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(212,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56682,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(56683,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56708,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56709,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (56814,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(56815,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(223,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 24748224 (ipc=434.2) sim_rate=106215 (inst/sec) elapsed = 0:0:03:53 / Tue May 12 19:04:12 2015
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(198,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57232,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57233,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(193,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57317,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57318,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 24987936 (ipc=434.6) sim_rate=105881 (inst/sec) elapsed = 0:0:03:56 / Tue May 12 19:04:15 2015
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(207,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(221,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(237,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 25227584 (ipc=435.0) sim_rate=105998 (inst/sec) elapsed = 0:0:03:58 / Tue May 12 19:04:17 2015
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(203,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (58178,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(58179,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58250,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58251,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(222,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (58416,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(58417,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 25467264 (ipc=435.3) sim_rate=106113 (inst/sec) elapsed = 0:0:04:00 / Tue May 12 19:04:19 2015
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(245,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58606,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(58607,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58712,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58713,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (58722,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(58723,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (58745,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(58746,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(251,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58935,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58936,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58977,0), 5 CTAs running
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(246,0,0) tid=(63,0,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58978,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 25705824 (ipc=435.7) sim_rate=105785 (inst/sec) elapsed = 0:0:04:03 / Tue May 12 19:04:22 2015
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59009,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(59010,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (59063,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(59064,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59090,0), 5 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(236,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 25945216 (ipc=436.1) sim_rate=105468 (inst/sec) elapsed = 0:0:04:06 / Tue May 12 19:04:25 2015
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(201,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59646,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59783,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59804,0), 4 CTAs running
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(211,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59848,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 26184896 (ipc=436.4) sim_rate=105584 (inst/sec) elapsed = 0:0:04:08 / Tue May 12 19:04:27 2015
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(238,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (60043,0), 5 CTAs running
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(242,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60408,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (60428,0), 4 CTAs running
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(178,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 26424128 (ipc=436.8) sim_rate=105275 (inst/sec) elapsed = 0:0:04:11 / Tue May 12 19:04:30 2015
GPGPU-Sim uArch: Shader 5 finished CTA #4 (60518,0), 2 CTAs running
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(227,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60689,0), 1 CTAs running
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(206,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60991,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 26654112 (ipc=437.0) sim_rate=105352 (inst/sec) elapsed = 0:0:04:13 / Tue May 12 19:04:32 2015
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(253,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(225,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 26885664 (ipc=437.2) sim_rate=105022 (inst/sec) elapsed = 0:0:04:16 / Tue May 12 19:04:35 2015
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(251,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61654,0), 5 CTAs running
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(214,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61746,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61771,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61883,0), 4 CTAs running
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(242,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 27117760 (ipc=437.4) sim_rate=105107 (inst/sec) elapsed = 0:0:04:18 / Tue May 12 19:04:37 2015
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62101,0), 3 CTAs running
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(242,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(240,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 27348736 (ipc=437.6) sim_rate=105187 (inst/sec) elapsed = 0:0:04:20 / Tue May 12 19:04:39 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (62597,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62603,0), 5 CTAs running
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(233,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62767,0), 5 CTAs running
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(237,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (62929,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 27578912 (ipc=437.8) sim_rate=104862 (inst/sec) elapsed = 0:0:04:23 / Tue May 12 19:04:42 2015
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(245,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(254,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(215,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 27811712 (ipc=438.0) sim_rate=104949 (inst/sec) elapsed = 0:0:04:25 / Tue May 12 19:04:44 2015
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(225,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (63837,0), 4 CTAs running
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(244,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63939,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63992,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 28036192 (ipc=438.1) sim_rate=105004 (inst/sec) elapsed = 0:0:04:27 / Tue May 12 19:04:46 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64068,0), 2 CTAs running
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(256,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (64162,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (64166,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (64186,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (64188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (64269,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (64306,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(249,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 28236704 (ipc=437.8) sim_rate=104969 (inst/sec) elapsed = 0:0:04:29 / Tue May 12 19:04:48 2015
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(246,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64805,0), 5 CTAs running
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(248,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 28435104 (ipc=437.5) sim_rate=104926 (inst/sec) elapsed = 0:0:04:31 / Tue May 12 19:04:50 2015
GPGPU-Sim uArch: Shader 0 finished CTA #1 (65134,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (65141,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65141,0), 3 CTAs running
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(238,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65177,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65403,0), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(72,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 28632000 (ipc=437.1) sim_rate=104879 (inst/sec) elapsed = 0:0:04:33 / Tue May 12 19:04:52 2015
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(248,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65710,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (65732,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (65740,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65871,0), 4 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(46,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 28822176 (ipc=436.7) sim_rate=104807 (inst/sec) elapsed = 0:0:04:35 / Tue May 12 19:04:54 2015
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(256,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (66244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66255,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (66266,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66449,0), 3 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(255,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (66481,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (66496,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 29004448 (ipc=436.2) sim_rate=104709 (inst/sec) elapsed = 0:0:04:37 / Tue May 12 19:04:56 2015
GPGPU-Sim uArch: Shader 6 finished CTA #2 (66575,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (66738,0), 3 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(188,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (66966,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (66978,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 29180800 (ipc=435.5) sim_rate=104590 (inst/sec) elapsed = 0:0:04:39 / Tue May 12 19:04:58 2015
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (67331,0), 3 CTAs running
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(250,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 29350240 (ipc=434.8) sim_rate=104449 (inst/sec) elapsed = 0:0:04:41 / Tue May 12 19:05:00 2015
GPGPU-Sim uArch: Shader 13 finished CTA #2 (67561,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (67639,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (67670,0), 2 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(250,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (67685,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (67722,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (67727,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (67738,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (67788,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 29474656 (ipc=433.5) sim_rate=104520 (inst/sec) elapsed = 0:0:04:42 / Tue May 12 19:05:01 2015
GPGPU-Sim uArch: Shader 6 finished CTA #0 (68041,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (68073,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (68100,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(253,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (68144,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (68161,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68186,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (68191,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (68194,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (68231,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (68283,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (68453,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 29566112 (ipc=431.6) sim_rate=104473 (inst/sec) elapsed = 0:0:04:43 / Tue May 12 19:05:02 2015
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(243,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (68710,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68714,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (68953,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 29641568 (ipc=429.6) sim_rate=104371 (inst/sec) elapsed = 0:0:04:44 / Tue May 12 19:05:03 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (69335,0), 3 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(51,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (69455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 29708832 (ipc=427.5) sim_rate=104241 (inst/sec) elapsed = 0:0:04:45 / Tue May 12 19:05:04 2015
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(243,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 29834912 (ipc=423.2) sim_rate=104317 (inst/sec) elapsed = 0:0:04:46 / Tue May 12 19:05:05 2015
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(192,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (71306,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (71321,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (71456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 29948576 (ipc=418.9) sim_rate=104350 (inst/sec) elapsed = 0:0:04:47 / Tue May 12 19:05:06 2015
GPGPU-Sim uArch: Shader 14 finished CTA #2 (71688,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (71862,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 29979040 (ipc=416.4) sim_rate=104093 (inst/sec) elapsed = 0:0:04:48 / Tue May 12 19:05:07 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (72038,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (72041,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72143,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (72177,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (72181,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (72207,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(240,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (73022,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73064,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (73808,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 30037888 (ipc=405.9) sim_rate=103937 (inst/sec) elapsed = 0:0:04:49 / Tue May 12 19:05:08 2015
GPGPU-Sim uArch: Shader 4 finished CTA #4 (75455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 4.
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 75456
gpu_sim_insn = 30066944
gpu_ipc =     398.4699
gpu_tot_sim_cycle = 75456
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     398.4699
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1126
gpu_stall_icnt2sh    = 4316
gpu_total_sim_rate=104037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 497898
	L1I_total_cache_misses = 27074
	L1I_total_cache_miss_rate = 0.0544
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6881
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[3]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[4]: Access = 304, Miss = 304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[6]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[7]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[9]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[13]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 382
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4429
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1669
	L1C_total_cache_miss_rate = 0.0580
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 70137
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4429
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27115
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1669
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 70137
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 470824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27074
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6881
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1828, 1828, 1828, 1828, 1828, 1828, 1828, 1828, 2285, 2285, 2285, 2285, 2285, 2285, 2285, 2285, 1828, 1828, 1828, 1828, 1828, 1828, 1828, 1828, 457, 457, 457, 457, 457, 457, 457, 457, 457, 457, 457, 457, 457, 457, 457, 457, 914, 914, 914, 914, 914, 914, 914, 914, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 156438
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 78361
gpgpu_stall_shd_mem[c_mem][bk_conf] = 78361
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4429
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76639	W0_Idle:14272	W0_Scoreboard:3841	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 24408 {8:3051,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 414936 {136:3051,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 265 
max_icnt2mem_latency = 97 
max_icnt2sh_latency = 75455 
mrq_lat_table:2708 	1333 	205 	753 	814 	222 	141 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	17 	2 	3 	1398 	3564 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6249 	1533 	336 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1626 	972 	454 	24 	0 	0 	0 	0 	0 	0 	0 	488 	1136 	432 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	1 	0 	14 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     12678     10640     25346     21541     26331     27268     43194     41703     54680     53343     41958     43354     37654     38000     48575     48950 
dram[1]:      9722     11490     19141     21553     25947     27275     41537     41712     56877     53348     43049     43366     37656     38002     48582     48954 
dram[2]:     10674     12344     19147     21565     25933     27320     41547     41725     56888     53109     43008     43081     37660     38052     48588     49122 
dram[3]:      9890     13187     19160     25316     25958     26322     41554     43156     56922     54550     42810     41672     37663     38054     48663     49124 
dram[4]:      6665     14038     19185     25322     25961     26325     41590     43154     57001     54710     43059     41677     38362     38057     48815     49128 
dram[5]:      9809     14856     21354     25334     27266     26332     41696     43209     53333     54647     43346     41679     38297     38063     48816     49132 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        312       265       133       135       158       161       253       226       199       183       205       215       266       272       267       275
dram[1]:        384       262       130       138       162       163       227       244       187       184       212       213       270       272       271       273
dram[2]:        405       263       132       137       162       160       245       261       190       193       214       211       274       271       272       271
dram[3]:        420       258       136       131       163       158       248       239       193       186       217       213       275       280       269       270
dram[4]:        424       264       134       135       161       159       251       248       194       184       211       217       270       281       267       273
dram[5]:        316       267       133       134       154       164       229       258       183       186       212       218       274       278       272       272
maximum mf latency per bank:
dram[0]:        319       321       295       306       389       373       613       590       593       357       315       319       323       317       302       336
dram[1]:        407       340       281       326       380       377       500       608       503       370       326       317       327       321       311       310
dram[2]:        420       343       284       309       462       324       594       641       436       500       330       317       331       320       315       317
dram[3]:        423       300       318       313       447       328       559       573       484       450       326       321       330       327       325       327
dram[4]:        381       308       297       357       459       350       612       625       558       384       311       325       326       331       315       331
dram[5]:        301       329       314       305       345       360       550       641       514       384       315       322       337       319       326       335

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99601 n_nop=97473 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.04181
n_activity=13707 dram_eff=0.3038
bk0: 78a 98700i bk1: 72a 98754i bk2: 64a 98826i bk3: 64a 98810i bk4: 84a 98734i bk5: 84a 98689i bk6: 128a 98419i bk7: 128a 98328i bk8: 128a 98578i bk9: 128a 98616i bk10: 92a 99071i bk11: 88a 99091i bk12: 64a 99449i bk13: 64a 99433i bk14: 64a 99436i bk15: 64a 99416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.124949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80050380, atomic=0 1 entries : 0x7f091e59fbf0 :  mf: uid=636912, sid04:w37, part=1, addr=0x80050380, load , size=128, unknown  status = IN_PARTITION_DRAM (75447), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99601 n_nop=97477 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04169
n_activity=13565 dram_eff=0.3061
bk0: 80a 98761i bk1: 72a 98722i bk2: 64a 98878i bk3: 64a 98766i bk4: 84a 98655i bk5: 84a 98651i bk6: 128a 98547i bk7: 128a 98392i bk8: 128a 98738i bk9: 128a 98635i bk10: 88a 99151i bk11: 88a 99106i bk12: 64a 99440i bk13: 64a 99405i bk14: 64a 99439i bk15: 64a 99416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121103
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80050400, atomic=0 1 entries : 0x7f091e59fe60 :  mf: uid=636913, sid04:w38, part=2, addr=0x80050400, load , size=128, unknown  status = IN_PARTITION_DRAM (75453), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99601 n_nop=97483 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.04173
n_activity=13484 dram_eff=0.3082
bk0: 78a 98813i bk1: 72a 98654i bk2: 64a 98841i bk3: 64a 98799i bk4: 84a 98740i bk5: 88a 98698i bk6: 128a 98563i bk7: 128a 98377i bk8: 128a 98622i bk9: 128a 98675i bk10: 88a 99131i bk11: 88a 99145i bk12: 64a 99433i bk13: 64a 99404i bk14: 64a 99435i bk15: 64a 99391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.124688
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99601 n_nop=97485 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04169
n_activity=13361 dram_eff=0.3108
bk0: 76a 98835i bk1: 72a 98788i bk2: 64a 98818i bk3: 64a 98814i bk4: 84a 98722i bk5: 88a 98769i bk6: 128a 98458i bk7: 128a 98366i bk8: 128a 98567i bk9: 128a 98609i bk10: 88a 99151i bk11: 88a 99135i bk12: 64a 99436i bk13: 64a 99387i bk14: 64a 99440i bk15: 64a 99433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99601 n_nop=97483 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04169
n_activity=13278 dram_eff=0.3127
bk0: 76a 98788i bk1: 72a 98751i bk2: 64a 98801i bk3: 64a 98737i bk4: 84a 98724i bk5: 88a 98659i bk6: 128a 98431i bk7: 128a 98235i bk8: 128a 98556i bk9: 128a 98545i bk10: 88a 99126i bk11: 88a 99102i bk12: 64a 99426i bk13: 64a 99408i bk14: 64a 99430i bk15: 64a 99424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138382
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99601 n_nop=97483 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.04173
n_activity=13150 dram_eff=0.316
bk0: 74a 98714i bk1: 72a 98746i bk2: 64a 98796i bk3: 64a 98791i bk4: 84a 98783i bk5: 88a 98662i bk6: 128a 98519i bk7: 128a 98176i bk8: 128a 98640i bk9: 128a 98561i bk10: 88a 99144i bk11: 88a 99063i bk12: 64a 99393i bk13: 64a 99400i bk14: 64a 99419i bk15: 64a 99441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 785, Miss = 351, Miss_rate = 0.447, Pending_hits = 15, Reservation_fails = 444
L2_cache_bank[1]: Access = 637, Miss = 346, Miss_rate = 0.543, Pending_hits = 9, Reservation_fails = 180
L2_cache_bank[2]: Access = 824, Miss = 350, Miss_rate = 0.425, Pending_hits = 19, Reservation_fails = 303
L2_cache_bank[3]: Access = 619, Miss = 346, Miss_rate = 0.559, Pending_hits = 10, Reservation_fails = 218
L2_cache_bank[4]: Access = 807, Miss = 349, Miss_rate = 0.432, Pending_hits = 15, Reservation_fails = 386
L2_cache_bank[5]: Access = 625, Miss = 348, Miss_rate = 0.557, Pending_hits = 10, Reservation_fails = 201
L2_cache_bank[6]: Access = 696, Miss = 348, Miss_rate = 0.500, Pending_hits = 14, Reservation_fails = 452
L2_cache_bank[7]: Access = 606, Miss = 348, Miss_rate = 0.574, Pending_hits = 10, Reservation_fails = 118
L2_cache_bank[8]: Access = 736, Miss = 348, Miss_rate = 0.473, Pending_hits = 20, Reservation_fails = 396
L2_cache_bank[9]: Access = 599, Miss = 348, Miss_rate = 0.581, Pending_hits = 10, Reservation_fails = 135
L2_cache_bank[10]: Access = 671, Miss = 347, Miss_rate = 0.517, Pending_hits = 10, Reservation_fails = 242
L2_cache_bank[11]: Access = 578, Miss = 348, Miss_rate = 0.602, Pending_hits = 12, Reservation_fails = 168
L2_total_cache_accesses = 8183
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.5104
L2_total_cache_pending_hits = 154
L2_total_cache_reservation_fails = 3243
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 732
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 889
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 826
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2939
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 83
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1594
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=30711
icnt_total_pkts_simt_to_mem=16407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2927
	minimum = 6
	maximum = 82
Network latency average = 10.2058
	minimum = 6
	maximum = 76
Slowest packet = e
Flit latency average = 8.84286
	minimum = 6
	maximum = 72
Slowest flit = 71ec
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00803313
	minimum = 0.00653361 (at node c)
	maximum = 0.0109203 (at node 11)
Accepted packet rate average = 0.00803313
	minimum = 0.00653361 (at node c)
	maximum = 0.0109203 (at node 11)
Injected flit rate average = 0.0231275
	minimum = 0.013319 (at node c)
	maximum = 0.0428064 (at node 11)
Accepted flit rate average= 0.0231275
	minimum = 0.016778 (at node 1a)
	maximum = 0.0320319 (at node e)
Injected packet length average = 2.87902
Accepted packet length average = 2.87902
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2927 (1 samples)
	minimum = 6 (1 samples)
	maximum = 82 (1 samples)
Network latency average = 10.2058 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 8.84286 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00803313 (1 samples)
	minimum = 0.00653361 (1 samples)
	maximum = 0.0109203 (1 samples)
Accepted packet rate average = 0.00803313 (1 samples)
	minimum = 0.00653361 (1 samples)
	maximum = 0.0109203 (1 samples)
Injected flit rate average = 0.0231275 (1 samples)
	minimum = 0.013319 (1 samples)
	maximum = 0.0428064 (1 samples)
Accepted flit rate average = 0.0231275 (1 samples)
	minimum = 0.016778 (1 samples)
	maximum = 0.0320319 (1 samples)
Injected packet size average = 2.87902 (1 samples)
Accepted packet size average = 2.87902 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 49 sec (289 sec)
gpgpu_simulation_rate = 104037 (inst/sec)
gpgpu_simulation_rate = 261 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 288937.156250 (ms)
Total processing time: 289034.468750 (ms)


###############################################################

