$date
	Tue Mar 05 19:14:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module IFU_tb $end
$var wire 32 ! instruction_word [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module ifu $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 32 $ instruction_word [31:0] $end
$var reg 32 % PC [31:0] $end
$scope module instruction_memory $end
$var wire 32 & PC [31:0] $end
$var wire 32 ' instruction_word [31:0] $end
$var wire 1 # reset $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
b0 !
$end
#20
b1 !
b1 $
b1 '
b1 %
b1 &
0#
1"
#40
0"
#60
b10 !
b10 $
b10 '
b10 %
b10 &
1"
#80
0"
#100
b11 !
b11 $
b11 '
b11 %
b11 &
1"
#120
0"
#140
b100 !
b100 $
b100 '
b100 %
b100 &
1"
#160
0"
#180
b101 !
b101 $
b101 '
b101 %
b101 &
1"
#200
0"
#220
b110 !
b110 $
b110 '
b110 %
b110 &
1"
