============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Sat Nov 23 09:17:04 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-001 : GUI based run...
============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Sat Nov 23 09:17:04 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-1002 : start command "open_project uart.al"
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: instantiate unknown module my_uart_rx_2 in source/rtl/uart_top.v(99)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-5007 WARNING: instantiate unknown module speed_setting_2 in source/rtl/uart_top.v(146)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(161)
HDL-8007 ERROR: my_uart_rx_2 is a black box
HDL-8007 ERROR: speed_setting_2(BPS_SET=1152,CLK_PERIORD=40) is a black box
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 810/1723 useful/useless nets, 772/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4265 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/155 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1054, tnet num: 290, tinst num: 142, tnode num: 1441, tedge num: 1696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 387 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028741s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 53290, overlap = 0
PHY-3002 : Step(2): len = 40578.6, overlap = 0
PHY-3002 : Step(3): len = 34052.5, overlap = 0
PHY-3002 : Step(4): len = 28973.8, overlap = 0
PHY-3002 : Step(5): len = 24937.3, overlap = 0
PHY-3002 : Step(6): len = 22094.6, overlap = 0
PHY-3002 : Step(7): len = 19468.2, overlap = 0
PHY-3002 : Step(8): len = 17268.6, overlap = 0
PHY-3002 : Step(9): len = 15609.5, overlap = 0
PHY-3002 : Step(10): len = 13803, overlap = 0
PHY-3002 : Step(11): len = 12411.5, overlap = 0
PHY-3002 : Step(12): len = 11101.2, overlap = 0
PHY-3002 : Step(13): len = 9749.5, overlap = 0
PHY-3002 : Step(14): len = 9047, overlap = 0
PHY-3002 : Step(15): len = 8099.7, overlap = 0
PHY-3002 : Step(16): len = 7120.4, overlap = 0
PHY-3002 : Step(17): len = 6525.9, overlap = 0
PHY-3002 : Step(18): len = 5980.1, overlap = 0.5
PHY-3002 : Step(19): len = 5545.1, overlap = 2.25
PHY-3002 : Step(20): len = 5228.9, overlap = 3
PHY-3002 : Step(21): len = 4988.4, overlap = 2.5
PHY-3002 : Step(22): len = 4847.1, overlap = 1.25
PHY-3002 : Step(23): len = 4881.4, overlap = 2.25
PHY-3002 : Step(24): len = 4725.6, overlap = 3
PHY-3002 : Step(25): len = 4607, overlap = 2.75
PHY-3002 : Step(26): len = 4609, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004602s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (339.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(27): len = 4395.1, overlap = 7.5
PHY-3002 : Step(28): len = 4386.8, overlap = 7.5
PHY-3002 : Step(29): len = 4308.5, overlap = 7.5
PHY-3002 : Step(30): len = 4310.2, overlap = 7.5
PHY-3002 : Step(31): len = 4302.4, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32432e-06
PHY-3002 : Step(32): len = 4272.1, overlap = 16
PHY-3002 : Step(33): len = 4295.2, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49328e-05
PHY-3002 : Step(34): len = 4354.7, overlap = 16
PHY-3002 : Step(35): len = 4509, overlap = 15.75
PHY-3002 : Step(36): len = 4737.7, overlap = 11
PHY-3002 : Step(37): len = 4719.5, overlap = 10.75
PHY-3002 : Step(38): len = 4808.4, overlap = 6.75
PHY-3002 : Step(39): len = 4749.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98655e-05
PHY-3002 : Step(40): len = 4703.7, overlap = 5.75
PHY-3002 : Step(41): len = 4716.3, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97311e-05
PHY-3002 : Step(42): len = 4808.8, overlap = 6.75
PHY-3002 : Step(43): len = 4940.8, overlap = 7
PHY-3002 : Step(44): len = 5077.6, overlap = 7.5
PHY-3002 : Step(45): len = 5078.9, overlap = 8
PHY-3002 : Step(46): len = 5108.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021053s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (148.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339344
PHY-3002 : Step(47): len = 7372.9, overlap = 1.5
PHY-3002 : Step(48): len = 6462.1, overlap = 4
PHY-3002 : Step(49): len = 6001.4, overlap = 4
PHY-3002 : Step(50): len = 5826.4, overlap = 3.5
PHY-3002 : Step(51): len = 5649, overlap = 4.5
PHY-3002 : Step(52): len = 5595.2, overlap = 4.75
PHY-3002 : Step(53): len = 5514.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00541757
PHY-3002 : Step(54): len = 5505.1, overlap = 4.75
PHY-3002 : Step(55): len = 5436.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0108351
PHY-3002 : Step(56): len = 5430.8, overlap = 4
PHY-3002 : Step(57): len = 5417.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.7%)

PHY-3001 : Legalized: Len = 6731.7, Over = 0
PHY-3001 : Final: Len = 6731.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015411s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (304.2%)

RUN-1003 : finish command "place" in  1.143347s wall, 1.781250s user + 0.453125s system = 2.234375s CPU (195.4%)

RUN-1004 : used memory is 180 MB, reserved memory is 136 MB, peak memory is 188 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 105 to 74
PHY-1001 : Pin misalignment score is improved from 74 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015891s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

PHY-1001 : End global routing;  0.108313s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (129.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157500s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (109.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.222682s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (105.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33800
PHY-1001 : End DR Iter 1; 0.007723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.215437s wall, 6.187500s user + 0.421875s system = 6.609375s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.450384s wall, 6.484375s user + 0.437500s system = 6.921875s CPU (107.3%)

RUN-1004 : used memory is 274 MB, reserved memory is 233 MB, peak memory is 560 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2383
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 409 valid insts, and 6154 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.667156s wall, 3.906250s user + 0.062500s system = 3.968750s CPU (238.1%)

RUN-1004 : used memory is 280 MB, reserved memory is 241 MB, peak memory is 560 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1873/1646 useful/useless nets, 1685/1477 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 200 onehot mux instances.
SYN-1020 : Optimized 863 distributor mux.
SYN-1016 : Merged 1214 instances.
SYN-1015 : Optimize round 1, 5716 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 693/332 useful/useless nets, 505/877 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 890 better
SYN-1014 : Optimize round 3
SYN-1032 : 692/0 useful/useless nets, 504/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          388
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                347
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |347    |38     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 704/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 844/0 useful/useless nets, 657/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 818/0 useful/useless nets, 631/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 1113/0 useful/useless nets, 926/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 116 (3.29), #lev = 3 (1.87)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 270 instances into 118 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 944/0 useful/useless nets, 757/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 344 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 132 adder to BLE ...
SYN-4008 : Packed 132 adder and 6 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 116 LUT to BLE ...
SYN-4008 : Packed 116 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 34 SEQ (825 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 232 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 348/473 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  342   out of  19600    1.74%
#reg                  344   out of  19600    1.76%
#le                   574
  #lut only           230   out of    574   40.07%
  #reg only           232   out of    574   40.42%
  #lut&reg            112   out of    574   19.51%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |574   |342   |344   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (185 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 301 instances
RUN-1001 : 144 mslices, 144 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 696 nets
RUN-1001 : 435 nets have 2 pins
RUN-1001 : 236 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 299 instances, 288 slices, 19 macros(113 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2246, tnet num: 694, tinst num: 299, tnode num: 2988, tedge num: 4129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 380 clock pins, and constraint 742 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084276s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (148.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183775
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(58): len = 153312, overlap = 0
PHY-3002 : Step(59): len = 142001, overlap = 0
PHY-3002 : Step(60): len = 132795, overlap = 0
PHY-3002 : Step(61): len = 126341, overlap = 0
PHY-3002 : Step(62): len = 120709, overlap = 0
PHY-3002 : Step(63): len = 114594, overlap = 0
PHY-3002 : Step(64): len = 109728, overlap = 0
PHY-3002 : Step(65): len = 104296, overlap = 0
PHY-3002 : Step(66): len = 100156, overlap = 0
PHY-3002 : Step(67): len = 95629.8, overlap = 0
PHY-3002 : Step(68): len = 92100, overlap = 0
PHY-3002 : Step(69): len = 87841, overlap = 0
PHY-3002 : Step(70): len = 84171.3, overlap = 0
PHY-3002 : Step(71): len = 80731.5, overlap = 0
PHY-3002 : Step(72): len = 77507.4, overlap = 0
PHY-3002 : Step(73): len = 74282.2, overlap = 0
PHY-3002 : Step(74): len = 71296.1, overlap = 0
PHY-3002 : Step(75): len = 68104.9, overlap = 0
PHY-3002 : Step(76): len = 65258.2, overlap = 0
PHY-3002 : Step(77): len = 61855.4, overlap = 0
PHY-3002 : Step(78): len = 58883.9, overlap = 0
PHY-3002 : Step(79): len = 55875.6, overlap = 0
PHY-3002 : Step(80): len = 53140, overlap = 0
PHY-3002 : Step(81): len = 49923.9, overlap = 0
PHY-3002 : Step(82): len = 47321, overlap = 0
PHY-3002 : Step(83): len = 44784, overlap = 0
PHY-3002 : Step(84): len = 41631.9, overlap = 0
PHY-3002 : Step(85): len = 39269, overlap = 0
PHY-3002 : Step(86): len = 36409.8, overlap = 0
PHY-3002 : Step(87): len = 33629.5, overlap = 0
PHY-3002 : Step(88): len = 31253.7, overlap = 0
PHY-3002 : Step(89): len = 28082.2, overlap = 0
PHY-3002 : Step(90): len = 26232.6, overlap = 0.75
PHY-3002 : Step(91): len = 24109.4, overlap = 2.5
PHY-3002 : Step(92): len = 20448.8, overlap = 3.25
PHY-3002 : Step(93): len = 18592.2, overlap = 3.75
PHY-3002 : Step(94): len = 17607.9, overlap = 3.5
PHY-3002 : Step(95): len = 15105.4, overlap = 4
PHY-3002 : Step(96): len = 14087.8, overlap = 5.75
PHY-3002 : Step(97): len = 13608.8, overlap = 6.75
PHY-3002 : Step(98): len = 11617.9, overlap = 7
PHY-3002 : Step(99): len = 10519.5, overlap = 7.75
PHY-3002 : Step(100): len = 9980.7, overlap = 9.25
PHY-3002 : Step(101): len = 9790.5, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000186046
PHY-3002 : Step(102): len = 9500.8, overlap = 9.75
PHY-3002 : Step(103): len = 9545.2, overlap = 8.75
PHY-3002 : Step(104): len = 9744.3, overlap = 4.25
PHY-3002 : Step(105): len = 9923.5, overlap = 1.75
PHY-3002 : Step(106): len = 9627.3, overlap = 1.75
PHY-3002 : Step(107): len = 9337.4, overlap = 2
PHY-3002 : Step(108): len = 9135.9, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000372092
PHY-3002 : Step(109): len = 8985.8, overlap = 1.75
PHY-3002 : Step(110): len = 8878.1, overlap = 1.25
PHY-3002 : Step(111): len = 8893.1, overlap = 1.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000744184
PHY-3002 : Step(112): len = 8946.9, overlap = 1.25
PHY-3002 : Step(113): len = 9003, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005760s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (542.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.70675e-06
PHY-3002 : Step(114): len = 8883.2, overlap = 10
PHY-3002 : Step(115): len = 8649.4, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.4135e-06
PHY-3002 : Step(116): len = 8368.8, overlap = 10.5
PHY-3002 : Step(117): len = 8368.2, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0827e-05
PHY-3002 : Step(118): len = 8251.5, overlap = 10.5
PHY-3002 : Step(119): len = 8291.6, overlap = 10.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.04485e-06
PHY-3002 : Step(120): len = 8279, overlap = 23.5
PHY-3002 : Step(121): len = 8331.8, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20897e-05
PHY-3002 : Step(122): len = 8437.2, overlap = 23.5
PHY-3002 : Step(123): len = 9006.6, overlap = 22.5
PHY-3002 : Step(124): len = 9315.6, overlap = 22
PHY-3002 : Step(125): len = 9634, overlap = 22
PHY-3002 : Step(126): len = 10483.5, overlap = 21.5
PHY-3002 : Step(127): len = 10389.8, overlap = 21.5
PHY-3002 : Step(128): len = 10318.4, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.41794e-05
PHY-3002 : Step(129): len = 10449.7, overlap = 19.75
PHY-3002 : Step(130): len = 11061.8, overlap = 16.5
PHY-3002 : Step(131): len = 11840.8, overlap = 13.5
PHY-3002 : Step(132): len = 11767.2, overlap = 13.5
PHY-3002 : Step(133): len = 11701.8, overlap = 13.5
PHY-3002 : Step(134): len = 11652.5, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.83588e-05
PHY-3002 : Step(135): len = 12427.3, overlap = 12.25
PHY-3002 : Step(136): len = 13320.3, overlap = 11.25
PHY-3002 : Step(137): len = 13702.4, overlap = 10.5
PHY-3002 : Step(138): len = 13736, overlap = 10.75
PHY-3002 : Step(139): len = 13763.6, overlap = 11
PHY-3002 : Step(140): len = 13664.3, overlap = 9
PHY-3002 : Step(141): len = 13612.6, overlap = 9
PHY-3002 : Step(142): len = 13591.2, overlap = 9.5
PHY-3002 : Step(143): len = 13522.9, overlap = 10.75
PHY-3002 : Step(144): len = 13468.5, overlap = 10.75
PHY-3002 : Step(145): len = 13383.9, overlap = 11.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.67176e-05
PHY-3002 : Step(146): len = 13636.7, overlap = 10.25
PHY-3002 : Step(147): len = 13956.5, overlap = 10.25
PHY-3002 : Step(148): len = 14145.1, overlap = 10.25
PHY-3002 : Step(149): len = 14278, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000193435
PHY-3002 : Step(150): len = 14596.6, overlap = 8.5
PHY-3002 : Step(151): len = 14779, overlap = 8
PHY-3002 : Step(152): len = 14845.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039508s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (158.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00172408
PHY-3002 : Step(153): len = 18260.7, overlap = 1
PHY-3002 : Step(154): len = 17818.2, overlap = 2.75
PHY-3002 : Step(155): len = 16727.9, overlap = 4.25
PHY-3002 : Step(156): len = 16260.3, overlap = 4.25
PHY-3002 : Step(157): len = 15733.1, overlap = 5.5
PHY-3002 : Step(158): len = 15479.2, overlap = 6.75
PHY-3002 : Step(159): len = 15461.8, overlap = 7
PHY-3002 : Step(160): len = 15260.9, overlap = 7.25
PHY-3002 : Step(161): len = 15103.5, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00344816
PHY-3002 : Step(162): len = 15184.3, overlap = 9
PHY-3002 : Step(163): len = 15206.7, overlap = 8.75
PHY-3002 : Step(164): len = 15193.9, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00689632
PHY-3002 : Step(165): len = 15197.6, overlap = 8.75
PHY-3002 : Step(166): len = 15190.8, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007609s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16744.4, Over = 0
PHY-3001 : Final: Len = 16744.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 24456, over cnt = 31(0%), over = 40, worst = 2
PHY-1002 : len = 24840, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 25096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025626s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (182.9%)

RUN-1003 : finish command "place" in  2.278287s wall, 3.109375s user + 1.359375s system = 4.468750s CPU (196.1%)

RUN-1004 : used memory is 314 MB, reserved memory is 274 MB, peak memory is 560 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 128 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 94
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 301 instances
RUN-1001 : 144 mslices, 144 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 696 nets
RUN-1001 : 435 nets have 2 pins
RUN-1001 : 236 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 24456, over cnt = 31(0%), over = 40, worst = 2
PHY-1002 : len = 24840, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 25096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021668s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.2%)

PHY-1001 : End global routing;  0.106957s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_gclk_net will be merged with clock rx_data
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.154578s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (121.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 53952, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.325823s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (153.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53944, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012123s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (257.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53960, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53960
PHY-1001 : End DR Iter 2; 0.011447s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_gclk_net will be merged with clock rx_data
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.909828s wall, 1.828125s user + 0.390625s system = 2.218750s CPU (116.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.147373s wall, 2.109375s user + 0.390625s system = 2.500000s CPU (116.4%)

RUN-1004 : used memory is 318 MB, reserved memory is 282 MB, peak memory is 598 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  342   out of  19600    1.74%
#reg                  344   out of  19600    1.76%
#le                   574
  #lut only           230   out of    574   40.07%
  #reg only           232   out of    574   40.42%
  #lut&reg            112   out of    574   19.51%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 301
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 696, pip num: 4801
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 486 valid insts, and 13289 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.212326s wall, 5.359375s user + 0.125000s system = 5.484375s CPU (247.9%)

RUN-1004 : used memory is 335 MB, reserved memory is 303 MB, peak memory is 598 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-8007 ERROR: net 'wei[2]' is constantly driven from multiple places in source/rtl/rgb_tx.v(30)
HDL-8007 ERROR: another driver from here in source/rtl/rgb_tx.v(39)
HDL-1007 : module 'rgb_tx' remains a black box, due to errors in its contents in source/rtl/rgb_tx.v(1)
HDL-8007 ERROR: rgb_tx is a black box in source/rtl/rgb_tx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3524/2 useful/useless nets, 3171/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2358 instances.
SYN-1015 : Optimize round 1, 5013 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1271/625 useful/useless nets, 918/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 1742 better
SYN-1014 : Optimize round 3
SYN-1032 : 328/925 useful/useless nets, 293/607 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1543 better
SYN-1014 : Optimize round 4
SYN-1032 : 325/0 useful/useless nets, 290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                164
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |164    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 339/0 useful/useless nets, 305/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 474/0 useful/useless nets, 440/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 448/0 useful/useless nets, 414/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 534/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.33), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 347/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 185/229 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |249   |162   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 137 instances, 127 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1023, tnet num: 281, tinst num: 137, tnode num: 1396, tedge num: 1646.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 373 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031088s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (150.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 73345.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(167): len = 48614.9, overlap = 0
PHY-3002 : Step(168): len = 34435.7, overlap = 0
PHY-3002 : Step(169): len = 28395.6, overlap = 0
PHY-3002 : Step(170): len = 24922.6, overlap = 0
PHY-3002 : Step(171): len = 22086.5, overlap = 0
PHY-3002 : Step(172): len = 19902.6, overlap = 0
PHY-3002 : Step(173): len = 17398.6, overlap = 0
PHY-3002 : Step(174): len = 14473.1, overlap = 0
PHY-3002 : Step(175): len = 12895.9, overlap = 0
PHY-3002 : Step(176): len = 11556.1, overlap = 0
PHY-3002 : Step(177): len = 9598.8, overlap = 0
PHY-3002 : Step(178): len = 8979.5, overlap = 0
PHY-3002 : Step(179): len = 8202.5, overlap = 0
PHY-3002 : Step(180): len = 7383.3, overlap = 0
PHY-3002 : Step(181): len = 6607.7, overlap = 0
PHY-3002 : Step(182): len = 6017.6, overlap = 0
PHY-3002 : Step(183): len = 5392.1, overlap = 0
PHY-3002 : Step(184): len = 5357.1, overlap = 0
PHY-3002 : Step(185): len = 4874.2, overlap = 0
PHY-3002 : Step(186): len = 4501.7, overlap = 0
PHY-3002 : Step(187): len = 4283.7, overlap = 0
PHY-3002 : Step(188): len = 4199.5, overlap = 0
PHY-3002 : Step(189): len = 4037.8, overlap = 0
PHY-3002 : Step(190): len = 3896.6, overlap = 0
PHY-3002 : Step(191): len = 3822.6, overlap = 0
PHY-3002 : Step(192): len = 3760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004686s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (666.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 3705.7, overlap = 1
PHY-3002 : Step(194): len = 3707.4, overlap = 0.75
PHY-3002 : Step(195): len = 3678.2, overlap = 1
PHY-3002 : Step(196): len = 3637.5, overlap = 1.75
PHY-3002 : Step(197): len = 3560.1, overlap = 2.75
PHY-3002 : Step(198): len = 3521, overlap = 3.75
PHY-3002 : Step(199): len = 3482.7, overlap = 5.25
PHY-3002 : Step(200): len = 3400.3, overlap = 6.25
PHY-3002 : Step(201): len = 3337.7, overlap = 7.25
PHY-3002 : Step(202): len = 3330.7, overlap = 7.75
PHY-3002 : Step(203): len = 3301, overlap = 9
PHY-3002 : Step(204): len = 3284.8, overlap = 8.5
PHY-3002 : Step(205): len = 3298.7, overlap = 7.25
PHY-3002 : Step(206): len = 3306.1, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11605e-05
PHY-3002 : Step(207): len = 3294.8, overlap = 15.5
PHY-3002 : Step(208): len = 3367, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23211e-05
PHY-3002 : Step(209): len = 3473.5, overlap = 14.25
PHY-3002 : Step(210): len = 3657, overlap = 14
PHY-3002 : Step(211): len = 4044.9, overlap = 11.75
PHY-3002 : Step(212): len = 4191.5, overlap = 8.75
PHY-3002 : Step(213): len = 4127.3, overlap = 7.5
PHY-3002 : Step(214): len = 4133.1, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46421e-05
PHY-3002 : Step(215): len = 4184, overlap = 7
PHY-3002 : Step(216): len = 4251.4, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92842e-05
PHY-3002 : Step(217): len = 4491.2, overlap = 6.5
PHY-3002 : Step(218): len = 4669.5, overlap = 5.5
PHY-3002 : Step(219): len = 4559.6, overlap = 4.75
PHY-3002 : Step(220): len = 4595.9, overlap = 4.5
PHY-3002 : Step(221): len = 4625.8, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028483s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (109.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00228561
PHY-3002 : Step(222): len = 6563.3, overlap = 2
PHY-3002 : Step(223): len = 5806.9, overlap = 4
PHY-3002 : Step(224): len = 5400.1, overlap = 3.25
PHY-3002 : Step(225): len = 5159.7, overlap = 3.25
PHY-3002 : Step(226): len = 5020.5, overlap = 4.25
PHY-3002 : Step(227): len = 4953.3, overlap = 5
PHY-3002 : Step(228): len = 4924, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00324381
PHY-3002 : Step(229): len = 4929.5, overlap = 5.25
PHY-3002 : Step(230): len = 4925.7, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00648762
PHY-3002 : Step(231): len = 4915.1, overlap = 5.25
PHY-3002 : Step(232): len = 4915.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6200.4, Over = 0
PHY-3001 : Final: Len = 6200.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

RUN-1003 : finish command "place" in  1.281852s wall, 1.718750s user + 0.687500s system = 2.406250s CPU (187.7%)

RUN-1004 : used memory is 319 MB, reserved memory is 283 MB, peak memory is 598 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 72
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020780s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (150.4%)

PHY-1001 : End global routing;  0.099703s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (109.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019160s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (163.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.218343s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (186.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006975s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29424
PHY-1001 : End DR Iter 2; 0.009064s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.570761s wall, 1.734375s user + 0.281250s system = 2.015625s CPU (128.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.782791s wall, 1.921875s user + 0.328125s system = 2.250000s CPU (126.2%)

RUN-1004 : used memory is 320 MB, reserved memory is 283 MB, peak memory is 599 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 139
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 283, pip num: 2264
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5809 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.590909s wall, 3.921875s user + 0.109375s system = 4.031250s CPU (253.4%)

RUN-1004 : used memory is 336 MB, reserved memory is 301 MB, peak memory is 599 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: 'leg_rgb' is not declared in source/rtl/rgb_tx.v(68)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(95)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(52)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(57)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3522/2 useful/useless nets, 3169/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 386 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5014 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1262/627 useful/useless nets, 909/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1734 better
SYN-1014 : Optimize round 3
SYN-1032 : 326/924 useful/useless nets, 291/607 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1534 better
SYN-1014 : Optimize round 4
SYN-1032 : 325/0 useful/useless nets, 290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                164
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |164    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 339/0 useful/useless nets, 305/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 474/0 useful/useless nets, 440/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 448/0 useful/useless nets, 414/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 534/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.33), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 347/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 185/229 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |249   |162   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 137 instances, 127 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1023, tnet num: 281, tinst num: 137, tnode num: 1396, tedge num: 1646.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 373 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027696s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 73345.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 48614.9, overlap = 0
PHY-3002 : Step(234): len = 34435.7, overlap = 0
PHY-3002 : Step(235): len = 28395.6, overlap = 0
PHY-3002 : Step(236): len = 24922.6, overlap = 0
PHY-3002 : Step(237): len = 22086.5, overlap = 0
PHY-3002 : Step(238): len = 19902.6, overlap = 0
PHY-3002 : Step(239): len = 17398.6, overlap = 0
PHY-3002 : Step(240): len = 14473.1, overlap = 0
PHY-3002 : Step(241): len = 12895.9, overlap = 0
PHY-3002 : Step(242): len = 11556.1, overlap = 0
PHY-3002 : Step(243): len = 9598.8, overlap = 0
PHY-3002 : Step(244): len = 8979.5, overlap = 0
PHY-3002 : Step(245): len = 8202.5, overlap = 0
PHY-3002 : Step(246): len = 7383.3, overlap = 0
PHY-3002 : Step(247): len = 6607.7, overlap = 0
PHY-3002 : Step(248): len = 6017.6, overlap = 0
PHY-3002 : Step(249): len = 5392.1, overlap = 0
PHY-3002 : Step(250): len = 5357.1, overlap = 0
PHY-3002 : Step(251): len = 4874.2, overlap = 0
PHY-3002 : Step(252): len = 4501.7, overlap = 0
PHY-3002 : Step(253): len = 4283.7, overlap = 0
PHY-3002 : Step(254): len = 4199.5, overlap = 0
PHY-3002 : Step(255): len = 4037.8, overlap = 0
PHY-3002 : Step(256): len = 3896.6, overlap = 0
PHY-3002 : Step(257): len = 3822.6, overlap = 0
PHY-3002 : Step(258): len = 3760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(259): len = 3705.7, overlap = 1
PHY-3002 : Step(260): len = 3707.4, overlap = 0.75
PHY-3002 : Step(261): len = 3678.2, overlap = 1
PHY-3002 : Step(262): len = 3637.5, overlap = 1.75
PHY-3002 : Step(263): len = 3560.1, overlap = 2.75
PHY-3002 : Step(264): len = 3521, overlap = 3.75
PHY-3002 : Step(265): len = 3482.7, overlap = 5.25
PHY-3002 : Step(266): len = 3400.3, overlap = 6.25
PHY-3002 : Step(267): len = 3337.7, overlap = 7.25
PHY-3002 : Step(268): len = 3330.7, overlap = 7.75
PHY-3002 : Step(269): len = 3301, overlap = 9
PHY-3002 : Step(270): len = 3284.8, overlap = 8.5
PHY-3002 : Step(271): len = 3298.7, overlap = 7.25
PHY-3002 : Step(272): len = 3306.1, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11605e-05
PHY-3002 : Step(273): len = 3294.8, overlap = 15.5
PHY-3002 : Step(274): len = 3367, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23211e-05
PHY-3002 : Step(275): len = 3473.5, overlap = 14.25
PHY-3002 : Step(276): len = 3657, overlap = 14
PHY-3002 : Step(277): len = 4044.9, overlap = 11.75
PHY-3002 : Step(278): len = 4191.5, overlap = 8.75
PHY-3002 : Step(279): len = 4127.3, overlap = 7.5
PHY-3002 : Step(280): len = 4133.1, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46421e-05
PHY-3002 : Step(281): len = 4184, overlap = 7
PHY-3002 : Step(282): len = 4251.4, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92842e-05
PHY-3002 : Step(283): len = 4491.2, overlap = 6.5
PHY-3002 : Step(284): len = 4669.5, overlap = 5.5
PHY-3002 : Step(285): len = 4559.6, overlap = 4.75
PHY-3002 : Step(286): len = 4595.9, overlap = 4.5
PHY-3002 : Step(287): len = 4625.8, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027540s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (340.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00228561
PHY-3002 : Step(288): len = 6563.3, overlap = 2
PHY-3002 : Step(289): len = 5806.9, overlap = 4
PHY-3002 : Step(290): len = 5400.1, overlap = 3.25
PHY-3002 : Step(291): len = 5159.7, overlap = 3.25
PHY-3002 : Step(292): len = 5020.5, overlap = 4.25
PHY-3002 : Step(293): len = 4953.3, overlap = 5
PHY-3002 : Step(294): len = 4924, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00324381
PHY-3002 : Step(295): len = 4929.5, overlap = 5.25
PHY-3002 : Step(296): len = 4925.7, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00648762
PHY-3002 : Step(297): len = 4915.1, overlap = 5.25
PHY-3002 : Step(298): len = 4915.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007663s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6200.4, Over = 0
PHY-3001 : Final: Len = 6200.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018490s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.5%)

RUN-1003 : finish command "place" in  1.241501s wall, 1.531250s user + 0.812500s system = 2.343750s CPU (188.8%)

RUN-1004 : used memory is 332 MB, reserved memory is 296 MB, peak memory is 599 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 72
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021121s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (148.0%)

PHY-1001 : End global routing;  0.104663s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (119.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015356s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.192000s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (130.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29424
PHY-1001 : End DR Iter 2; 0.008403s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.493156s wall, 1.375000s user + 0.265625s system = 1.640625s CPU (109.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.705911s wall, 1.593750s user + 0.296875s system = 1.890625s CPU (110.8%)

RUN-1004 : used memory is 342 MB, reserved memory is 308 MB, peak memory is 613 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 139
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 283, pip num: 2260
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5805 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.640856s wall, 3.687500s user + 0.125000s system = 3.812500s CPU (232.3%)

RUN-1004 : used memory is 352 MB, reserved memory is 321 MB, peak memory is 613 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.745475s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (103.8%)

RUN-1004 : used memory is 472 MB, reserved memory is 435 MB, peak memory is 613 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.620961s wall, 0.281250s user + 0.187500s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 499 MB, reserved memory is 464 MB, peak memory is 613 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.919752s wall, 2.156250s user + 0.296875s system = 2.453125s CPU (27.5%)

RUN-1004 : used memory is 376 MB, reserved memory is 335 MB, peak memory is 613 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(52)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(57)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3522/2 useful/useless nets, 3169/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 385 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2358 instances.
SYN-1015 : Optimize round 1, 5015 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1264/626 useful/useless nets, 911/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1733 better
SYN-1014 : Optimize round 3
SYN-1032 : 327/924 useful/useless nets, 292/607 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1537 better
SYN-1014 : Optimize round 4
SYN-1032 : 325/0 useful/useless nets, 290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                164
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |164    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 339/0 useful/useless nets, 305/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 474/0 useful/useless nets, 440/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 448/0 useful/useless nets, 414/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 534/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.33), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 347/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 185/229 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |249   |162   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 137 instances, 127 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1023, tnet num: 281, tinst num: 137, tnode num: 1396, tedge num: 1646.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 373 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029126s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (160.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 73345.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(299): len = 48614.9, overlap = 0
PHY-3002 : Step(300): len = 34435.7, overlap = 0
PHY-3002 : Step(301): len = 28395.6, overlap = 0
PHY-3002 : Step(302): len = 24922.6, overlap = 0
PHY-3002 : Step(303): len = 22086.5, overlap = 0
PHY-3002 : Step(304): len = 19902.6, overlap = 0
PHY-3002 : Step(305): len = 17398.6, overlap = 0
PHY-3002 : Step(306): len = 14473.1, overlap = 0
PHY-3002 : Step(307): len = 12895.9, overlap = 0
PHY-3002 : Step(308): len = 11556.1, overlap = 0
PHY-3002 : Step(309): len = 9598.8, overlap = 0
PHY-3002 : Step(310): len = 8979.5, overlap = 0
PHY-3002 : Step(311): len = 8202.5, overlap = 0
PHY-3002 : Step(312): len = 7383.3, overlap = 0
PHY-3002 : Step(313): len = 6607.7, overlap = 0
PHY-3002 : Step(314): len = 6017.6, overlap = 0
PHY-3002 : Step(315): len = 5392.1, overlap = 0
PHY-3002 : Step(316): len = 5357.1, overlap = 0
PHY-3002 : Step(317): len = 4874.2, overlap = 0
PHY-3002 : Step(318): len = 4501.7, overlap = 0
PHY-3002 : Step(319): len = 4283.7, overlap = 0
PHY-3002 : Step(320): len = 4199.5, overlap = 0
PHY-3002 : Step(321): len = 4037.8, overlap = 0
PHY-3002 : Step(322): len = 3896.6, overlap = 0
PHY-3002 : Step(323): len = 3822.6, overlap = 0
PHY-3002 : Step(324): len = 3760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004918s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(325): len = 3705.7, overlap = 1
PHY-3002 : Step(326): len = 3707.4, overlap = 0.75
PHY-3002 : Step(327): len = 3678.2, overlap = 1
PHY-3002 : Step(328): len = 3637.5, overlap = 1.75
PHY-3002 : Step(329): len = 3560.1, overlap = 2.75
PHY-3002 : Step(330): len = 3521, overlap = 3.75
PHY-3002 : Step(331): len = 3482.7, overlap = 5.25
PHY-3002 : Step(332): len = 3400.3, overlap = 6.25
PHY-3002 : Step(333): len = 3337.7, overlap = 7.25
PHY-3002 : Step(334): len = 3330.7, overlap = 7.75
PHY-3002 : Step(335): len = 3301, overlap = 9
PHY-3002 : Step(336): len = 3284.8, overlap = 8.5
PHY-3002 : Step(337): len = 3298.7, overlap = 7.25
PHY-3002 : Step(338): len = 3306.1, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11605e-05
PHY-3002 : Step(339): len = 3294.8, overlap = 15.5
PHY-3002 : Step(340): len = 3367, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23211e-05
PHY-3002 : Step(341): len = 3473.5, overlap = 14.25
PHY-3002 : Step(342): len = 3657, overlap = 14
PHY-3002 : Step(343): len = 4044.9, overlap = 11.75
PHY-3002 : Step(344): len = 4191.5, overlap = 8.75
PHY-3002 : Step(345): len = 4127.3, overlap = 7.5
PHY-3002 : Step(346): len = 4133.1, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46421e-05
PHY-3002 : Step(347): len = 4184, overlap = 7
PHY-3002 : Step(348): len = 4251.4, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92842e-05
PHY-3002 : Step(349): len = 4491.2, overlap = 6.5
PHY-3002 : Step(350): len = 4669.5, overlap = 5.5
PHY-3002 : Step(351): len = 4559.6, overlap = 4.75
PHY-3002 : Step(352): len = 4595.9, overlap = 4.5
PHY-3002 : Step(353): len = 4625.8, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027179s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (230.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00228561
PHY-3002 : Step(354): len = 6563.3, overlap = 2
PHY-3002 : Step(355): len = 5806.9, overlap = 4
PHY-3002 : Step(356): len = 5400.1, overlap = 3.25
PHY-3002 : Step(357): len = 5159.7, overlap = 3.25
PHY-3002 : Step(358): len = 5020.5, overlap = 4.25
PHY-3002 : Step(359): len = 4953.3, overlap = 5
PHY-3002 : Step(360): len = 4924, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00324381
PHY-3002 : Step(361): len = 4929.5, overlap = 5.25
PHY-3002 : Step(362): len = 4925.7, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00648762
PHY-3002 : Step(363): len = 4915.1, overlap = 5.25
PHY-3002 : Step(364): len = 4915.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6200.4, Over = 0
PHY-3001 : Final: Len = 6200.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019683s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.4%)

RUN-1003 : finish command "place" in  1.251641s wall, 1.937500s user + 0.546875s system = 2.484375s CPU (198.5%)

RUN-1004 : used memory is 360 MB, reserved memory is 344 MB, peak memory is 613 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 72
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023324s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (201.0%)

PHY-1001 : End global routing;  0.107810s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (144.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015484s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.226935s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (130.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29424
PHY-1001 : End DR Iter 2; 0.009546s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.540687s wall, 1.375000s user + 0.281250s system = 1.656250s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.759489s wall, 1.609375s user + 0.296875s system = 1.906250s CPU (108.3%)

RUN-1004 : used memory is 370 MB, reserved memory is 352 MB, peak memory is 638 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 139
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 283, pip num: 2264
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5809 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.587936s wall, 3.765625s user + 0.078125s system = 3.843750s CPU (242.1%)

RUN-1004 : used memory is 373 MB, reserved memory is 352 MB, peak memory is 638 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.879244s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (107.3%)

RUN-1004 : used memory is 468 MB, reserved memory is 452 MB, peak memory is 638 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.638306s wall, 0.218750s user + 0.109375s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 497 MB, reserved memory is 483 MB, peak memory is 638 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.063753s wall, 2.265625s user + 0.234375s system = 2.500000s CPU (27.6%)

RUN-1004 : used memory is 374 MB, reserved memory is 352 MB, peak memory is 638 MB
GUI-1001 : Download success!
