// Seed: 1866559323
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input wire  id_2
);
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_2 = 32'd43
) (
    input  wor  _id_0,
    input  wor  id_1
    , id_5,
    input  wire _id_2,
    output tri0 id_3
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire ["" -  id_2  &  id_0  !=  -1 : 1] id_7;
  logic id_8;
  always @(id_7 == (id_6) or posedge -1) begin : LABEL_0
    id_5 <= 1;
  end
endmodule
