#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 17 10:33:10 2022
# Process ID: 1424
# Current directory: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22360 E:\University\Electerical\FPGA\Dr Geraylou\Fall 01-02\HW\HW01\FPGA_HW01\FPGA_HW01.xpr
# Log file: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/vivado.log
# Journal file: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_main.tcl
close_sim
launch_simulation
close_project
create_project project_1 C:/Users/r3z4/project_1 -part xc7v585tffg1157-3
set_property target_language VHDL [current_project]
file mkdir C:/Users/r3z4/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/r3z4/project_1/project_1.srcs/sources_1/new/main.vhd w ]
add_files C:/Users/r3z4/project_1/project_1.srcs/sources_1/new/main.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_project
create_project project_2 C:/Users/r3z4/Desktop/project_2 -part xc7s6cpga196-2
set_property target_language VHDL [current_project]
file mkdir C:/Users/r3z4/Desktop/project_2/project_2.srcs/sources_1/new
close [ open C:/Users/r3z4/Desktop/project_2/project_2.srcs/sources_1/new/main.vhd w ]
add_files C:/Users/r3z4/Desktop/project_2/project_2.srcs/sources_1/new/main.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
file mkdir C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd w ]
add_files -fileset sim_1 C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd
update_compile_order -fileset sim_1
launch_simulation
source main.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
