Error: Current design is not defined. (UID-4)
0
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 03:54:24 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     25
    Multiply driven inputs (LINT-6)                                 5
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 03:56:55 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     25
    Multiply driven inputs (LINT-6)                                 5
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 04:07:11 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     25
    Multiply driven inputs (LINT-6)                                 5
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 04:09:06 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     25
    Multiply driven inputs (LINT-6)                                 5
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 20:29:26 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     26
    Multiply driven inputs (LINT-6)                                 6
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 20:45:35 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     26
    Multiply driven inputs (LINT-6)                                 6
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 20:48:30 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 21:14:45 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 21:59:54 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 22:38:38 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 22:43:51 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 22:48:01 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:27:16 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:37:14 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:43:10 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:54:04 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:03:31 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:30:09 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:35:32 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:42:44 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 21:25:28 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 21:34:12 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:04:46 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:16:32 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:27:23 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_2' is connected to pins 'wrst_n', 'reset'', 'rrest_n'.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:34:14 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:42:13 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:51:58 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:17:59 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:31:11 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:46:53 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:51:06 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 03:28:53 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 06:09:48 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 06:13:45 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 06:16:02 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 16:21:52 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     11
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      4

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           30
    A tristate bus has a non tri-state driver (LINT-34)            30
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'fifo_full_f_fifo' has non three-state driver 'A6/A0/w_full_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_d_vld_f_rx' has non three-state driver 'A5/C71/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[0]' has non three-state driver 'A5/C70/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[1]' has non three-state driver 'A5/C70/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[2]' has non three-state driver 'A5/C70/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[3]' has non three-state driver 'A5/C70/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[4]' has non three-state driver 'A5/C70/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[5]' has non three-state driver 'A5/C70/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[6]' has non three-state driver 'A5/C70/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[7]' has non three-state driver 'A5/C70/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rdata_valid_f_reg_file' has non three-state driver 'A3/RdData_valid_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[0]' has non three-state driver 'A3/RdData_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[1]' has non three-state driver 'A3/RdData_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[2]' has non three-state driver 'A3/RdData_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[3]' has non three-state driver 'A3/RdData_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[4]' has non three-state driver 'A3/RdData_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[5]' has non three-state driver 'A3/RdData_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[6]' has non three-state driver 'A3/RdData_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[7]' has non three-state driver 'A3/RdData_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'out_valid_f_alu' has non three-state driver 'A1/out_valid_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[0]' has non three-state driver 'A1/alu_out_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[1]' has non three-state driver 'A1/alu_out_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[2]' has non three-state driver 'A1/alu_out_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[3]' has non three-state driver 'A1/alu_out_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[4]' has non three-state driver 'A1/alu_out_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[5]' has non three-state driver 'A1/alu_out_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[6]' has non three-state driver 'A1/alu_out_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[7]' has non three-state driver 'A1/alu_out_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 16:28:13 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 22:49:50 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_2' is connected to pins 'wrst_n', 'reset'', 'rrest_n'.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:04:36 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:07:14 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:12:49 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:15:07 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:20:22 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:22:49 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:25:04 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:27:29 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:30:28 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:59:50 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              23
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C62' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 00:05:04 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 23:20:56 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 23:23:31 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
