
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b8 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b8)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 == rs2 == rs3 != rd, rs1==f18, rs2==f18, rs3==f18, rd==f25,fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f18; op2:f18; op3:f18; dest:f25; op1val:0x3c25f232; op2val:0x3c25f232;
op3val:0x3c25f232; valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f25, f18, f18, f18, dyn, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==f12, rs2==f23, rs3==f12, rd==f29,fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f12; op2:f23; op3:f12; dest:f29; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3c25f232; valaddr_reg:x3; val_offset:3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f29, f12, f23, f12, dyn, 32, 0, x3, 3*FLEN/8, x4, x1, x2)

inst_2:
// rs1 == rd == rs3 != rs2, rs1==f20, rs2==f12, rs3==f20, rd==f20,fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f20; op2:f12; op3:f20; dest:f20; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3c25f232; valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f20, f20, f12, f20, dyn, 64, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_3:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==f0, rs2==f21, rs3==f2, rd==f30,fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f0; op2:f21; op3:f2; dest:f30; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3e2b939f; valaddr_reg:x3; val_offset:9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f30, f0, f21, f2, dyn, 96, 0, x3, 9*FLEN/8, x4, x1, x2)

inst_4:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==f24, rs2==f3, rs3==f0, rd==f0,fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f24; op2:f3; op3:f0; dest:f0; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3e2b939f; valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f0, f24, f3, f0, dyn, 128, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_5:
// rd == rs2 == rs3 != rs1, rs1==f16, rs2==f7, rs3==f7, rd==f7,fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f16; op2:f7; op3:f7; dest:f7; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x425ec93d; valaddr_reg:x3; val_offset:15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f7, f16, f7, f7, dyn, 0, 0, x3, 15*FLEN/8, x4, x1, x2)

inst_6:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==f3, rs2==f13, rs3==f30, rd==f3,fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f3; op2:f13; op3:f30; dest:f3; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x3f59bcc8; valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f3, f3, f13, f30, dyn, 32, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_7:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==f23, rs2==f24, rs3==f1, rd==f24,fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f23; op2:f24; op3:f1; dest:f24; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x3f59bcc8; valaddr_reg:x3; val_offset:21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f24, f23, f24, f1, dyn, 64, 0, x3, 21*FLEN/8, x4, x1, x2)

inst_8:
// rs1 == rs2 == rs3 == rd, rs1==f14, rs2==f14, rs3==f14, rd==f14,fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f14; op2:f14; op3:f14; dest:f14; op1val:0x3c7a32dc; op2val:0x3c7a32dc;
op3val:0x3c7a32dc; valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f14, f14, f14, f14, dyn, 96, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_9:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==f19, rs2==f17, rs3==f17, rd==f5,fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f19; op2:f17; op3:f17; dest:f5; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x425ec93d; valaddr_reg:x3; val_offset:27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f5, f19, f17, f17, dyn, 128, 0, x3, 27*FLEN/8, x4, x1, x2)

inst_10:
// rs1 == rs2 == rd != rs3, rs1==f10, rs2==f10, rs3==f11, rd==f10,fs1 == 0 and fe1 == 0x79 and fm1 == 0x21556e and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0b38ee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f7a87 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f10; op2:f10; op3:f11; dest:f10; op1val:0x3ca1556e; op2val:0x3ca1556e;
op3val:0x3eaf7a87; valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f10, f10, f10, f11, dyn, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_11:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==f25, rs2==f25, rs3==f26, rd==f12,fs1 == 0 and fe1 == 0x79 and fm1 == 0x21556e and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0b38ee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f7a87 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f25; op2:f25; op3:f26; dest:f12; op1val:0x3ca1556e; op2val:0x3ca1556e;
op3val:0x3eaf7a87; valaddr_reg:x3; val_offset:33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f12, f25, f25, f26, dyn, 32, 0, x3, 33*FLEN/8, x4, x1, x2)

inst_12:
// rs1==f6, rs2==f11, rs3==f24, rd==f21,fs1 == 0 and fe1 == 0x79 and fm1 == 0x21556e and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0b38ee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f7a87 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f6; op2:f11; op3:f24; dest:f21; op1val:0x3ca1556e; op2val:0x418b38ee;
op3val:0x3eaf7a87; valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f21, f6, f11, f24, dyn, 64, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_13:
// rs1==f2, rs2==f5, rs3==f23, rd==f16,fs1 == 0 and fe1 == 0x79 and fm1 == 0x21556e and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0b38ee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f7a87 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f2; op2:f5; op3:f23; dest:f16; op1val:0x3ca1556e; op2val:0x418b38ee;
op3val:0x3eaf7a87; valaddr_reg:x3; val_offset:39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f16, f2, f5, f23, dyn, 96, 0, x3, 39*FLEN/8, x4, x1, x2)

inst_14:
// rs1==f29, rs2==f31, rs3==f9, rd==f2,fs1 == 0 and fe1 == 0x79 and fm1 == 0x21556e and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0b38ee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f7a87 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f29; op2:f31; op3:f9; dest:f2; op1val:0x3ca1556e; op2val:0x418b38ee;
op3val:0x3eaf7a87; valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f2, f29, f31, f9, dyn, 128, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_15:
// rs1==f27, rs2==f30, rs3==f28, rd==f6,fs1 == 0 and fe1 == 0x79 and fm1 == 0x22685b and fs2 == 0 and fe2 == 0x84 and fm2 == 0x31f146 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61c670 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f27; op2:f30; op3:f28; dest:f6; op1val:0x3ca2685b; op2val:0x4231f146;
op3val:0x3f61c670; valaddr_reg:x3; val_offset:45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f6, f27, f30, f28, dyn, 0, 0, x3, 45*FLEN/8, x4, x1, x2)

inst_16:
// rs1==f1, rs2==f22, rs3==f5, rd==f11,fs1 == 0 and fe1 == 0x79 and fm1 == 0x22685b and fs2 == 0 and fe2 == 0x84 and fm2 == 0x31f146 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61c670 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f1; op2:f22; op3:f5; dest:f11; op1val:0x3ca2685b; op2val:0x4231f146;
op3val:0x3f61c670; valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f11, f1, f22, f5, dyn, 32, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_17:
// rs1==f15, rs2==f2, rs3==f16, rd==f18,fs1 == 0 and fe1 == 0x79 and fm1 == 0x22685b and fs2 == 0 and fe2 == 0x84 and fm2 == 0x31f146 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61c670 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f15; op2:f2; op3:f16; dest:f18; op1val:0x3ca2685b; op2val:0x4231f146;
op3val:0x3f61c670; valaddr_reg:x3; val_offset:51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f18, f15, f2, f16, dyn, 64, 0, x3, 51*FLEN/8, x4, x1, x2)

inst_18:
// rs1==f21, rs2==f19, rs3==f13, rd==f23,fs1 == 0 and fe1 == 0x79 and fm1 == 0x22685b and fs2 == 0 and fe2 == 0x84 and fm2 == 0x31f146 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61c670 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f21; op2:f19; op3:f13; dest:f23; op1val:0x3ca2685b; op2val:0x4231f146;
op3val:0x3f61c670; valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f23, f21, f19, f13, dyn, 96, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_19:
// rs1==f30, rs2==f16, rs3==f4, rd==f31,fs1 == 0 and fe1 == 0x79 and fm1 == 0x22685b and fs2 == 0 and fe2 == 0x84 and fm2 == 0x31f146 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61c670 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f16; op3:f4; dest:f31; op1val:0x3ca2685b; op2val:0x4231f146;
op3val:0x3f61c670; valaddr_reg:x3; val_offset:57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f16, f4, dyn, 128, 0, x3, 57*FLEN/8, x4, x1, x2)

inst_20:
// rs1==f28, rs2==f4, rs3==f3, rd==f22,fs1 == 0 and fe1 == 0x79 and fm1 == 0x422e85 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x79b112 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d658f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f28; op2:f4; op3:f3; dest:f22; op1val:0x3cc22e85; op2val:0x41f9b112;
op3val:0x3f3d658f; valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f22, f28, f4, f3, dyn, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_21:
// rs1==f31, rs2==f9, rs3==f8, rd==f1,fs1 == 0 and fe1 == 0x79 and fm1 == 0x422e85 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x79b112 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d658f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f31; op2:f9; op3:f8; dest:f1; op1val:0x3cc22e85; op2val:0x41f9b112;
op3val:0x3f3d658f; valaddr_reg:x3; val_offset:63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f1, f31, f9, f8, dyn, 32, 0, x3, 63*FLEN/8, x4, x1, x2)

inst_22:
// rs1==f13, rs2==f8, rs3==f19, rd==f26,fs1 == 0 and fe1 == 0x79 and fm1 == 0x422e85 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x79b112 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d658f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f13; op2:f8; op3:f19; dest:f26; op1val:0x3cc22e85; op2val:0x41f9b112;
op3val:0x3f3d658f; valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f26, f13, f8, f19, dyn, 64, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_23:
// rs1==f17, rs2==f1, rs3==f31, rd==f27,fs1 == 0 and fe1 == 0x79 and fm1 == 0x422e85 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x79b112 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d658f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f17; op2:f1; op3:f31; dest:f27; op1val:0x3cc22e85; op2val:0x41f9b112;
op3val:0x3f3d658f; valaddr_reg:x3; val_offset:69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f27, f17, f1, f31, dyn, 96, 0, x3, 69*FLEN/8, x4, x1, x2)

inst_24:
// rs1==f22, rs2==f15, rs3==f21, rd==f17,fs1 == 0 and fe1 == 0x79 and fm1 == 0x422e85 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x79b112 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d658f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f22; op2:f15; op3:f21; dest:f17; op1val:0x3cc22e85; op2val:0x41f9b112;
op3val:0x3f3d658f; valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f17, f22, f15, f21, dyn, 128, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_25:
// rs1==f4, rs2==f6, rs3==f27, rd==f13,fs1 == 0 and fe1 == 0x79 and fm1 == 0x4284a7 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x209c2d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x741328 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f4; op2:f6; op3:f27; dest:f13; op1val:0x3cc284a7; op2val:0x42209c2d;
op3val:0x3f741328; valaddr_reg:x3; val_offset:75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f13, f4, f6, f27, dyn, 0, 0, x3, 75*FLEN/8, x4, x1, x2)

inst_26:
// rs1==f8, rs2==f0, rs3==f10, rd==f9,fs1 == 0 and fe1 == 0x79 and fm1 == 0x4284a7 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x209c2d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x741328 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f8; op2:f0; op3:f10; dest:f9; op1val:0x3cc284a7; op2val:0x42209c2d;
op3val:0x3f741328; valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f9, f8, f0, f10, dyn, 32, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_27:
// rs1==f7, rs2==f29, rs3==f15, rd==f4,fs1 == 0 and fe1 == 0x79 and fm1 == 0x4284a7 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x209c2d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x741328 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f7; op2:f29; op3:f15; dest:f4; op1val:0x3cc284a7; op2val:0x42209c2d;
op3val:0x3f741328; valaddr_reg:x3; val_offset:81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f4, f7, f29, f15, dyn, 64, 0, x3, 81*FLEN/8, x4, x1, x2)

inst_28:
// rs1==f26, rs2==f28, rs3==f25, rd==f8,fs1 == 0 and fe1 == 0x79 and fm1 == 0x4284a7 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x209c2d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x741328 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f26; op2:f28; op3:f25; dest:f8; op1val:0x3cc284a7; op2val:0x42209c2d;
op3val:0x3f741328; valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f8, f26, f28, f25, dyn, 96, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_29:
// rs1==f5, rs2==f27, rs3==f6, rd==f28,fs1 == 0 and fe1 == 0x79 and fm1 == 0x4284a7 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x209c2d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x741328 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f5; op2:f27; op3:f6; dest:f28; op1val:0x3cc284a7; op2val:0x42209c2d;
op3val:0x3f741328; valaddr_reg:x3; val_offset:87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f28, f5, f27, f6, dyn, 128, 0, x3, 87*FLEN/8, x4, x1, x2)

inst_30:
// rs1==f9, rs2==f20, rs3==f22, rd==f19,fs1 == 0 and fe1 == 0x79 and fm1 == 0x6045bc and fs2 == 0 and fe2 == 0x83 and fm2 == 0x045a39 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x67e5ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f9; op2:f20; op3:f22; dest:f19; op1val:0x3ce045bc; op2val:0x41845a39;
op3val:0x3ee7e5ff; valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f19, f9, f20, f22, dyn, 0, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_31:
// rs1==f11, rs2==f26, rs3==f29, rd==f15,fs1 == 0 and fe1 == 0x79 and fm1 == 0x6045bc and fs2 == 0 and fe2 == 0x83 and fm2 == 0x045a39 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x67e5ff and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f11; op2:f26; op3:f29; dest:f15; op1val:0x3ce045bc; op2val:0x41845a39;
op3val:0x3ee7e5ff; valaddr_reg:x3; val_offset:93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f15, f11, f26, f29, dyn, 32, 0, x3, 93*FLEN/8, x4, x1, x2)

inst_32:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6045bc and fs2 == 0 and fe2 == 0x83 and fm2 == 0x045a39 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x67e5ff and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce045bc; op2val:0x41845a39;
op3val:0x3ee7e5ff; valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_33:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6045bc and fs2 == 0 and fe2 == 0x83 and fm2 == 0x045a39 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x67e5ff and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce045bc; op2val:0x41845a39;
op3val:0x3ee7e5ff; valaddr_reg:x3; val_offset:99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 99*FLEN/8, x4, x1, x2)

inst_34:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6045bc and fs2 == 0 and fe2 == 0x83 and fm2 == 0x045a39 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x67e5ff and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce045bc; op2val:0x41845a39;
op3val:0x3ee7e5ff; valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x636696 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5896e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406494 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce36696; op2val:0x41d896e0;
op3val:0x3f406494; valaddr_reg:x3; val_offset:105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x636696 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5896e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406494 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce36696; op2val:0x41d896e0;
op3val:0x3f406494; valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 108*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x636696 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5896e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406494 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce36696; op2val:0x41d896e0;
op3val:0x3f406494; valaddr_reg:x3; val_offset:111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 111*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x636696 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5896e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406494 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce36696; op2val:0x41d896e0;
op3val:0x3f406494; valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 114*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x636696 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5896e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406494 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce36696; op2val:0x41d896e0;
op3val:0x3f406494; valaddr_reg:x3; val_offset:117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 117*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x682ef9 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x2a87c4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1aaa54 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce82ef9; op2val:0x41aa87c4;
op3val:0x3f1aaa54; valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 120*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x682ef9 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x2a87c4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1aaa54 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce82ef9; op2val:0x41aa87c4;
op3val:0x3f1aaa54; valaddr_reg:x3; val_offset:123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 123*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x682ef9 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x2a87c4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1aaa54 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce82ef9; op2val:0x41aa87c4;
op3val:0x3f1aaa54; valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 126*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x682ef9 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x2a87c4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1aaa54 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce82ef9; op2val:0x41aa87c4;
op3val:0x3f1aaa54; valaddr_reg:x3; val_offset:129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 129*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x682ef9 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x2a87c4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1aaa54 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ce82ef9; op2val:0x41aa87c4;
op3val:0x3f1aaa54; valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 132*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6e77b9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x408dc1 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x335dd7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3cee77b9; op2val:0x41408dc1;
op3val:0x3eb35dd7; valaddr_reg:x3; val_offset:135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 135*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6e77b9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x408dc1 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x335dd7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3cee77b9; op2val:0x41408dc1;
op3val:0x3eb35dd7; valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 138*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6e77b9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x408dc1 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x335dd7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3cee77b9; op2val:0x41408dc1;
op3val:0x3eb35dd7; valaddr_reg:x3; val_offset:141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 141*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6e77b9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x408dc1 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x335dd7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3cee77b9; op2val:0x41408dc1;
op3val:0x3eb35dd7; valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 144*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x6e77b9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x408dc1 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x335dd7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3cee77b9; op2val:0x41408dc1;
op3val:0x3eb35dd7; valaddr_reg:x3; val_offset:147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 147*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x045c75 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x586732 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5fc6bc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d045c75; op2val:0x41d86732;
op3val:0x3f5fc6bc; valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 150*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x045c75 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x586732 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5fc6bc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d045c75; op2val:0x41d86732;
op3val:0x3f5fc6bc; valaddr_reg:x3; val_offset:153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 153*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x045c75 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x586732 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5fc6bc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d045c75; op2val:0x41d86732;
op3val:0x3f5fc6bc; valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 156*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x045c75 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x586732 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5fc6bc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d045c75; op2val:0x41d86732;
op3val:0x3f5fc6bc; valaddr_reg:x3; val_offset:159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 159*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x045c75 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x586732 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5fc6bc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d045c75; op2val:0x41d86732;
op3val:0x3f5fc6bc; valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 162*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x2d220b and fs2 == 0 and fe2 == 0x83 and fm2 == 0x20b36c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x595d3f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d2d220b; op2val:0x41a0b36c;
op3val:0x3f595d3f; valaddr_reg:x3; val_offset:165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 165*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x2d220b and fs2 == 0 and fe2 == 0x83 and fm2 == 0x20b36c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x595d3f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d2d220b; op2val:0x41a0b36c;
op3val:0x3f595d3f; valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 168*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x2d220b and fs2 == 0 and fe2 == 0x83 and fm2 == 0x20b36c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x595d3f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d2d220b; op2val:0x41a0b36c;
op3val:0x3f595d3f; valaddr_reg:x3; val_offset:171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 171*FLEN/8, x4, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x2d220b and fs2 == 0 and fe2 == 0x83 and fm2 == 0x20b36c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x595d3f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d2d220b; op2val:0x41a0b36c;
op3val:0x3f595d3f; valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 174*FLEN/8, x4, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x2d220b and fs2 == 0 and fe2 == 0x83 and fm2 == 0x20b36c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x595d3f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d2d220b; op2val:0x41a0b36c;
op3val:0x3f595d3f; valaddr_reg:x3; val_offset:177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 177*FLEN/8, x4, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x321d3f and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6398 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d827c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d321d3f; op2val:0x414b6398;
op3val:0x3f0d827c; valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 180*FLEN/8, x4, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x321d3f and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6398 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d827c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d321d3f; op2val:0x414b6398;
op3val:0x3f0d827c; valaddr_reg:x3; val_offset:183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 183*FLEN/8, x4, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x321d3f and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6398 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d827c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d321d3f; op2val:0x414b6398;
op3val:0x3f0d827c; valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 186*FLEN/8, x4, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x321d3f and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6398 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d827c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d321d3f; op2val:0x414b6398;
op3val:0x3f0d827c; valaddr_reg:x3; val_offset:189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 189*FLEN/8, x4, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x321d3f and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6398 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d827c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d321d3f; op2val:0x414b6398;
op3val:0x3f0d827c; valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 192*FLEN/8, x4, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x385142 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x61e910 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22a738 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d385142; op2val:0x4161e910;
op3val:0x3f22a738; valaddr_reg:x3; val_offset:195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 195*FLEN/8, x4, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x385142 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x61e910 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22a738 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d385142; op2val:0x4161e910;
op3val:0x3f22a738; valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 198*FLEN/8, x4, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x385142 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x61e910 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22a738 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d385142; op2val:0x4161e910;
op3val:0x3f22a738; valaddr_reg:x3; val_offset:201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 201*FLEN/8, x4, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x385142 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x61e910 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22a738 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d385142; op2val:0x4161e910;
op3val:0x3f22a738; valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 204*FLEN/8, x4, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x385142 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x61e910 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22a738 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d385142; op2val:0x4161e910;
op3val:0x3f22a738; valaddr_reg:x3; val_offset:207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 207*FLEN/8, x4, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x3ca5a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5244e6 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1af2aa and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d3ca5a9; op2val:0x405244e6;
op3val:0x3e1af2aa; valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 210*FLEN/8, x4, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x3ca5a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5244e6 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1af2aa and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d3ca5a9; op2val:0x405244e6;
op3val:0x3e1af2aa; valaddr_reg:x3; val_offset:213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 213*FLEN/8, x4, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x3ca5a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5244e6 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1af2aa and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d3ca5a9; op2val:0x405244e6;
op3val:0x3e1af2aa; valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 216*FLEN/8, x4, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x3ca5a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5244e6 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1af2aa and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d3ca5a9; op2val:0x405244e6;
op3val:0x3e1af2aa; valaddr_reg:x3; val_offset:219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 219*FLEN/8, x4, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x3ca5a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5244e6 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1af2aa and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d3ca5a9; op2val:0x405244e6;
op3val:0x3e1af2aa; valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 222*FLEN/8, x4, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x401c63 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x532aee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1e779d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d401c63; op2val:0x40d32aee;
op3val:0x3e9e779d; valaddr_reg:x3; val_offset:225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 225*FLEN/8, x4, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x401c63 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x532aee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1e779d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d401c63; op2val:0x40d32aee;
op3val:0x3e9e779d; valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 228*FLEN/8, x4, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x401c63 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x532aee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1e779d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d401c63; op2val:0x40d32aee;
op3val:0x3e9e779d; valaddr_reg:x3; val_offset:231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 231*FLEN/8, x4, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x401c63 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x532aee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1e779d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d401c63; op2val:0x40d32aee;
op3val:0x3e9e779d; valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 234*FLEN/8, x4, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x401c63 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x532aee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1e779d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d401c63; op2val:0x40d32aee;
op3val:0x3e9e779d; valaddr_reg:x3; val_offset:237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 237*FLEN/8, x4, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6cd40c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4ce36a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d8b5c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6cd40c; op2val:0x414ce36a;
op3val:0x3f3d8b5c; valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 240*FLEN/8, x4, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6cd40c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4ce36a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d8b5c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6cd40c; op2val:0x414ce36a;
op3val:0x3f3d8b5c; valaddr_reg:x3; val_offset:243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 243*FLEN/8, x4, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6cd40c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4ce36a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d8b5c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6cd40c; op2val:0x414ce36a;
op3val:0x3f3d8b5c; valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 246*FLEN/8, x4, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6cd40c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4ce36a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d8b5c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6cd40c; op2val:0x414ce36a;
op3val:0x3f3d8b5c; valaddr_reg:x3; val_offset:249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 249*FLEN/8, x4, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6cd40c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4ce36a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3d8b5c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6cd40c; op2val:0x414ce36a;
op3val:0x3f3d8b5c; valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 252*FLEN/8, x4, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6fa798 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x183049 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x0e78b6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6fa798; op2val:0x40983049;
op3val:0x3e8e78b6; valaddr_reg:x3; val_offset:255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 255*FLEN/8, x4, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6fa798 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x183049 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x0e78b6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6fa798; op2val:0x40983049;
op3val:0x3e8e78b6; valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 258*FLEN/8, x4, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6fa798 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x183049 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x0e78b6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6fa798; op2val:0x40983049;
op3val:0x3e8e78b6; valaddr_reg:x3; val_offset:261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 261*FLEN/8, x4, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6fa798 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x183049 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x0e78b6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6fa798; op2val:0x40983049;
op3val:0x3e8e78b6; valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 264*FLEN/8, x4, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0x7a and fm1 == 0x6fa798 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x183049 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x0e78b6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d6fa798; op2val:0x40983049;
op3val:0x3e8e78b6; valaddr_reg:x3; val_offset:267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 267*FLEN/8, x4, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x00fb07 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x427e95 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x43fc05 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d80fb07; op2val:0x3e427e95;
op3val:0x3c43fc05; valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 270*FLEN/8, x4, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x00fb07 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x427e95 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x43fc05 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d80fb07; op2val:0x3e427e95;
op3val:0x3c43fc05; valaddr_reg:x3; val_offset:273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 273*FLEN/8, x4, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x00fb07 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x427e95 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x43fc05 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d80fb07; op2val:0x3e427e95;
op3val:0x3c43fc05; valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 276*FLEN/8, x4, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x00fb07 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x427e95 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x43fc05 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d80fb07; op2val:0x3e427e95;
op3val:0x3c43fc05; valaddr_reg:x3; val_offset:279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 279*FLEN/8, x4, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x00fb07 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x427e95 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x43fc05 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d80fb07; op2val:0x3e427e95;
op3val:0x3c43fc05; valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 282*FLEN/8, x4, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x05d9f9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x5aca42 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x64cabe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d85d9f9; op2val:0x415aca42;
op3val:0x3f64cabe; valaddr_reg:x3; val_offset:285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 285*FLEN/8, x4, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x05d9f9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x5aca42 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x64cabe and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d85d9f9; op2val:0x415aca42;
op3val:0x3f64cabe; valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 288*FLEN/8, x4, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x05d9f9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x5aca42 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x64cabe and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d85d9f9; op2val:0x415aca42;
op3val:0x3f64cabe; valaddr_reg:x3; val_offset:291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 291*FLEN/8, x4, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x05d9f9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x5aca42 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x64cabe and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d85d9f9; op2val:0x415aca42;
op3val:0x3f64cabe; valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 294*FLEN/8, x4, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x05d9f9 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x5aca42 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x64cabe and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d85d9f9; op2val:0x415aca42;
op3val:0x3f64cabe; valaddr_reg:x3; val_offset:297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 297*FLEN/8, x4, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x15f5ea and fs2 == 0 and fe2 == 0x82 and fm2 == 0x3eb11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5f6886 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d95f5ea; op2val:0x413eb11b;
op3val:0x3f5f6886; valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 300*FLEN/8, x4, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x15f5ea and fs2 == 0 and fe2 == 0x82 and fm2 == 0x3eb11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5f6886 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d95f5ea; op2val:0x413eb11b;
op3val:0x3f5f6886; valaddr_reg:x3; val_offset:303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 303*FLEN/8, x4, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x15f5ea and fs2 == 0 and fe2 == 0x82 and fm2 == 0x3eb11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5f6886 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d95f5ea; op2val:0x413eb11b;
op3val:0x3f5f6886; valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 306*FLEN/8, x4, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x15f5ea and fs2 == 0 and fe2 == 0x82 and fm2 == 0x3eb11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5f6886 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d95f5ea; op2val:0x413eb11b;
op3val:0x3f5f6886; valaddr_reg:x3; val_offset:309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 309*FLEN/8, x4, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x15f5ea and fs2 == 0 and fe2 == 0x82 and fm2 == 0x3eb11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5f6886 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d95f5ea; op2val:0x413eb11b;
op3val:0x3f5f6886; valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 312*FLEN/8, x4, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x333978 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b958c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0e8745 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db33978; op2val:0x40cb958c;
op3val:0x3f0e8745; valaddr_reg:x3; val_offset:315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 315*FLEN/8, x4, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x333978 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b958c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0e8745 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db33978; op2val:0x40cb958c;
op3val:0x3f0e8745; valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 318*FLEN/8, x4, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x333978 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b958c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0e8745 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db33978; op2val:0x40cb958c;
op3val:0x3f0e8745; valaddr_reg:x3; val_offset:321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 321*FLEN/8, x4, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x333978 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b958c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0e8745 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db33978; op2val:0x40cb958c;
op3val:0x3f0e8745; valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 324*FLEN/8, x4, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x333978 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b958c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0e8745 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db33978; op2val:0x40cb958c;
op3val:0x3f0e8745; valaddr_reg:x3; val_offset:327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 327*FLEN/8, x4, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x38c6c3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a6ca8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eebfe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db8c6c3; op2val:0x401a6ca8;
op3val:0x3e5eebfe; valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 330*FLEN/8, x4, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x38c6c3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a6ca8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eebfe and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db8c6c3; op2val:0x401a6ca8;
op3val:0x3e5eebfe; valaddr_reg:x3; val_offset:333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 333*FLEN/8, x4, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x38c6c3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a6ca8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eebfe and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db8c6c3; op2val:0x401a6ca8;
op3val:0x3e5eebfe; valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 336*FLEN/8, x4, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x38c6c3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a6ca8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eebfe and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db8c6c3; op2val:0x401a6ca8;
op3val:0x3e5eebfe; valaddr_reg:x3; val_offset:339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 339*FLEN/8, x4, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x38c6c3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a6ca8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eebfe and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3db8c6c3; op2val:0x401a6ca8;
op3val:0x3e5eebfe; valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 342*FLEN/8, x4, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x3ffb13 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1a0522 and fs3 == 0 and fe3 == 0x76 and fm3 == 0x6701c7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dbffb13; op2val:0x3d1a0522;
op3val:0x3b6701c7; valaddr_reg:x3; val_offset:345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 345*FLEN/8, x4, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x3ffb13 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1a0522 and fs3 == 0 and fe3 == 0x76 and fm3 == 0x6701c7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dbffb13; op2val:0x3d1a0522;
op3val:0x3b6701c7; valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 348*FLEN/8, x4, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x3ffb13 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1a0522 and fs3 == 0 and fe3 == 0x76 and fm3 == 0x6701c7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dbffb13; op2val:0x3d1a0522;
op3val:0x3b6701c7; valaddr_reg:x3; val_offset:351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 351*FLEN/8, x4, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x3ffb13 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1a0522 and fs3 == 0 and fe3 == 0x76 and fm3 == 0x6701c7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dbffb13; op2val:0x3d1a0522;
op3val:0x3b6701c7; valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 354*FLEN/8, x4, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x3ffb13 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1a0522 and fs3 == 0 and fe3 == 0x76 and fm3 == 0x6701c7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dbffb13; op2val:0x3d1a0522;
op3val:0x3b6701c7; valaddr_reg:x3; val_offset:357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 357*FLEN/8, x4, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x42dce7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x022767 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x462458 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dc2dce7; op2val:0x40022767;
op3val:0x3e462458; valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 360*FLEN/8, x4, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x42dce7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x022767 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x462458 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dc2dce7; op2val:0x40022767;
op3val:0x3e462458; valaddr_reg:x3; val_offset:363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 363*FLEN/8, x4, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x42dce7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x022767 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x462458 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dc2dce7; op2val:0x40022767;
op3val:0x3e462458; valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 366*FLEN/8, x4, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x42dce7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x022767 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x462458 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dc2dce7; op2val:0x40022767;
op3val:0x3e462458; valaddr_reg:x3; val_offset:369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 369*FLEN/8, x4, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x42dce7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x022767 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x462458 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dc2dce7; op2val:0x40022767;
op3val:0x3e462458; valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 372*FLEN/8, x4, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x4dc1a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0c2a3b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x614fad and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dcdc1a3; op2val:0x400c2a3b;
op3val:0x3e614fad; valaddr_reg:x3; val_offset:375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 375*FLEN/8, x4, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x4dc1a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0c2a3b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x614fad and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dcdc1a3; op2val:0x400c2a3b;
op3val:0x3e614fad; valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 378*FLEN/8, x4, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x4dc1a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0c2a3b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x614fad and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dcdc1a3; op2val:0x400c2a3b;
op3val:0x3e614fad; valaddr_reg:x3; val_offset:381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 381*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_128:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x4dc1a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0c2a3b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x614fad and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dcdc1a3; op2val:0x400c2a3b;
op3val:0x3e614fad; valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 384*FLEN/8, x4, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x4dc1a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0c2a3b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x614fad and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dcdc1a3; op2val:0x400c2a3b;
op3val:0x3e614fad; valaddr_reg:x3; val_offset:387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 387*FLEN/8, x4, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x559d10 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x219988 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06d7e3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dd59d10; op2val:0x40a19988;
op3val:0x3f06d7e3; valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 390*FLEN/8, x4, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x559d10 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x219988 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06d7e3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dd59d10; op2val:0x40a19988;
op3val:0x3f06d7e3; valaddr_reg:x3; val_offset:393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 393*FLEN/8, x4, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x559d10 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x219988 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06d7e3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dd59d10; op2val:0x40a19988;
op3val:0x3f06d7e3; valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 396*FLEN/8, x4, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x559d10 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x219988 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06d7e3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dd59d10; op2val:0x40a19988;
op3val:0x3f06d7e3; valaddr_reg:x3; val_offset:399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 399*FLEN/8, x4, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x559d10 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x219988 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06d7e3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dd59d10; op2val:0x40a19988;
op3val:0x3f06d7e3; valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 402*FLEN/8, x4, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x5d4d53 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5cb8f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3ece52 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ddd4d53; op2val:0x405cb8f0;
op3val:0x3ebece52; valaddr_reg:x3; val_offset:405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 405*FLEN/8, x4, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x5d4d53 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5cb8f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3ece52 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ddd4d53; op2val:0x405cb8f0;
op3val:0x3ebece52; valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 408*FLEN/8, x4, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x5d4d53 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5cb8f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3ece52 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ddd4d53; op2val:0x405cb8f0;
op3val:0x3ebece52; valaddr_reg:x3; val_offset:411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 411*FLEN/8, x4, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x5d4d53 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5cb8f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3ece52 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ddd4d53; op2val:0x405cb8f0;
op3val:0x3ebece52; valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 414*FLEN/8, x4, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x5d4d53 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5cb8f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3ece52 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ddd4d53; op2val:0x405cb8f0;
op3val:0x3ebece52; valaddr_reg:x3; val_offset:417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 417*FLEN/8, x4, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x6ff556 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0dd2d8 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x04efc3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3deff556; op2val:0x3e8dd2d8;
op3val:0x3d04efc3; valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 420*FLEN/8, x4, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x6ff556 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0dd2d8 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x04efc3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3deff556; op2val:0x3e8dd2d8;
op3val:0x3d04efc3; valaddr_reg:x3; val_offset:423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 423*FLEN/8, x4, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x6ff556 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0dd2d8 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x04efc3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3deff556; op2val:0x3e8dd2d8;
op3val:0x3d04efc3; valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 426*FLEN/8, x4, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x6ff556 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0dd2d8 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x04efc3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3deff556; op2val:0x3e8dd2d8;
op3val:0x3d04efc3; valaddr_reg:x3; val_offset:429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 429*FLEN/8, x4, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x6ff556 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0dd2d8 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x04efc3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3deff556; op2val:0x3e8dd2d8;
op3val:0x3d04efc3; valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 432*FLEN/8, x4, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x7f057d and fs2 == 0 and fe2 == 0x81 and fm2 == 0x305ad1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2fae3e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dff057d; op2val:0x40b05ad1;
op3val:0x3f2fae3e; valaddr_reg:x3; val_offset:435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 435*FLEN/8, x4, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x7f057d and fs2 == 0 and fe2 == 0x81 and fm2 == 0x305ad1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2fae3e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dff057d; op2val:0x40b05ad1;
op3val:0x3f2fae3e; valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 438*FLEN/8, x4, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x7f057d and fs2 == 0 and fe2 == 0x81 and fm2 == 0x305ad1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2fae3e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dff057d; op2val:0x40b05ad1;
op3val:0x3f2fae3e; valaddr_reg:x3; val_offset:441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 441*FLEN/8, x4, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x7f057d and fs2 == 0 and fe2 == 0x81 and fm2 == 0x305ad1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2fae3e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dff057d; op2val:0x40b05ad1;
op3val:0x3f2fae3e; valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 444*FLEN/8, x4, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x7b and fm1 == 0x7f057d and fs2 == 0 and fe2 == 0x81 and fm2 == 0x305ad1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2fae3e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3dff057d; op2val:0x40b05ad1;
op3val:0x3f2fae3e; valaddr_reg:x3; val_offset:447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 447*FLEN/8, x4, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x007f9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e2cca and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4efa59 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e007f9d; op2val:0x3fce2cca;
op3val:0x3e4efa59; valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 450*FLEN/8, x4, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x007f9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e2cca and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4efa59 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e007f9d; op2val:0x3fce2cca;
op3val:0x3e4efa59; valaddr_reg:x3; val_offset:453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 453*FLEN/8, x4, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x007f9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e2cca and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4efa59 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e007f9d; op2val:0x3fce2cca;
op3val:0x3e4efa59; valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 456*FLEN/8, x4, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x007f9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e2cca and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4efa59 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e007f9d; op2val:0x3fce2cca;
op3val:0x3e4efa59; valaddr_reg:x3; val_offset:459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 459*FLEN/8, x4, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x007f9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e2cca and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4efa59 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e007f9d; op2val:0x3fce2cca;
op3val:0x3e4efa59; valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 462*FLEN/8, x4, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0228dd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7642f5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a6aa0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0228dd; op2val:0x40f642f5;
op3val:0x3f7a6aa0; valaddr_reg:x3; val_offset:465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 465*FLEN/8, x4, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0228dd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7642f5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a6aa0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0228dd; op2val:0x40f642f5;
op3val:0x3f7a6aa0; valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 468*FLEN/8, x4, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0228dd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7642f5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a6aa0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0228dd; op2val:0x40f642f5;
op3val:0x3f7a6aa0; valaddr_reg:x3; val_offset:471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 471*FLEN/8, x4, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0228dd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7642f5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a6aa0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0228dd; op2val:0x40f642f5;
op3val:0x3f7a6aa0; valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 474*FLEN/8, x4, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0228dd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7642f5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a6aa0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0228dd; op2val:0x40f642f5;
op3val:0x3f7a6aa0; valaddr_reg:x3; val_offset:477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 477*FLEN/8, x4, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0491bb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22de2c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x28ae8c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0491bb; op2val:0x4022de2c;
op3val:0x3ea8ae8c; valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 480*FLEN/8, x4, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0491bb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22de2c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x28ae8c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0491bb; op2val:0x4022de2c;
op3val:0x3ea8ae8c; valaddr_reg:x3; val_offset:483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 483*FLEN/8, x4, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0491bb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22de2c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x28ae8c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0491bb; op2val:0x4022de2c;
op3val:0x3ea8ae8c; valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 486*FLEN/8, x4, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0491bb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22de2c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x28ae8c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0491bb; op2val:0x4022de2c;
op3val:0x3ea8ae8c; valaddr_reg:x3; val_offset:489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 489*FLEN/8, x4, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0491bb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22de2c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x28ae8c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0491bb; op2val:0x4022de2c;
op3val:0x3ea8ae8c; valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 492*FLEN/8, x4, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0bf485 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0e429b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1b8c18 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0bf485; op2val:0x400e429b;
op3val:0x3e9b8c18; valaddr_reg:x3; val_offset:495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 495*FLEN/8, x4, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0bf485 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0e429b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1b8c18 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0bf485; op2val:0x400e429b;
op3val:0x3e9b8c18; valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 498*FLEN/8, x4, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0bf485 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0e429b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1b8c18 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0bf485; op2val:0x400e429b;
op3val:0x3e9b8c18; valaddr_reg:x3; val_offset:501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 501*FLEN/8, x4, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0bf485 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0e429b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1b8c18 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0bf485; op2val:0x400e429b;
op3val:0x3e9b8c18; valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 504*FLEN/8, x4, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0bf485 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0e429b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1b8c18 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0bf485; op2val:0x400e429b;
op3val:0x3e9b8c18; valaddr_reg:x3; val_offset:507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 507*FLEN/8, x4, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0c6e13 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x36f292 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x48b6a3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0c6e13; op2val:0x40b6f292;
op3val:0x3f48b6a3; valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 510*FLEN/8, x4, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0c6e13 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x36f292 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x48b6a3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0c6e13; op2val:0x40b6f292;
op3val:0x3f48b6a3; valaddr_reg:x3; val_offset:513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 513*FLEN/8, x4, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0c6e13 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x36f292 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x48b6a3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0c6e13; op2val:0x40b6f292;
op3val:0x3f48b6a3; valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 516*FLEN/8, x4, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0c6e13 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x36f292 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x48b6a3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0c6e13; op2val:0x40b6f292;
op3val:0x3f48b6a3; valaddr_reg:x3; val_offset:519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 519*FLEN/8, x4, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x0c6e13 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x36f292 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x48b6a3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e0c6e13; op2val:0x40b6f292;
op3val:0x3f48b6a3; valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 522*FLEN/8, x4, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x10eda4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x209e30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35dc2a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e10eda4; op2val:0x40a09e30;
op3val:0x3f35dc2a; valaddr_reg:x3; val_offset:525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 525*FLEN/8, x4, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x10eda4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x209e30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35dc2a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e10eda4; op2val:0x40a09e30;
op3val:0x3f35dc2a; valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 528*FLEN/8, x4, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x10eda4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x209e30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35dc2a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e10eda4; op2val:0x40a09e30;
op3val:0x3f35dc2a; valaddr_reg:x3; val_offset:531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 531*FLEN/8, x4, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x10eda4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x209e30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35dc2a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e10eda4; op2val:0x40a09e30;
op3val:0x3f35dc2a; valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 534*FLEN/8, x4, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x10eda4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x209e30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35dc2a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e10eda4; op2val:0x40a09e30;
op3val:0x3f35dc2a; valaddr_reg:x3; val_offset:537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 537*FLEN/8, x4, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x16e879 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x286e71 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x469355 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e16e879; op2val:0x3fa86e71;
op3val:0x3e469355; valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 540*FLEN/8, x4, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x16e879 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x286e71 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x469355 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e16e879; op2val:0x3fa86e71;
op3val:0x3e469355; valaddr_reg:x3; val_offset:543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 543*FLEN/8, x4, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x16e879 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x286e71 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x469355 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e16e879; op2val:0x3fa86e71;
op3val:0x3e469355; valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 546*FLEN/8, x4, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x16e879 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x286e71 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x469355 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e16e879; op2val:0x3fa86e71;
op3val:0x3e469355; valaddr_reg:x3; val_offset:549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 549*FLEN/8, x4, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x16e879 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x286e71 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x469355 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e16e879; op2val:0x3fa86e71;
op3val:0x3e469355; valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 552*FLEN/8, x4, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x1ab047 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3b0429 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x620290 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e1ab047; op2val:0x3d3b0429;
op3val:0x3be20290; valaddr_reg:x3; val_offset:555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 555*FLEN/8, x4, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x1ab047 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3b0429 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x620290 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e1ab047; op2val:0x3d3b0429;
op3val:0x3be20290; valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 558*FLEN/8, x4, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x1ab047 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3b0429 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x620290 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e1ab047; op2val:0x3d3b0429;
op3val:0x3be20290; valaddr_reg:x3; val_offset:561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 561*FLEN/8, x4, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x1ab047 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3b0429 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x620290 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e1ab047; op2val:0x3d3b0429;
op3val:0x3be20290; valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 564*FLEN/8, x4, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x1ab047 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3b0429 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x620290 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e1ab047; op2val:0x3d3b0429;
op3val:0x3be20290; valaddr_reg:x3; val_offset:567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 567*FLEN/8, x4, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2364de and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50c768 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x05413a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2364de; op2val:0x4050c768;
op3val:0x3f05413a; valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 570*FLEN/8, x4, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2364de and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50c768 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x05413a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2364de; op2val:0x4050c768;
op3val:0x3f05413a; valaddr_reg:x3; val_offset:573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 573*FLEN/8, x4, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2364de and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50c768 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x05413a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2364de; op2val:0x4050c768;
op3val:0x3f05413a; valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 576*FLEN/8, x4, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2364de and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50c768 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x05413a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2364de; op2val:0x4050c768;
op3val:0x3f05413a; valaddr_reg:x3; val_offset:579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 579*FLEN/8, x4, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2364de and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50c768 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x05413a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2364de; op2val:0x4050c768;
op3val:0x3f05413a; valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 582*FLEN/8, x4, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23d718 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2c92a8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ce4c1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23d718; op2val:0x40ac92a8;
op3val:0x3f5ce4c1; valaddr_reg:x3; val_offset:585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 585*FLEN/8, x4, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23d718 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2c92a8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ce4c1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23d718; op2val:0x40ac92a8;
op3val:0x3f5ce4c1; valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 588*FLEN/8, x4, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23d718 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2c92a8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ce4c1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23d718; op2val:0x40ac92a8;
op3val:0x3f5ce4c1; valaddr_reg:x3; val_offset:591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 591*FLEN/8, x4, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23d718 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2c92a8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ce4c1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23d718; op2val:0x40ac92a8;
op3val:0x3f5ce4c1; valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 594*FLEN/8, x4, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23d718 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2c92a8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ce4c1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23d718; op2val:0x40ac92a8;
op3val:0x3f5ce4c1; valaddr_reg:x3; val_offset:597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 597*FLEN/8, x4, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23df7c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30fc1f and fs3 == 0 and fe3 == 0x7a and fm3 == 0x629613 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23df7c; op2val:0x3eb0fc1f;
op3val:0x3d629613; valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 600*FLEN/8, x4, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23df7c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30fc1f and fs3 == 0 and fe3 == 0x7a and fm3 == 0x629613 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23df7c; op2val:0x3eb0fc1f;
op3val:0x3d629613; valaddr_reg:x3; val_offset:603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 603*FLEN/8, x4, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23df7c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30fc1f and fs3 == 0 and fe3 == 0x7a and fm3 == 0x629613 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23df7c; op2val:0x3eb0fc1f;
op3val:0x3d629613; valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 606*FLEN/8, x4, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23df7c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30fc1f and fs3 == 0 and fe3 == 0x7a and fm3 == 0x629613 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23df7c; op2val:0x3eb0fc1f;
op3val:0x3d629613; valaddr_reg:x3; val_offset:609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 609*FLEN/8, x4, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x23df7c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30fc1f and fs3 == 0 and fe3 == 0x7a and fm3 == 0x629613 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e23df7c; op2val:0x3eb0fc1f;
op3val:0x3d629613; valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 612*FLEN/8, x4, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2f4089 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1cca89 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56abf5 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2f4089; op2val:0x409cca89;
op3val:0x3f56abf5; valaddr_reg:x3; val_offset:615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 615*FLEN/8, x4, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2f4089 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1cca89 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56abf5 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2f4089; op2val:0x409cca89;
op3val:0x3f56abf5; valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 618*FLEN/8, x4, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2f4089 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1cca89 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56abf5 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2f4089; op2val:0x409cca89;
op3val:0x3f56abf5; valaddr_reg:x3; val_offset:621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 621*FLEN/8, x4, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2f4089 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1cca89 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56abf5 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2f4089; op2val:0x409cca89;
op3val:0x3f56abf5; valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 624*FLEN/8, x4, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x2f4089 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1cca89 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56abf5 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e2f4089; op2val:0x409cca89;
op3val:0x3f56abf5; valaddr_reg:x3; val_offset:627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 627*FLEN/8, x4, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x32045b and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1139a9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x49f921 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e32045b; op2val:0x409139a9;
op3val:0x3f49f921; valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 630*FLEN/8, x4, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x32045b and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1139a9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x49f921 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e32045b; op2val:0x409139a9;
op3val:0x3f49f921; valaddr_reg:x3; val_offset:633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 633*FLEN/8, x4, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x32045b and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1139a9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x49f921 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e32045b; op2val:0x409139a9;
op3val:0x3f49f921; valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 636*FLEN/8, x4, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x32045b and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1139a9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x49f921 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e32045b; op2val:0x409139a9;
op3val:0x3f49f921; valaddr_reg:x3; val_offset:639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 639*FLEN/8, x4, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x32045b and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1139a9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x49f921 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e32045b; op2val:0x409139a9;
op3val:0x3f49f921; valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 642*FLEN/8, x4, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3298be and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5426d9 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x140197 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3298be; op2val:0x3f5426d9;
op3val:0x3e140197; valaddr_reg:x3; val_offset:645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 645*FLEN/8, x4, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3298be and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5426d9 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x140197 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3298be; op2val:0x3f5426d9;
op3val:0x3e140197; valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 648*FLEN/8, x4, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3298be and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5426d9 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x140197 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3298be; op2val:0x3f5426d9;
op3val:0x3e140197; valaddr_reg:x3; val_offset:651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 651*FLEN/8, x4, x1, x2)

inst_218:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3298be and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5426d9 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x140197 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3298be; op2val:0x3f5426d9;
op3val:0x3e140197; valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 654*FLEN/8, x4, x1, x2)

inst_219:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3298be and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5426d9 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x140197 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3298be; op2val:0x3f5426d9;
op3val:0x3e140197; valaddr_reg:x3; val_offset:657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 657*FLEN/8, x4, x1, x2)

inst_220:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x365959 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x008ec6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3724bf and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e365959; op2val:0x40808ec6;
op3val:0x3f3724bf; valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 660*FLEN/8, x4, x1, x2)

inst_221:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x365959 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x008ec6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3724bf and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e365959; op2val:0x40808ec6;
op3val:0x3f3724bf; valaddr_reg:x3; val_offset:663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 663*FLEN/8, x4, x1, x2)

inst_222:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x365959 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x008ec6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3724bf and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e365959; op2val:0x40808ec6;
op3val:0x3f3724bf; valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 666*FLEN/8, x4, x1, x2)

inst_223:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x365959 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x008ec6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3724bf and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e365959; op2val:0x40808ec6;
op3val:0x3f3724bf; valaddr_reg:x3; val_offset:669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 669*FLEN/8, x4, x1, x2)

inst_224:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x365959 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x008ec6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3724bf and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e365959; op2val:0x40808ec6;
op3val:0x3f3724bf; valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 672*FLEN/8, x4, x1, x2)

inst_225:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x390eb4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x40ac66 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0b47a7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e390eb4; op2val:0x3f40ac66;
op3val:0x3e0b47a7; valaddr_reg:x3; val_offset:675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 675*FLEN/8, x4, x1, x2)

inst_226:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x390eb4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x40ac66 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0b47a7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e390eb4; op2val:0x3f40ac66;
op3val:0x3e0b47a7; valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 678*FLEN/8, x4, x1, x2)

inst_227:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x390eb4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x40ac66 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0b47a7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e390eb4; op2val:0x3f40ac66;
op3val:0x3e0b47a7; valaddr_reg:x3; val_offset:681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 681*FLEN/8, x4, x1, x2)

inst_228:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x390eb4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x40ac66 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0b47a7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e390eb4; op2val:0x3f40ac66;
op3val:0x3e0b47a7; valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 684*FLEN/8, x4, x1, x2)

inst_229:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x390eb4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x40ac66 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0b47a7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e390eb4; op2val:0x3f40ac66;
op3val:0x3e0b47a7; valaddr_reg:x3; val_offset:687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 687*FLEN/8, x4, x1, x2)

inst_230:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x395d93 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x030f36 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3dcbcc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e395d93; op2val:0x40830f36;
op3val:0x3f3dcbcc; valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 690*FLEN/8, x4, x1, x2)

inst_231:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x395d93 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x030f36 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3dcbcc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e395d93; op2val:0x40830f36;
op3val:0x3f3dcbcc; valaddr_reg:x3; val_offset:693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 693*FLEN/8, x4, x1, x2)

inst_232:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x395d93 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x030f36 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3dcbcc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e395d93; op2val:0x40830f36;
op3val:0x3f3dcbcc; valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 696*FLEN/8, x4, x1, x2)

inst_233:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x395d93 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x030f36 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3dcbcc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e395d93; op2val:0x40830f36;
op3val:0x3f3dcbcc; valaddr_reg:x3; val_offset:699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 699*FLEN/8, x4, x1, x2)

inst_234:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x395d93 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x030f36 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3dcbcc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e395d93; op2val:0x40830f36;
op3val:0x3f3dcbcc; valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 702*FLEN/8, x4, x1, x2)

inst_235:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x396cff and fs2 == 0 and fe2 == 0x80 and fm2 == 0x48b03d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x115ccf and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e396cff; op2val:0x4048b03d;
op3val:0x3f115ccf; valaddr_reg:x3; val_offset:705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 705*FLEN/8, x4, x1, x2)

inst_236:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x396cff and fs2 == 0 and fe2 == 0x80 and fm2 == 0x48b03d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x115ccf and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e396cff; op2val:0x4048b03d;
op3val:0x3f115ccf; valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 708*FLEN/8, x4, x1, x2)

inst_237:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x396cff and fs2 == 0 and fe2 == 0x80 and fm2 == 0x48b03d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x115ccf and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e396cff; op2val:0x4048b03d;
op3val:0x3f115ccf; valaddr_reg:x3; val_offset:711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 711*FLEN/8, x4, x1, x2)

inst_238:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x396cff and fs2 == 0 and fe2 == 0x80 and fm2 == 0x48b03d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x115ccf and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e396cff; op2val:0x4048b03d;
op3val:0x3f115ccf; valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 714*FLEN/8, x4, x1, x2)

inst_239:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x396cff and fs2 == 0 and fe2 == 0x80 and fm2 == 0x48b03d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x115ccf and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e396cff; op2val:0x4048b03d;
op3val:0x3f115ccf; valaddr_reg:x3; val_offset:717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 717*FLEN/8, x4, x1, x2)

inst_240:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3a06ed and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37481f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x052f5d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3a06ed; op2val:0x3fb7481f;
op3val:0x3e852f5d; valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 720*FLEN/8, x4, x1, x2)

inst_241:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3a06ed and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37481f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x052f5d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3a06ed; op2val:0x3fb7481f;
op3val:0x3e852f5d; valaddr_reg:x3; val_offset:723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 723*FLEN/8, x4, x1, x2)

inst_242:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3a06ed and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37481f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x052f5d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3a06ed; op2val:0x3fb7481f;
op3val:0x3e852f5d; valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 726*FLEN/8, x4, x1, x2)

inst_243:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3a06ed and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37481f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x052f5d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3a06ed; op2val:0x3fb7481f;
op3val:0x3e852f5d; valaddr_reg:x3; val_offset:729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 729*FLEN/8, x4, x1, x2)

inst_244:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x3a06ed and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37481f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x052f5d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e3a06ed; op2val:0x3fb7481f;
op3val:0x3e852f5d; valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 732*FLEN/8, x4, x1, x2)

inst_245:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x410332 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x23c8b6 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x76f8b9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e410332; op2val:0x3da3c8b6;
op3val:0x3c76f8b9; valaddr_reg:x3; val_offset:735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 735*FLEN/8, x4, x1, x2)

inst_246:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x410332 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x23c8b6 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x76f8b9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e410332; op2val:0x3da3c8b6;
op3val:0x3c76f8b9; valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 738*FLEN/8, x4, x1, x2)

inst_247:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x410332 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x23c8b6 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x76f8b9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e410332; op2val:0x3da3c8b6;
op3val:0x3c76f8b9; valaddr_reg:x3; val_offset:741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 741*FLEN/8, x4, x1, x2)

inst_248:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x410332 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x23c8b6 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x76f8b9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e410332; op2val:0x3da3c8b6;
op3val:0x3c76f8b9; valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 744*FLEN/8, x4, x1, x2)

inst_249:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x410332 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x23c8b6 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x76f8b9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e410332; op2val:0x3da3c8b6;
op3val:0x3c76f8b9; valaddr_reg:x3; val_offset:747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 747*FLEN/8, x4, x1, x2)

inst_250:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x480297 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x63847b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31c1ce and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e480297; op2val:0x3f63847b;
op3val:0x3e31c1ce; valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 750*FLEN/8, x4, x1, x2)

inst_251:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x480297 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x63847b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31c1ce and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e480297; op2val:0x3f63847b;
op3val:0x3e31c1ce; valaddr_reg:x3; val_offset:753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 753*FLEN/8, x4, x1, x2)

inst_252:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x480297 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x63847b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31c1ce and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e480297; op2val:0x3f63847b;
op3val:0x3e31c1ce; valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 756*FLEN/8, x4, x1, x2)

inst_253:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x480297 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x63847b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31c1ce and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e480297; op2val:0x3f63847b;
op3val:0x3e31c1ce; valaddr_reg:x3; val_offset:759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 759*FLEN/8, x4, x1, x2)

inst_254:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x480297 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x63847b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31c1ce and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e480297; op2val:0x3f63847b;
op3val:0x3e31c1ce; valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 762*FLEN/8, x4, x1, x2)

inst_255:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4f285f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f46ca and fs3 == 0 and fe3 == 0x7d and fm3 == 0x00e35c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e4f285f; op2val:0x3f9f46ca;
op3val:0x3e80e35c; valaddr_reg:x3; val_offset:765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 765*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_256:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4f285f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f46ca and fs3 == 0 and fe3 == 0x7d and fm3 == 0x00e35c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e4f285f; op2val:0x3f9f46ca;
op3val:0x3e80e35c; valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 768*FLEN/8, x4, x1, x2)

inst_257:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4f285f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f46ca and fs3 == 0 and fe3 == 0x7d and fm3 == 0x00e35c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e4f285f; op2val:0x3f9f46ca;
op3val:0x3e80e35c; valaddr_reg:x3; val_offset:771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 771*FLEN/8, x4, x1, x2)

inst_258:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4f285f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f46ca and fs3 == 0 and fe3 == 0x7d and fm3 == 0x00e35c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e4f285f; op2val:0x3f9f46ca;
op3val:0x3e80e35c; valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 774*FLEN/8, x4, x1, x2)

inst_259:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4f285f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f46ca and fs3 == 0 and fe3 == 0x7d and fm3 == 0x00e35c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e4f285f; op2val:0x3f9f46ca;
op3val:0x3e80e35c; valaddr_reg:x3; val_offset:777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 777*FLEN/8, x4, x1, x2)

inst_260:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x528e2f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b60b4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a1d66 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e528e2f; op2val:0x3fbb60b4;
op3val:0x3e9a1d66; valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 780*FLEN/8, x4, x1, x2)

inst_261:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x528e2f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b60b4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a1d66 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e528e2f; op2val:0x3fbb60b4;
op3val:0x3e9a1d66; valaddr_reg:x3; val_offset:783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 783*FLEN/8, x4, x1, x2)

inst_262:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x528e2f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b60b4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a1d66 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e528e2f; op2val:0x3fbb60b4;
op3val:0x3e9a1d66; valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 786*FLEN/8, x4, x1, x2)

inst_263:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x528e2f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b60b4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a1d66 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e528e2f; op2val:0x3fbb60b4;
op3val:0x3e9a1d66; valaddr_reg:x3; val_offset:789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 789*FLEN/8, x4, x1, x2)

inst_264:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x528e2f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b60b4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a1d66 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e528e2f; op2val:0x3fbb60b4;
op3val:0x3e9a1d66; valaddr_reg:x3; val_offset:792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 792*FLEN/8, x4, x1, x2)

inst_265:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x58b75a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x08f2c9 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x67dde0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e58b75a; op2val:0x3e08f2c9;
op3val:0x3ce7dde0; valaddr_reg:x3; val_offset:795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 795*FLEN/8, x4, x1, x2)

inst_266:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x58b75a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x08f2c9 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x67dde0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e58b75a; op2val:0x3e08f2c9;
op3val:0x3ce7dde0; valaddr_reg:x3; val_offset:798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 798*FLEN/8, x4, x1, x2)

inst_267:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x58b75a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x08f2c9 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x67dde0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e58b75a; op2val:0x3e08f2c9;
op3val:0x3ce7dde0; valaddr_reg:x3; val_offset:801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 801*FLEN/8, x4, x1, x2)

inst_268:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x58b75a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x08f2c9 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x67dde0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e58b75a; op2val:0x3e08f2c9;
op3val:0x3ce7dde0; valaddr_reg:x3; val_offset:804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 804*FLEN/8, x4, x1, x2)

inst_269:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x58b75a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x08f2c9 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x67dde0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e58b75a; op2val:0x3e08f2c9;
op3val:0x3ce7dde0; valaddr_reg:x3; val_offset:807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 807*FLEN/8, x4, x1, x2)

inst_270:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x5d3fe0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x740361 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x52e3ce and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e5d3fe0; op2val:0x3ef40361;
op3val:0x3dd2e3ce; valaddr_reg:x3; val_offset:810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 810*FLEN/8, x4, x1, x2)

inst_271:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x5d3fe0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x740361 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x52e3ce and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e5d3fe0; op2val:0x3ef40361;
op3val:0x3dd2e3ce; valaddr_reg:x3; val_offset:813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 813*FLEN/8, x4, x1, x2)

inst_272:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x5d3fe0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x740361 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x52e3ce and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e5d3fe0; op2val:0x3ef40361;
op3val:0x3dd2e3ce; valaddr_reg:x3; val_offset:816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 816*FLEN/8, x4, x1, x2)

inst_273:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x5d3fe0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x740361 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x52e3ce and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e5d3fe0; op2val:0x3ef40361;
op3val:0x3dd2e3ce; valaddr_reg:x3; val_offset:819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 819*FLEN/8, x4, x1, x2)

inst_274:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x5d3fe0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x740361 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x52e3ce and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e5d3fe0; op2val:0x3ef40361;
op3val:0x3dd2e3ce; valaddr_reg:x3; val_offset:822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 822*FLEN/8, x4, x1, x2)

inst_275:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x693462 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a580e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c0ce9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e693462; op2val:0x400a580e;
op3val:0x3efc0ce9; valaddr_reg:x3; val_offset:825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 825*FLEN/8, x4, x1, x2)

inst_276:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x693462 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a580e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c0ce9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e693462; op2val:0x400a580e;
op3val:0x3efc0ce9; valaddr_reg:x3; val_offset:828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 828*FLEN/8, x4, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x693462 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a580e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c0ce9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e693462; op2val:0x400a580e;
op3val:0x3efc0ce9; valaddr_reg:x3; val_offset:831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 831*FLEN/8, x4, x1, x2)

inst_278:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x693462 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a580e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c0ce9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e693462; op2val:0x400a580e;
op3val:0x3efc0ce9; valaddr_reg:x3; val_offset:834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 834*FLEN/8, x4, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x693462 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a580e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c0ce9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e693462; op2val:0x400a580e;
op3val:0x3efc0ce9; valaddr_reg:x3; val_offset:837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 837*FLEN/8, x4, x1, x2)

inst_280:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x6e9f63 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x526405 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x441bfb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e6e9f63; op2val:0x3fd26405;
op3val:0x3ec41bfb; valaddr_reg:x3; val_offset:840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 840*FLEN/8, x4, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x6e9f63 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x526405 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x441bfb and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e6e9f63; op2val:0x3fd26405;
op3val:0x3ec41bfb; valaddr_reg:x3; val_offset:843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 843*FLEN/8, x4, x1, x2)

inst_282:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x6e9f63 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x526405 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x441bfb and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e6e9f63; op2val:0x3fd26405;
op3val:0x3ec41bfb; valaddr_reg:x3; val_offset:846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 846*FLEN/8, x4, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x6e9f63 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x526405 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x441bfb and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e6e9f63; op2val:0x3fd26405;
op3val:0x3ec41bfb; valaddr_reg:x3; val_offset:849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 849*FLEN/8, x4, x1, x2)

inst_284:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x6e9f63 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x526405 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x441bfb and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e6e9f63; op2val:0x3fd26405;
op3val:0x3ec41bfb; valaddr_reg:x3; val_offset:852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 852*FLEN/8, x4, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x711455 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x682403 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5a9c58 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e711455; op2val:0x3fe82403;
op3val:0x3eda9c58; valaddr_reg:x3; val_offset:855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 855*FLEN/8, x4, x1, x2)

inst_286:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x711455 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x682403 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5a9c58 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e711455; op2val:0x3fe82403;
op3val:0x3eda9c58; valaddr_reg:x3; val_offset:858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 858*FLEN/8, x4, x1, x2)

inst_287:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x711455 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x682403 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5a9c58 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e711455; op2val:0x3fe82403;
op3val:0x3eda9c58; valaddr_reg:x3; val_offset:861*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 861*FLEN/8, x4, x1, x2)

inst_288:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x711455 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x682403 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5a9c58 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e711455; op2val:0x3fe82403;
op3val:0x3eda9c58; valaddr_reg:x3; val_offset:864*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 864*FLEN/8, x4, x1, x2)

inst_289:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x711455 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x682403 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5a9c58 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e711455; op2val:0x3fe82403;
op3val:0x3eda9c58; valaddr_reg:x3; val_offset:867*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 867*FLEN/8, x4, x1, x2)

inst_290:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x764616 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3cf2e1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35c520 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e764616; op2val:0x403cf2e1;
op3val:0x3f35c520; valaddr_reg:x3; val_offset:870*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 870*FLEN/8, x4, x1, x2)

inst_291:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x764616 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3cf2e1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35c520 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e764616; op2val:0x403cf2e1;
op3val:0x3f35c520; valaddr_reg:x3; val_offset:873*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 873*FLEN/8, x4, x1, x2)

inst_292:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x764616 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3cf2e1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35c520 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e764616; op2val:0x403cf2e1;
op3val:0x3f35c520; valaddr_reg:x3; val_offset:876*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 876*FLEN/8, x4, x1, x2)

inst_293:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x764616 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3cf2e1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35c520 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e764616; op2val:0x403cf2e1;
op3val:0x3f35c520; valaddr_reg:x3; val_offset:879*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 879*FLEN/8, x4, x1, x2)

inst_294:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x764616 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3cf2e1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x35c520 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e764616; op2val:0x403cf2e1;
op3val:0x3f35c520; valaddr_reg:x3; val_offset:882*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 882*FLEN/8, x4, x1, x2)

inst_295:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7f7246 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2fb7b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f566f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7f7246; op2val:0x3fafb7b6;
op3val:0x3eaf566f; valaddr_reg:x3; val_offset:885*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 885*FLEN/8, x4, x1, x2)

inst_296:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7f7246 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2fb7b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f566f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7f7246; op2val:0x3fafb7b6;
op3val:0x3eaf566f; valaddr_reg:x3; val_offset:888*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 888*FLEN/8, x4, x1, x2)

inst_297:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7f7246 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2fb7b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f566f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7f7246; op2val:0x3fafb7b6;
op3val:0x3eaf566f; valaddr_reg:x3; val_offset:891*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 891*FLEN/8, x4, x1, x2)

inst_298:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7f7246 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2fb7b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f566f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7f7246; op2val:0x3fafb7b6;
op3val:0x3eaf566f; valaddr_reg:x3; val_offset:894*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 894*FLEN/8, x4, x1, x2)

inst_299:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7f7246 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2fb7b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f566f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7f7246; op2val:0x3fafb7b6;
op3val:0x3eaf566f; valaddr_reg:x3; val_offset:897*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 897*FLEN/8, x4, x1, x2)

inst_300:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7fdb2d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05b2e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x059fa5 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7fdb2d; op2val:0x4005b2e0;
op3val:0x3f059fa5; valaddr_reg:x3; val_offset:900*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 900*FLEN/8, x4, x1, x2)

inst_301:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7fdb2d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05b2e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x059fa5 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7fdb2d; op2val:0x4005b2e0;
op3val:0x3f059fa5; valaddr_reg:x3; val_offset:903*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 903*FLEN/8, x4, x1, x2)

inst_302:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7fdb2d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05b2e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x059fa5 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7fdb2d; op2val:0x4005b2e0;
op3val:0x3f059fa5; valaddr_reg:x3; val_offset:906*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 906*FLEN/8, x4, x1, x2)

inst_303:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7fdb2d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05b2e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x059fa5 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7fdb2d; op2val:0x4005b2e0;
op3val:0x3f059fa5; valaddr_reg:x3; val_offset:909*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 909*FLEN/8, x4, x1, x2)

inst_304:
// fs1 == 0 and fe1 == 0x7c and fm1 == 0x7fdb2d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05b2e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x059fa5 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e7fdb2d; op2val:0x4005b2e0;
op3val:0x3f059fa5; valaddr_reg:x3; val_offset:912*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 912*FLEN/8, x4, x1, x2)

inst_305:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x002ce0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x161f4e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1653f0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e802ce0; op2val:0x40161f4e;
op3val:0x3f1653f0; valaddr_reg:x3; val_offset:915*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 915*FLEN/8, x4, x1, x2)

inst_306:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x002ce0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x161f4e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1653f0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e802ce0; op2val:0x40161f4e;
op3val:0x3f1653f0; valaddr_reg:x3; val_offset:918*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 918*FLEN/8, x4, x1, x2)

inst_307:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x002ce0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x161f4e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1653f0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e802ce0; op2val:0x40161f4e;
op3val:0x3f1653f0; valaddr_reg:x3; val_offset:921*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 921*FLEN/8, x4, x1, x2)

inst_308:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x002ce0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x161f4e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1653f0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e802ce0; op2val:0x40161f4e;
op3val:0x3f1653f0; valaddr_reg:x3; val_offset:924*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 924*FLEN/8, x4, x1, x2)

inst_309:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x002ce0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x161f4e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1653f0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e802ce0; op2val:0x40161f4e;
op3val:0x3f1653f0; valaddr_reg:x3; val_offset:927*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 927*FLEN/8, x4, x1, x2)

inst_310:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x037907 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d5d9a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3211b7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e837907; op2val:0x402d5d9a;
op3val:0x3f3211b7; valaddr_reg:x3; val_offset:930*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 930*FLEN/8, x4, x1, x2)

inst_311:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x037907 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d5d9a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3211b7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e837907; op2val:0x402d5d9a;
op3val:0x3f3211b7; valaddr_reg:x3; val_offset:933*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 933*FLEN/8, x4, x1, x2)

inst_312:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x037907 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d5d9a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3211b7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e837907; op2val:0x402d5d9a;
op3val:0x3f3211b7; valaddr_reg:x3; val_offset:936*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 936*FLEN/8, x4, x1, x2)

inst_313:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x037907 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d5d9a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3211b7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e837907; op2val:0x402d5d9a;
op3val:0x3f3211b7; valaddr_reg:x3; val_offset:939*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 939*FLEN/8, x4, x1, x2)

inst_314:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x037907 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d5d9a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3211b7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e837907; op2val:0x402d5d9a;
op3val:0x3f3211b7; valaddr_reg:x3; val_offset:942*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 942*FLEN/8, x4, x1, x2)

inst_315:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x05352f and fs2 == 0 and fe2 == 0x7b and fm2 == 0x3f01c2 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x46c732 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e85352f; op2val:0x3dbf01c2;
op3val:0x3cc6c732; valaddr_reg:x3; val_offset:945*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 945*FLEN/8, x4, x1, x2)

inst_316:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x05352f and fs2 == 0 and fe2 == 0x7b and fm2 == 0x3f01c2 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x46c732 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e85352f; op2val:0x3dbf01c2;
op3val:0x3cc6c732; valaddr_reg:x3; val_offset:948*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 948*FLEN/8, x4, x1, x2)

inst_317:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x05352f and fs2 == 0 and fe2 == 0x7b and fm2 == 0x3f01c2 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x46c732 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e85352f; op2val:0x3dbf01c2;
op3val:0x3cc6c732; valaddr_reg:x3; val_offset:951*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 951*FLEN/8, x4, x1, x2)

inst_318:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x05352f and fs2 == 0 and fe2 == 0x7b and fm2 == 0x3f01c2 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x46c732 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e85352f; op2val:0x3dbf01c2;
op3val:0x3cc6c732; valaddr_reg:x3; val_offset:954*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 954*FLEN/8, x4, x1, x2)

inst_319:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x05352f and fs2 == 0 and fe2 == 0x7b and fm2 == 0x3f01c2 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x46c732 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e85352f; op2val:0x3dbf01c2;
op3val:0x3cc6c732; valaddr_reg:x3; val_offset:957*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 957*FLEN/8, x4, x1, x2)

inst_320:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x06c3ae and fs2 == 0 and fe2 == 0x80 and fm2 == 0x35d451 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f703e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e86c3ae; op2val:0x4035d451;
op3val:0x3f3f703e; valaddr_reg:x3; val_offset:960*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 960*FLEN/8, x4, x1, x2)

inst_321:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x06c3ae and fs2 == 0 and fe2 == 0x80 and fm2 == 0x35d451 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f703e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e86c3ae; op2val:0x4035d451;
op3val:0x3f3f703e; valaddr_reg:x3; val_offset:963*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 963*FLEN/8, x4, x1, x2)

inst_322:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x06c3ae and fs2 == 0 and fe2 == 0x80 and fm2 == 0x35d451 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f703e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e86c3ae; op2val:0x4035d451;
op3val:0x3f3f703e; valaddr_reg:x3; val_offset:966*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 966*FLEN/8, x4, x1, x2)

inst_323:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x06c3ae and fs2 == 0 and fe2 == 0x80 and fm2 == 0x35d451 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f703e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e86c3ae; op2val:0x4035d451;
op3val:0x3f3f703e; valaddr_reg:x3; val_offset:969*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 969*FLEN/8, x4, x1, x2)

inst_324:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x06c3ae and fs2 == 0 and fe2 == 0x80 and fm2 == 0x35d451 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f703e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e86c3ae; op2val:0x4035d451;
op3val:0x3f3f703e; valaddr_reg:x3; val_offset:972*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 972*FLEN/8, x4, x1, x2)

inst_325:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x084488 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x349f09 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4049af and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e884488; op2val:0x3f349f09;
op3val:0x3e4049af; valaddr_reg:x3; val_offset:975*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 975*FLEN/8, x4, x1, x2)

inst_326:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x084488 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x349f09 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4049af and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e884488; op2val:0x3f349f09;
op3val:0x3e4049af; valaddr_reg:x3; val_offset:978*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 978*FLEN/8, x4, x1, x2)

inst_327:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x084488 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x349f09 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4049af and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e884488; op2val:0x3f349f09;
op3val:0x3e4049af; valaddr_reg:x3; val_offset:981*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 981*FLEN/8, x4, x1, x2)

inst_328:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x084488 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x349f09 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4049af and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e884488; op2val:0x3f349f09;
op3val:0x3e4049af; valaddr_reg:x3; val_offset:984*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 984*FLEN/8, x4, x1, x2)

inst_329:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x084488 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x349f09 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4049af and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e884488; op2val:0x3f349f09;
op3val:0x3e4049af; valaddr_reg:x3; val_offset:987*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 987*FLEN/8, x4, x1, x2)

inst_330:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x08a9b0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x574acd and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65dce3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e88a9b0; op2val:0x3fd74acd;
op3val:0x3ee5dce3; valaddr_reg:x3; val_offset:990*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 990*FLEN/8, x4, x1, x2)

inst_331:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x08a9b0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x574acd and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65dce3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e88a9b0; op2val:0x3fd74acd;
op3val:0x3ee5dce3; valaddr_reg:x3; val_offset:993*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 993*FLEN/8, x4, x1, x2)

inst_332:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x08a9b0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x574acd and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65dce3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e88a9b0; op2val:0x3fd74acd;
op3val:0x3ee5dce3; valaddr_reg:x3; val_offset:996*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 996*FLEN/8, x4, x1, x2)

inst_333:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x08a9b0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x574acd and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65dce3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e88a9b0; op2val:0x3fd74acd;
op3val:0x3ee5dce3; valaddr_reg:x3; val_offset:999*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 999*FLEN/8, x4, x1, x2)

inst_334:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x08a9b0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x574acd and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65dce3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e88a9b0; op2val:0x3fd74acd;
op3val:0x3ee5dce3; valaddr_reg:x3; val_offset:1002*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1002*FLEN/8, x4, x1, x2)

inst_335:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a8625 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x287066 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3649b5 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a8625; op2val:0x40287066;
op3val:0x3f3649b5; valaddr_reg:x3; val_offset:1005*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1005*FLEN/8, x4, x1, x2)

inst_336:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a8625 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x287066 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3649b5 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a8625; op2val:0x40287066;
op3val:0x3f3649b5; valaddr_reg:x3; val_offset:1008*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1008*FLEN/8, x4, x1, x2)

inst_337:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a8625 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x287066 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3649b5 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a8625; op2val:0x40287066;
op3val:0x3f3649b5; valaddr_reg:x3; val_offset:1011*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1011*FLEN/8, x4, x1, x2)

inst_338:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a8625 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x287066 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3649b5 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a8625; op2val:0x40287066;
op3val:0x3f3649b5; valaddr_reg:x3; val_offset:1014*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1014*FLEN/8, x4, x1, x2)

inst_339:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a8625 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x287066 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3649b5 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a8625; op2val:0x40287066;
op3val:0x3f3649b5; valaddr_reg:x3; val_offset:1017*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1017*FLEN/8, x4, x1, x2)

inst_340:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a9499 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bee17 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b76dd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a9499; op2val:0x403bee17;
op3val:0x3f4b76dd; valaddr_reg:x3; val_offset:1020*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1020*FLEN/8, x4, x1, x2)

inst_341:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a9499 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bee17 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b76dd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a9499; op2val:0x403bee17;
op3val:0x3f4b76dd; valaddr_reg:x3; val_offset:1023*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1023*FLEN/8, x4, x1, x2)

inst_342:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a9499 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bee17 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b76dd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a9499; op2val:0x403bee17;
op3val:0x3f4b76dd; valaddr_reg:x3; val_offset:1026*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1026*FLEN/8, x4, x1, x2)

inst_343:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a9499 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bee17 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b76dd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a9499; op2val:0x403bee17;
op3val:0x3f4b76dd; valaddr_reg:x3; val_offset:1029*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1029*FLEN/8, x4, x1, x2)

inst_344:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0a9499 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bee17 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b76dd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8a9499; op2val:0x403bee17;
op3val:0x3f4b76dd; valaddr_reg:x3; val_offset:1032*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1032*FLEN/8, x4, x1, x2)

inst_345:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0cb377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e95eb and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6315a0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8cb377; op2val:0x3fce95eb;
op3val:0x3ee315a0; valaddr_reg:x3; val_offset:1035*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1035*FLEN/8, x4, x1, x2)

inst_346:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0cb377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e95eb and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6315a0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8cb377; op2val:0x3fce95eb;
op3val:0x3ee315a0; valaddr_reg:x3; val_offset:1038*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1038*FLEN/8, x4, x1, x2)

inst_347:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0cb377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e95eb and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6315a0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8cb377; op2val:0x3fce95eb;
op3val:0x3ee315a0; valaddr_reg:x3; val_offset:1041*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1041*FLEN/8, x4, x1, x2)

inst_348:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0cb377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e95eb and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6315a0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8cb377; op2val:0x3fce95eb;
op3val:0x3ee315a0; valaddr_reg:x3; val_offset:1044*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1044*FLEN/8, x4, x1, x2)

inst_349:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0cb377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e95eb and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6315a0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8cb377; op2val:0x3fce95eb;
op3val:0x3ee315a0; valaddr_reg:x3; val_offset:1047*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1047*FLEN/8, x4, x1, x2)

inst_350:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0ce730 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x41057e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x547aa3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8ce730; op2val:0x4041057e;
op3val:0x3f547aa3; valaddr_reg:x3; val_offset:1050*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1050*FLEN/8, x4, x1, x2)

inst_351:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0ce730 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x41057e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x547aa3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8ce730; op2val:0x4041057e;
op3val:0x3f547aa3; valaddr_reg:x3; val_offset:1053*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1053*FLEN/8, x4, x1, x2)

inst_352:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0ce730 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x41057e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x547aa3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8ce730; op2val:0x4041057e;
op3val:0x3f547aa3; valaddr_reg:x3; val_offset:1056*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1056*FLEN/8, x4, x1, x2)

inst_353:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0ce730 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x41057e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x547aa3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8ce730; op2val:0x4041057e;
op3val:0x3f547aa3; valaddr_reg:x3; val_offset:1059*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1059*FLEN/8, x4, x1, x2)

inst_354:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0ce730 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x41057e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x547aa3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8ce730; op2val:0x4041057e;
op3val:0x3f547aa3; valaddr_reg:x3; val_offset:1062*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1062*FLEN/8, x4, x1, x2)

inst_355:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0d3b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x258e8f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x36abf0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8d3b74; op2val:0x3fa58e8f;
op3val:0x3eb6abf0; valaddr_reg:x3; val_offset:1065*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1065*FLEN/8, x4, x1, x2)

inst_356:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0d3b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x258e8f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x36abf0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8d3b74; op2val:0x3fa58e8f;
op3val:0x3eb6abf0; valaddr_reg:x3; val_offset:1068*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1068*FLEN/8, x4, x1, x2)

inst_357:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0d3b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x258e8f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x36abf0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8d3b74; op2val:0x3fa58e8f;
op3val:0x3eb6abf0; valaddr_reg:x3; val_offset:1071*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1071*FLEN/8, x4, x1, x2)

inst_358:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0d3b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x258e8f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x36abf0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8d3b74; op2val:0x3fa58e8f;
op3val:0x3eb6abf0; valaddr_reg:x3; val_offset:1074*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1074*FLEN/8, x4, x1, x2)

inst_359:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0d3b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x258e8f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x36abf0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8d3b74; op2val:0x3fa58e8f;
op3val:0x3eb6abf0; valaddr_reg:x3; val_offset:1077*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1077*FLEN/8, x4, x1, x2)

inst_360:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0e423e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x61da64 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b032a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8e423e; op2val:0x4061da64;
op3val:0x3f7b032a; valaddr_reg:x3; val_offset:1080*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1080*FLEN/8, x4, x1, x2)

inst_361:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0e423e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x61da64 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b032a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8e423e; op2val:0x4061da64;
op3val:0x3f7b032a; valaddr_reg:x3; val_offset:1083*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1083*FLEN/8, x4, x1, x2)

inst_362:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0e423e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x61da64 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b032a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8e423e; op2val:0x4061da64;
op3val:0x3f7b032a; valaddr_reg:x3; val_offset:1086*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1086*FLEN/8, x4, x1, x2)

inst_363:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0e423e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x61da64 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b032a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8e423e; op2val:0x4061da64;
op3val:0x3f7b032a; valaddr_reg:x3; val_offset:1089*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1089*FLEN/8, x4, x1, x2)

inst_364:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x0e423e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x61da64 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b032a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e8e423e; op2val:0x4061da64;
op3val:0x3f7b032a; valaddr_reg:x3; val_offset:1092*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1092*FLEN/8, x4, x1, x2)

inst_365:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x11694e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x59f8e9 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x779f4c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e91694e; op2val:0x3ed9f8e9;
op3val:0x3df79f4c; valaddr_reg:x3; val_offset:1095*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1095*FLEN/8, x4, x1, x2)

inst_366:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x11694e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x59f8e9 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x779f4c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e91694e; op2val:0x3ed9f8e9;
op3val:0x3df79f4c; valaddr_reg:x3; val_offset:1098*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1098*FLEN/8, x4, x1, x2)

inst_367:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x11694e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x59f8e9 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x779f4c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e91694e; op2val:0x3ed9f8e9;
op3val:0x3df79f4c; valaddr_reg:x3; val_offset:1101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1101*FLEN/8, x4, x1, x2)

inst_368:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x11694e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x59f8e9 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x779f4c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e91694e; op2val:0x3ed9f8e9;
op3val:0x3df79f4c; valaddr_reg:x3; val_offset:1104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1104*FLEN/8, x4, x1, x2)

inst_369:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x11694e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x59f8e9 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x779f4c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e91694e; op2val:0x3ed9f8e9;
op3val:0x3df79f4c; valaddr_reg:x3; val_offset:1107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1107*FLEN/8, x4, x1, x2)

inst_370:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x162816 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1ee0d4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3a613a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e962816; op2val:0x3f9ee0d4;
op3val:0x3eba613a; valaddr_reg:x3; val_offset:1110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1110*FLEN/8, x4, x1, x2)

inst_371:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x162816 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1ee0d4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3a613a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e962816; op2val:0x3f9ee0d4;
op3val:0x3eba613a; valaddr_reg:x3; val_offset:1113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1113*FLEN/8, x4, x1, x2)

inst_372:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x162816 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1ee0d4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3a613a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e962816; op2val:0x3f9ee0d4;
op3val:0x3eba613a; valaddr_reg:x3; val_offset:1116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1116*FLEN/8, x4, x1, x2)

inst_373:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x162816 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1ee0d4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3a613a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e962816; op2val:0x3f9ee0d4;
op3val:0x3eba613a; valaddr_reg:x3; val_offset:1119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1119*FLEN/8, x4, x1, x2)

inst_374:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x162816 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1ee0d4 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3a613a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e962816; op2val:0x3f9ee0d4;
op3val:0x3eba613a; valaddr_reg:x3; val_offset:1122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1122*FLEN/8, x4, x1, x2)

inst_375:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1a001d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x522a34 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7cdaf7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9a001d; op2val:0x3ed22a34;
op3val:0x3dfcdaf7; valaddr_reg:x3; val_offset:1125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1125*FLEN/8, x4, x1, x2)

inst_376:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1a001d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x522a34 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7cdaf7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9a001d; op2val:0x3ed22a34;
op3val:0x3dfcdaf7; valaddr_reg:x3; val_offset:1128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1128*FLEN/8, x4, x1, x2)

inst_377:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1a001d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x522a34 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7cdaf7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9a001d; op2val:0x3ed22a34;
op3val:0x3dfcdaf7; valaddr_reg:x3; val_offset:1131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1131*FLEN/8, x4, x1, x2)

inst_378:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1a001d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x522a34 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7cdaf7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9a001d; op2val:0x3ed22a34;
op3val:0x3dfcdaf7; valaddr_reg:x3; val_offset:1134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1134*FLEN/8, x4, x1, x2)

inst_379:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1a001d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x522a34 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7cdaf7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9a001d; op2val:0x3ed22a34;
op3val:0x3dfcdaf7; valaddr_reg:x3; val_offset:1137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1137*FLEN/8, x4, x1, x2)

inst_380:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1c023e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2a658c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x4faec0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9c023e; op2val:0x3faa658c;
op3val:0x3ecfaec0; valaddr_reg:x3; val_offset:1140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1140*FLEN/8, x4, x1, x2)

inst_381:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1c023e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2a658c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x4faec0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9c023e; op2val:0x3faa658c;
op3val:0x3ecfaec0; valaddr_reg:x3; val_offset:1143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1143*FLEN/8, x4, x1, x2)

inst_382:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1c023e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2a658c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x4faec0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9c023e; op2val:0x3faa658c;
op3val:0x3ecfaec0; valaddr_reg:x3; val_offset:1146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1146*FLEN/8, x4, x1, x2)

inst_383:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1c023e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2a658c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x4faec0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9c023e; op2val:0x3faa658c;
op3val:0x3ecfaec0; valaddr_reg:x3; val_offset:1149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1149*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_384:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1c023e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2a658c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x4faec0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9c023e; op2val:0x3faa658c;
op3val:0x3ecfaec0; valaddr_reg:x3; val_offset:1152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1152*FLEN/8, x4, x1, x2)

inst_385:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fa384 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6bec3d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x131e6c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fa384; op2val:0x3febec3d;
op3val:0x3f131e6c; valaddr_reg:x3; val_offset:1155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1155*FLEN/8, x4, x1, x2)

inst_386:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fa384 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6bec3d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x131e6c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fa384; op2val:0x3febec3d;
op3val:0x3f131e6c; valaddr_reg:x3; val_offset:1158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1158*FLEN/8, x4, x1, x2)

inst_387:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fa384 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6bec3d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x131e6c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fa384; op2val:0x3febec3d;
op3val:0x3f131e6c; valaddr_reg:x3; val_offset:1161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1161*FLEN/8, x4, x1, x2)

inst_388:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fa384 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6bec3d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x131e6c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fa384; op2val:0x3febec3d;
op3val:0x3f131e6c; valaddr_reg:x3; val_offset:1164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1164*FLEN/8, x4, x1, x2)

inst_389:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fa384 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6bec3d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x131e6c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fa384; op2val:0x3febec3d;
op3val:0x3f131e6c; valaddr_reg:x3; val_offset:1167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1167*FLEN/8, x4, x1, x2)

inst_390:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fe050 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x665561 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x0fd8db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fe050; op2val:0x3d665561;
op3val:0x3c8fd8db; valaddr_reg:x3; val_offset:1170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1170*FLEN/8, x4, x1, x2)

inst_391:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fe050 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x665561 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x0fd8db and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fe050; op2val:0x3d665561;
op3val:0x3c8fd8db; valaddr_reg:x3; val_offset:1173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1173*FLEN/8, x4, x1, x2)

inst_392:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fe050 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x665561 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x0fd8db and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fe050; op2val:0x3d665561;
op3val:0x3c8fd8db; valaddr_reg:x3; val_offset:1176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1176*FLEN/8, x4, x1, x2)

inst_393:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fe050 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x665561 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x0fd8db and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fe050; op2val:0x3d665561;
op3val:0x3c8fd8db; valaddr_reg:x3; val_offset:1179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1179*FLEN/8, x4, x1, x2)

inst_394:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x1fe050 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x665561 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x0fd8db and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e9fe050; op2val:0x3d665561;
op3val:0x3c8fd8db; valaddr_reg:x3; val_offset:1182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1182*FLEN/8, x4, x1, x2)

inst_395:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x225b89 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x779446 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d045b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea25b89; op2val:0x3f779446;
op3val:0x3e9d045b; valaddr_reg:x3; val_offset:1185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1185*FLEN/8, x4, x1, x2)

inst_396:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x225b89 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x779446 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d045b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea25b89; op2val:0x3f779446;
op3val:0x3e9d045b; valaddr_reg:x3; val_offset:1188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1188*FLEN/8, x4, x1, x2)

inst_397:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x225b89 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x779446 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d045b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea25b89; op2val:0x3f779446;
op3val:0x3e9d045b; valaddr_reg:x3; val_offset:1191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1191*FLEN/8, x4, x1, x2)

inst_398:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x225b89 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x779446 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d045b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea25b89; op2val:0x3f779446;
op3val:0x3e9d045b; valaddr_reg:x3; val_offset:1194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1194*FLEN/8, x4, x1, x2)

inst_399:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x225b89 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x779446 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d045b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea25b89; op2val:0x3f779446;
op3val:0x3e9d045b; valaddr_reg:x3; val_offset:1197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1197*FLEN/8, x4, x1, x2)

inst_400:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x23a29d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653fe7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x12894f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea3a29d; op2val:0x3fe53fe7;
op3val:0x3f12894f; valaddr_reg:x3; val_offset:1200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1200*FLEN/8, x4, x1, x2)

inst_401:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x23a29d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653fe7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x12894f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea3a29d; op2val:0x3fe53fe7;
op3val:0x3f12894f; valaddr_reg:x3; val_offset:1203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1203*FLEN/8, x4, x1, x2)

inst_402:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x23a29d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653fe7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x12894f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea3a29d; op2val:0x3fe53fe7;
op3val:0x3f12894f; valaddr_reg:x3; val_offset:1206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1206*FLEN/8, x4, x1, x2)

inst_403:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x23a29d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653fe7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x12894f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea3a29d; op2val:0x3fe53fe7;
op3val:0x3f12894f; valaddr_reg:x3; val_offset:1209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1209*FLEN/8, x4, x1, x2)

inst_404:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x23a29d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653fe7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x12894f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea3a29d; op2val:0x3fe53fe7;
op3val:0x3f12894f; valaddr_reg:x3; val_offset:1212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1212*FLEN/8, x4, x1, x2)

inst_405:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x25c91a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3afb27 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x722d85 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea5c91a; op2val:0x403afb27;
op3val:0x3f722d85; valaddr_reg:x3; val_offset:1215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1215*FLEN/8, x4, x1, x2)

inst_406:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x25c91a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3afb27 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x722d85 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea5c91a; op2val:0x403afb27;
op3val:0x3f722d85; valaddr_reg:x3; val_offset:1218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1218*FLEN/8, x4, x1, x2)

inst_407:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x25c91a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3afb27 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x722d85 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea5c91a; op2val:0x403afb27;
op3val:0x3f722d85; valaddr_reg:x3; val_offset:1221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1221*FLEN/8, x4, x1, x2)

inst_408:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x25c91a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3afb27 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x722d85 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea5c91a; op2val:0x403afb27;
op3val:0x3f722d85; valaddr_reg:x3; val_offset:1224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1224*FLEN/8, x4, x1, x2)

inst_409:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x25c91a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3afb27 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x722d85 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ea5c91a; op2val:0x403afb27;
op3val:0x3f722d85; valaddr_reg:x3; val_offset:1227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1227*FLEN/8, x4, x1, x2)

inst_410:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2df2db and fs2 == 0 and fe2 == 0x80 and fm2 == 0x217182 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5b65ba and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eadf2db; op2val:0x40217182;
op3val:0x3f5b65ba; valaddr_reg:x3; val_offset:1230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1230*FLEN/8, x4, x1, x2)

inst_411:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2df2db and fs2 == 0 and fe2 == 0x80 and fm2 == 0x217182 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5b65ba and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eadf2db; op2val:0x40217182;
op3val:0x3f5b65ba; valaddr_reg:x3; val_offset:1233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1233*FLEN/8, x4, x1, x2)

inst_412:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2df2db and fs2 == 0 and fe2 == 0x80 and fm2 == 0x217182 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5b65ba and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eadf2db; op2val:0x40217182;
op3val:0x3f5b65ba; valaddr_reg:x3; val_offset:1236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1236*FLEN/8, x4, x1, x2)

inst_413:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2df2db and fs2 == 0 and fe2 == 0x80 and fm2 == 0x217182 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5b65ba and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eadf2db; op2val:0x40217182;
op3val:0x3f5b65ba; valaddr_reg:x3; val_offset:1239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1239*FLEN/8, x4, x1, x2)

inst_414:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2df2db and fs2 == 0 and fe2 == 0x80 and fm2 == 0x217182 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5b65ba and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eadf2db; op2val:0x40217182;
op3val:0x3f5b65ba; valaddr_reg:x3; val_offset:1242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1242*FLEN/8, x4, x1, x2)

inst_415:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2e704c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2f70d9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6f1752 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eae704c; op2val:0x402f70d9;
op3val:0x3f6f1752; valaddr_reg:x3; val_offset:1245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1245*FLEN/8, x4, x1, x2)

inst_416:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2e704c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2f70d9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6f1752 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eae704c; op2val:0x402f70d9;
op3val:0x3f6f1752; valaddr_reg:x3; val_offset:1248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1248*FLEN/8, x4, x1, x2)

inst_417:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2e704c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2f70d9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6f1752 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eae704c; op2val:0x402f70d9;
op3val:0x3f6f1752; valaddr_reg:x3; val_offset:1251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1251*FLEN/8, x4, x1, x2)

inst_418:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2e704c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2f70d9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6f1752 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eae704c; op2val:0x402f70d9;
op3val:0x3f6f1752; valaddr_reg:x3; val_offset:1254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1254*FLEN/8, x4, x1, x2)

inst_419:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x2e704c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2f70d9 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6f1752 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eae704c; op2val:0x402f70d9;
op3val:0x3f6f1752; valaddr_reg:x3; val_offset:1257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1257*FLEN/8, x4, x1, x2)

inst_420:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x302161 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x021340 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x32fc64 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb02161; op2val:0x40021340;
op3val:0x3f32fc64; valaddr_reg:x3; val_offset:1260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1260*FLEN/8, x4, x1, x2)

inst_421:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x302161 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x021340 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x32fc64 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb02161; op2val:0x40021340;
op3val:0x3f32fc64; valaddr_reg:x3; val_offset:1263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1263*FLEN/8, x4, x1, x2)

inst_422:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x302161 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x021340 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x32fc64 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb02161; op2val:0x40021340;
op3val:0x3f32fc64; valaddr_reg:x3; val_offset:1266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1266*FLEN/8, x4, x1, x2)

inst_423:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x302161 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x021340 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x32fc64 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb02161; op2val:0x40021340;
op3val:0x3f32fc64; valaddr_reg:x3; val_offset:1269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1269*FLEN/8, x4, x1, x2)

inst_424:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x302161 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x021340 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x32fc64 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb02161; op2val:0x40021340;
op3val:0x3f32fc64; valaddr_reg:x3; val_offset:1272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1272*FLEN/8, x4, x1, x2)

inst_425:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x31acdc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x13cdcc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4d2a30 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb1acdc; op2val:0x3f13cdcc;
op3val:0x3e4d2a30; valaddr_reg:x3; val_offset:1275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1275*FLEN/8, x4, x1, x2)

inst_426:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x31acdc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x13cdcc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4d2a30 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb1acdc; op2val:0x3f13cdcc;
op3val:0x3e4d2a30; valaddr_reg:x3; val_offset:1278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1278*FLEN/8, x4, x1, x2)

inst_427:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x31acdc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x13cdcc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4d2a30 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb1acdc; op2val:0x3f13cdcc;
op3val:0x3e4d2a30; valaddr_reg:x3; val_offset:1281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1281*FLEN/8, x4, x1, x2)

inst_428:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x31acdc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x13cdcc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4d2a30 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb1acdc; op2val:0x3f13cdcc;
op3val:0x3e4d2a30; valaddr_reg:x3; val_offset:1284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1284*FLEN/8, x4, x1, x2)

inst_429:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x31acdc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x13cdcc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4d2a30 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb1acdc; op2val:0x3f13cdcc;
op3val:0x3e4d2a30; valaddr_reg:x3; val_offset:1287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1287*FLEN/8, x4, x1, x2)

inst_430:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x32b8b7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a10d2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6d74d0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb2b8b7; op2val:0x402a10d2;
op3val:0x3f6d74d0; valaddr_reg:x3; val_offset:1290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1290*FLEN/8, x4, x1, x2)

inst_431:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x32b8b7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a10d2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6d74d0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb2b8b7; op2val:0x402a10d2;
op3val:0x3f6d74d0; valaddr_reg:x3; val_offset:1293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1293*FLEN/8, x4, x1, x2)

inst_432:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x32b8b7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a10d2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6d74d0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb2b8b7; op2val:0x402a10d2;
op3val:0x3f6d74d0; valaddr_reg:x3; val_offset:1296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1296*FLEN/8, x4, x1, x2)

inst_433:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x32b8b7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a10d2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6d74d0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb2b8b7; op2val:0x402a10d2;
op3val:0x3f6d74d0; valaddr_reg:x3; val_offset:1299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1299*FLEN/8, x4, x1, x2)

inst_434:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x32b8b7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2a10d2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6d74d0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb2b8b7; op2val:0x402a10d2;
op3val:0x3f6d74d0; valaddr_reg:x3; val_offset:1302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1302*FLEN/8, x4, x1, x2)

inst_435:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x348ec9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2abcea and fs3 == 0 and fe3 == 0x7c and fm3 == 0x70d820 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb48ec9; op2val:0x3f2abcea;
op3val:0x3e70d820; valaddr_reg:x3; val_offset:1305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1305*FLEN/8, x4, x1, x2)

inst_436:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x348ec9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2abcea and fs3 == 0 and fe3 == 0x7c and fm3 == 0x70d820 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb48ec9; op2val:0x3f2abcea;
op3val:0x3e70d820; valaddr_reg:x3; val_offset:1308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1308*FLEN/8, x4, x1, x2)

inst_437:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x348ec9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2abcea and fs3 == 0 and fe3 == 0x7c and fm3 == 0x70d820 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb48ec9; op2val:0x3f2abcea;
op3val:0x3e70d820; valaddr_reg:x3; val_offset:1311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1311*FLEN/8, x4, x1, x2)

inst_438:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x348ec9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2abcea and fs3 == 0 and fe3 == 0x7c and fm3 == 0x70d820 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb48ec9; op2val:0x3f2abcea;
op3val:0x3e70d820; valaddr_reg:x3; val_offset:1314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1314*FLEN/8, x4, x1, x2)

inst_439:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x348ec9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2abcea and fs3 == 0 and fe3 == 0x7c and fm3 == 0x70d820 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb48ec9; op2val:0x3f2abcea;
op3val:0x3e70d820; valaddr_reg:x3; val_offset:1317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1317*FLEN/8, x4, x1, x2)

inst_440:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x34ab86 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x204797 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x623b75 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb4ab86; op2val:0x3ca04797;
op3val:0x3be23b75; valaddr_reg:x3; val_offset:1320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1320*FLEN/8, x4, x1, x2)

inst_441:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x34ab86 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x204797 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x623b75 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb4ab86; op2val:0x3ca04797;
op3val:0x3be23b75; valaddr_reg:x3; val_offset:1323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1323*FLEN/8, x4, x1, x2)

inst_442:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x34ab86 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x204797 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x623b75 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb4ab86; op2val:0x3ca04797;
op3val:0x3be23b75; valaddr_reg:x3; val_offset:1326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1326*FLEN/8, x4, x1, x2)

inst_443:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x34ab86 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x204797 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x623b75 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb4ab86; op2val:0x3ca04797;
op3val:0x3be23b75; valaddr_reg:x3; val_offset:1329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1329*FLEN/8, x4, x1, x2)

inst_444:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x34ab86 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x204797 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x623b75 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb4ab86; op2val:0x3ca04797;
op3val:0x3be23b75; valaddr_reg:x3; val_offset:1332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1332*FLEN/8, x4, x1, x2)

inst_445:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x358044 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7b6387 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x323b53 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb58044; op2val:0x3ffb6387;
op3val:0x3f323b53; valaddr_reg:x3; val_offset:1335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1335*FLEN/8, x4, x1, x2)

inst_446:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x358044 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7b6387 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x323b53 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb58044; op2val:0x3ffb6387;
op3val:0x3f323b53; valaddr_reg:x3; val_offset:1338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1338*FLEN/8, x4, x1, x2)

inst_447:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x358044 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7b6387 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x323b53 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb58044; op2val:0x3ffb6387;
op3val:0x3f323b53; valaddr_reg:x3; val_offset:1341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1341*FLEN/8, x4, x1, x2)

inst_448:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x358044 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7b6387 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x323b53 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb58044; op2val:0x3ffb6387;
op3val:0x3f323b53; valaddr_reg:x3; val_offset:1344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1344*FLEN/8, x4, x1, x2)

inst_449:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x358044 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7b6387 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x323b53 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb58044; op2val:0x3ffb6387;
op3val:0x3f323b53; valaddr_reg:x3; val_offset:1347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1347*FLEN/8, x4, x1, x2)

inst_450:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x36e7c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x254602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6c2ace and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb6e7c5; op2val:0x40254602;
op3val:0x3f6c2ace; valaddr_reg:x3; val_offset:1350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1350*FLEN/8, x4, x1, x2)

inst_451:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x36e7c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x254602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6c2ace and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb6e7c5; op2val:0x40254602;
op3val:0x3f6c2ace; valaddr_reg:x3; val_offset:1353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1353*FLEN/8, x4, x1, x2)

inst_452:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x36e7c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x254602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6c2ace and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb6e7c5; op2val:0x40254602;
op3val:0x3f6c2ace; valaddr_reg:x3; val_offset:1356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1356*FLEN/8, x4, x1, x2)

inst_453:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x36e7c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x254602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6c2ace and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb6e7c5; op2val:0x40254602;
op3val:0x3f6c2ace; valaddr_reg:x3; val_offset:1359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1359*FLEN/8, x4, x1, x2)

inst_454:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x36e7c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x254602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6c2ace and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb6e7c5; op2val:0x40254602;
op3val:0x3f6c2ace; valaddr_reg:x3; val_offset:1362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1362*FLEN/8, x4, x1, x2)

inst_455:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x38e055 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e79e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x20aa8d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb8e055; op2val:0x3fde79e0;
op3val:0x3f20aa8d; valaddr_reg:x3; val_offset:1365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1365*FLEN/8, x4, x1, x2)

inst_456:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x38e055 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e79e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x20aa8d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb8e055; op2val:0x3fde79e0;
op3val:0x3f20aa8d; valaddr_reg:x3; val_offset:1368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1368*FLEN/8, x4, x1, x2)

inst_457:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x38e055 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e79e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x20aa8d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb8e055; op2val:0x3fde79e0;
op3val:0x3f20aa8d; valaddr_reg:x3; val_offset:1371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1371*FLEN/8, x4, x1, x2)

inst_458:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x38e055 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e79e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x20aa8d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb8e055; op2val:0x3fde79e0;
op3val:0x3f20aa8d; valaddr_reg:x3; val_offset:1374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1374*FLEN/8, x4, x1, x2)

inst_459:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x38e055 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e79e0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x20aa8d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eb8e055; op2val:0x3fde79e0;
op3val:0x3f20aa8d; valaddr_reg:x3; val_offset:1377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1377*FLEN/8, x4, x1, x2)

inst_460:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3a380d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5427f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a5378 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eba380d; op2val:0x3f5427f0;
op3val:0x3e9a5378; valaddr_reg:x3; val_offset:1380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1380*FLEN/8, x4, x1, x2)

inst_461:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3a380d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5427f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a5378 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eba380d; op2val:0x3f5427f0;
op3val:0x3e9a5378; valaddr_reg:x3; val_offset:1383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1383*FLEN/8, x4, x1, x2)

inst_462:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3a380d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5427f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a5378 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eba380d; op2val:0x3f5427f0;
op3val:0x3e9a5378; valaddr_reg:x3; val_offset:1386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1386*FLEN/8, x4, x1, x2)

inst_463:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3a380d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5427f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a5378 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eba380d; op2val:0x3f5427f0;
op3val:0x3e9a5378; valaddr_reg:x3; val_offset:1389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1389*FLEN/8, x4, x1, x2)

inst_464:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3a380d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5427f0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1a5378 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eba380d; op2val:0x3f5427f0;
op3val:0x3e9a5378; valaddr_reg:x3; val_offset:1392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1392*FLEN/8, x4, x1, x2)

inst_465:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3b2abe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0aeb1c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4b21df and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebb2abe; op2val:0x3f0aeb1c;
op3val:0x3e4b21df; valaddr_reg:x3; val_offset:1395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1395*FLEN/8, x4, x1, x2)

inst_466:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3b2abe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0aeb1c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4b21df and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebb2abe; op2val:0x3f0aeb1c;
op3val:0x3e4b21df; valaddr_reg:x3; val_offset:1398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1398*FLEN/8, x4, x1, x2)

inst_467:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3b2abe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0aeb1c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4b21df and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebb2abe; op2val:0x3f0aeb1c;
op3val:0x3e4b21df; valaddr_reg:x3; val_offset:1401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1401*FLEN/8, x4, x1, x2)

inst_468:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3b2abe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0aeb1c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4b21df and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebb2abe; op2val:0x3f0aeb1c;
op3val:0x3e4b21df; valaddr_reg:x3; val_offset:1404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1404*FLEN/8, x4, x1, x2)

inst_469:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3b2abe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0aeb1c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4b21df and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebb2abe; op2val:0x3f0aeb1c;
op3val:0x3e4b21df; valaddr_reg:x3; val_offset:1407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1407*FLEN/8, x4, x1, x2)

inst_470:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3ec112 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fb8d5 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x562f25 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebec112; op2val:0x3e0fb8d5;
op3val:0x3d562f25; valaddr_reg:x3; val_offset:1410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1410*FLEN/8, x4, x1, x2)

inst_471:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3ec112 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fb8d5 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x562f25 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebec112; op2val:0x3e0fb8d5;
op3val:0x3d562f25; valaddr_reg:x3; val_offset:1413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1413*FLEN/8, x4, x1, x2)

inst_472:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3ec112 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fb8d5 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x562f25 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebec112; op2val:0x3e0fb8d5;
op3val:0x3d562f25; valaddr_reg:x3; val_offset:1416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1416*FLEN/8, x4, x1, x2)

inst_473:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3ec112 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fb8d5 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x562f25 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebec112; op2val:0x3e0fb8d5;
op3val:0x3d562f25; valaddr_reg:x3; val_offset:1419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1419*FLEN/8, x4, x1, x2)

inst_474:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3ec112 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fb8d5 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x562f25 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebec112; op2val:0x3e0fb8d5;
op3val:0x3d562f25; valaddr_reg:x3; val_offset:1422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1422*FLEN/8, x4, x1, x2)

inst_475:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3f5f3e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ab71a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x237ffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebf5f3e; op2val:0x3f5ab71a;
op3val:0x3ea37ffc; valaddr_reg:x3; val_offset:1425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1425*FLEN/8, x4, x1, x2)

inst_476:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3f5f3e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ab71a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x237ffc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebf5f3e; op2val:0x3f5ab71a;
op3val:0x3ea37ffc; valaddr_reg:x3; val_offset:1428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1428*FLEN/8, x4, x1, x2)

inst_477:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3f5f3e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ab71a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x237ffc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebf5f3e; op2val:0x3f5ab71a;
op3val:0x3ea37ffc; valaddr_reg:x3; val_offset:1431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1431*FLEN/8, x4, x1, x2)

inst_478:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3f5f3e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ab71a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x237ffc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebf5f3e; op2val:0x3f5ab71a;
op3val:0x3ea37ffc; valaddr_reg:x3; val_offset:1434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1434*FLEN/8, x4, x1, x2)

inst_479:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x3f5f3e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ab71a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x237ffc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ebf5f3e; op2val:0x3f5ab71a;
op3val:0x3ea37ffc; valaddr_reg:x3; val_offset:1437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1437*FLEN/8, x4, x1, x2)

inst_480:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x407a5e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x07c63a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x4c2b24 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec07a5e; op2val:0x3e87c63a;
op3val:0x3dcc2b24; valaddr_reg:x3; val_offset:1440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1440*FLEN/8, x4, x1, x2)

inst_481:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x407a5e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x07c63a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x4c2b24 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec07a5e; op2val:0x3e87c63a;
op3val:0x3dcc2b24; valaddr_reg:x3; val_offset:1443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1443*FLEN/8, x4, x1, x2)

inst_482:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x407a5e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x07c63a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x4c2b24 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec07a5e; op2val:0x3e87c63a;
op3val:0x3dcc2b24; valaddr_reg:x3; val_offset:1446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1446*FLEN/8, x4, x1, x2)

inst_483:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x407a5e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x07c63a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x4c2b24 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec07a5e; op2val:0x3e87c63a;
op3val:0x3dcc2b24; valaddr_reg:x3; val_offset:1449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1449*FLEN/8, x4, x1, x2)

inst_484:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x407a5e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x07c63a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x4c2b24 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec07a5e; op2val:0x3e87c63a;
op3val:0x3dcc2b24; valaddr_reg:x3; val_offset:1452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1452*FLEN/8, x4, x1, x2)

inst_485:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x408ca1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x260194 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x79b8c2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec08ca1; op2val:0x3fa60194;
op3val:0x3ef9b8c2; valaddr_reg:x3; val_offset:1455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1455*FLEN/8, x4, x1, x2)

inst_486:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x408ca1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x260194 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x79b8c2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec08ca1; op2val:0x3fa60194;
op3val:0x3ef9b8c2; valaddr_reg:x3; val_offset:1458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1458*FLEN/8, x4, x1, x2)

inst_487:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x408ca1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x260194 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x79b8c2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec08ca1; op2val:0x3fa60194;
op3val:0x3ef9b8c2; valaddr_reg:x3; val_offset:1461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1461*FLEN/8, x4, x1, x2)

inst_488:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x408ca1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x260194 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x79b8c2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec08ca1; op2val:0x3fa60194;
op3val:0x3ef9b8c2; valaddr_reg:x3; val_offset:1464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1464*FLEN/8, x4, x1, x2)

inst_489:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x408ca1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x260194 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x79b8c2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec08ca1; op2val:0x3fa60194;
op3val:0x3ef9b8c2; valaddr_reg:x3; val_offset:1467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1467*FLEN/8, x4, x1, x2)

inst_490:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4598bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0d32be and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59f898 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec598bf; op2val:0x400d32be;
op3val:0x3f59f898; valaddr_reg:x3; val_offset:1470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1470*FLEN/8, x4, x1, x2)

inst_491:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4598bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0d32be and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59f898 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec598bf; op2val:0x400d32be;
op3val:0x3f59f898; valaddr_reg:x3; val_offset:1473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1473*FLEN/8, x4, x1, x2)

inst_492:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4598bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0d32be and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59f898 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec598bf; op2val:0x400d32be;
op3val:0x3f59f898; valaddr_reg:x3; val_offset:1476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1476*FLEN/8, x4, x1, x2)

inst_493:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4598bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0d32be and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59f898 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec598bf; op2val:0x400d32be;
op3val:0x3f59f898; valaddr_reg:x3; val_offset:1479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1479*FLEN/8, x4, x1, x2)

inst_494:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4598bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0d32be and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59f898 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec598bf; op2val:0x400d32be;
op3val:0x3f59f898; valaddr_reg:x3; val_offset:1482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1482*FLEN/8, x4, x1, x2)

inst_495:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4662be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2356b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d2823 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec662be; op2val:0x3fa356b6;
op3val:0x3efd2823; valaddr_reg:x3; val_offset:1485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1485*FLEN/8, x4, x1, x2)

inst_496:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4662be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2356b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d2823 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec662be; op2val:0x3fa356b6;
op3val:0x3efd2823; valaddr_reg:x3; val_offset:1488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1488*FLEN/8, x4, x1, x2)

inst_497:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4662be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2356b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d2823 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec662be; op2val:0x3fa356b6;
op3val:0x3efd2823; valaddr_reg:x3; val_offset:1491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1491*FLEN/8, x4, x1, x2)

inst_498:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4662be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2356b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d2823 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec662be; op2val:0x3fa356b6;
op3val:0x3efd2823; valaddr_reg:x3; val_offset:1494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1494*FLEN/8, x4, x1, x2)

inst_499:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x4662be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2356b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d2823 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ec662be; op2val:0x3fa356b6;
op3val:0x3efd2823; valaddr_reg:x3; val_offset:1497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1497*FLEN/8, x4, x1, x2)

inst_500:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x525e67 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65ad08 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3cbca3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed25e67; op2val:0x3fe5ad08;
op3val:0x3f3cbca3; valaddr_reg:x3; val_offset:1500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1500*FLEN/8, x4, x1, x2)

inst_501:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x525e67 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65ad08 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3cbca3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed25e67; op2val:0x3fe5ad08;
op3val:0x3f3cbca3; valaddr_reg:x3; val_offset:1503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1503*FLEN/8, x4, x1, x2)

inst_502:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x525e67 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65ad08 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3cbca3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed25e67; op2val:0x3fe5ad08;
op3val:0x3f3cbca3; valaddr_reg:x3; val_offset:1506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1506*FLEN/8, x4, x1, x2)

inst_503:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x525e67 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65ad08 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3cbca3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed25e67; op2val:0x3fe5ad08;
op3val:0x3f3cbca3; valaddr_reg:x3; val_offset:1509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1509*FLEN/8, x4, x1, x2)

inst_504:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x525e67 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65ad08 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3cbca3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed25e67; op2val:0x3fe5ad08;
op3val:0x3f3cbca3; valaddr_reg:x3; val_offset:1512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1512*FLEN/8, x4, x1, x2)

inst_505:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x535d9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b0092 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7ff44a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed35d9a; op2val:0x401b0092;
op3val:0x3f7ff44a; valaddr_reg:x3; val_offset:1515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1515*FLEN/8, x4, x1, x2)

inst_506:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x535d9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b0092 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7ff44a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed35d9a; op2val:0x401b0092;
op3val:0x3f7ff44a; valaddr_reg:x3; val_offset:1518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1518*FLEN/8, x4, x1, x2)

inst_507:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x535d9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b0092 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7ff44a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed35d9a; op2val:0x401b0092;
op3val:0x3f7ff44a; valaddr_reg:x3; val_offset:1521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1521*FLEN/8, x4, x1, x2)

inst_508:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x535d9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b0092 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7ff44a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed35d9a; op2val:0x401b0092;
op3val:0x3f7ff44a; valaddr_reg:x3; val_offset:1524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1524*FLEN/8, x4, x1, x2)

inst_509:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x535d9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b0092 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7ff44a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed35d9a; op2val:0x401b0092;
op3val:0x3f7ff44a; valaddr_reg:x3; val_offset:1527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1527*FLEN/8, x4, x1, x2)

inst_510:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x542e6d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116b0f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x710e11 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed42e6d; op2val:0x3f916b0f;
op3val:0x3ef10e11; valaddr_reg:x3; val_offset:1530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1530*FLEN/8, x4, x1, x2)

inst_511:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x542e6d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116b0f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x710e11 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed42e6d; op2val:0x3f916b0f;
op3val:0x3ef10e11; valaddr_reg:x3; val_offset:1533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1533*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_512:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x542e6d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116b0f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x710e11 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed42e6d; op2val:0x3f916b0f;
op3val:0x3ef10e11; valaddr_reg:x3; val_offset:1536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1536*FLEN/8, x4, x1, x2)

inst_513:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x542e6d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116b0f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x710e11 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed42e6d; op2val:0x3f916b0f;
op3val:0x3ef10e11; valaddr_reg:x3; val_offset:1539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1539*FLEN/8, x4, x1, x2)

inst_514:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x542e6d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116b0f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x710e11 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed42e6d; op2val:0x3f916b0f;
op3val:0x3ef10e11; valaddr_reg:x3; val_offset:1542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1542*FLEN/8, x4, x1, x2)

inst_515:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x54f5e3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x03ebde and fs3 == 0 and fe3 == 0x7b and fm3 == 0x5b7c15 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed4f5e3; op2val:0x3e83ebde;
op3val:0x3ddb7c15; valaddr_reg:x3; val_offset:1545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1545*FLEN/8, x4, x1, x2)

inst_516:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x54f5e3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x03ebde and fs3 == 0 and fe3 == 0x7b and fm3 == 0x5b7c15 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed4f5e3; op2val:0x3e83ebde;
op3val:0x3ddb7c15; valaddr_reg:x3; val_offset:1548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1548*FLEN/8, x4, x1, x2)

inst_517:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x54f5e3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x03ebde and fs3 == 0 and fe3 == 0x7b and fm3 == 0x5b7c15 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed4f5e3; op2val:0x3e83ebde;
op3val:0x3ddb7c15; valaddr_reg:x3; val_offset:1551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1551*FLEN/8, x4, x1, x2)

inst_518:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x54f5e3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x03ebde and fs3 == 0 and fe3 == 0x7b and fm3 == 0x5b7c15 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed4f5e3; op2val:0x3e83ebde;
op3val:0x3ddb7c15; valaddr_reg:x3; val_offset:1554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1554*FLEN/8, x4, x1, x2)

inst_519:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x54f5e3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x03ebde and fs3 == 0 and fe3 == 0x7b and fm3 == 0x5b7c15 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed4f5e3; op2val:0x3e83ebde;
op3val:0x3ddb7c15; valaddr_reg:x3; val_offset:1557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1557*FLEN/8, x4, x1, x2)

inst_520:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x55534f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6b357e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x44000d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed5534f; op2val:0x3e6b357e;
op3val:0x3dc4000d; valaddr_reg:x3; val_offset:1560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1560*FLEN/8, x4, x1, x2)

inst_521:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x55534f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6b357e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x44000d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed5534f; op2val:0x3e6b357e;
op3val:0x3dc4000d; valaddr_reg:x3; val_offset:1563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1563*FLEN/8, x4, x1, x2)

inst_522:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x55534f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6b357e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x44000d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed5534f; op2val:0x3e6b357e;
op3val:0x3dc4000d; valaddr_reg:x3; val_offset:1566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1566*FLEN/8, x4, x1, x2)

inst_523:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x55534f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6b357e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x44000d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed5534f; op2val:0x3e6b357e;
op3val:0x3dc4000d; valaddr_reg:x3; val_offset:1569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1569*FLEN/8, x4, x1, x2)

inst_524:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x55534f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6b357e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x44000d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed5534f; op2val:0x3e6b357e;
op3val:0x3dc4000d; valaddr_reg:x3; val_offset:1572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1572*FLEN/8, x4, x1, x2)

inst_525:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5717f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25afc2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0b3620 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed717f9; op2val:0x3fa5afc2;
op3val:0x3f0b3620; valaddr_reg:x3; val_offset:1575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1575*FLEN/8, x4, x1, x2)

inst_526:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5717f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25afc2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0b3620 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed717f9; op2val:0x3fa5afc2;
op3val:0x3f0b3620; valaddr_reg:x3; val_offset:1578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1578*FLEN/8, x4, x1, x2)

inst_527:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5717f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25afc2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0b3620 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed717f9; op2val:0x3fa5afc2;
op3val:0x3f0b3620; valaddr_reg:x3; val_offset:1581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1581*FLEN/8, x4, x1, x2)

inst_528:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5717f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25afc2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0b3620 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed717f9; op2val:0x3fa5afc2;
op3val:0x3f0b3620; valaddr_reg:x3; val_offset:1584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1584*FLEN/8, x4, x1, x2)

inst_529:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5717f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25afc2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0b3620 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed717f9; op2val:0x3fa5afc2;
op3val:0x3f0b3620; valaddr_reg:x3; val_offset:1587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1587*FLEN/8, x4, x1, x2)

inst_530:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5885f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x369bf5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1a7325 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed885f6; op2val:0x3fb69bf5;
op3val:0x3f1a7325; valaddr_reg:x3; val_offset:1590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1590*FLEN/8, x4, x1, x2)

inst_531:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5885f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x369bf5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1a7325 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed885f6; op2val:0x3fb69bf5;
op3val:0x3f1a7325; valaddr_reg:x3; val_offset:1593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1593*FLEN/8, x4, x1, x2)

inst_532:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5885f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x369bf5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1a7325 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed885f6; op2val:0x3fb69bf5;
op3val:0x3f1a7325; valaddr_reg:x3; val_offset:1596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1596*FLEN/8, x4, x1, x2)

inst_533:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5885f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x369bf5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1a7325 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed885f6; op2val:0x3fb69bf5;
op3val:0x3f1a7325; valaddr_reg:x3; val_offset:1599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1599*FLEN/8, x4, x1, x2)

inst_534:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5885f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x369bf5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1a7325 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ed885f6; op2val:0x3fb69bf5;
op3val:0x3f1a7325; valaddr_reg:x3; val_offset:1602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1602*FLEN/8, x4, x1, x2)

inst_535:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5bdafb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x329a6d and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1962e2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edbdafb; op2val:0x3f329a6d;
op3val:0x3e9962e2; valaddr_reg:x3; val_offset:1605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1605*FLEN/8, x4, x1, x2)

inst_536:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5bdafb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x329a6d and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1962e2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edbdafb; op2val:0x3f329a6d;
op3val:0x3e9962e2; valaddr_reg:x3; val_offset:1608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1608*FLEN/8, x4, x1, x2)

inst_537:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5bdafb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x329a6d and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1962e2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edbdafb; op2val:0x3f329a6d;
op3val:0x3e9962e2; valaddr_reg:x3; val_offset:1611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1611*FLEN/8, x4, x1, x2)

inst_538:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5bdafb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x329a6d and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1962e2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edbdafb; op2val:0x3f329a6d;
op3val:0x3e9962e2; valaddr_reg:x3; val_offset:1614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1614*FLEN/8, x4, x1, x2)

inst_539:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5bdafb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x329a6d and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1962e2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edbdafb; op2val:0x3f329a6d;
op3val:0x3e9962e2; valaddr_reg:x3; val_offset:1617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1617*FLEN/8, x4, x1, x2)

inst_540:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5c5b10 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x062153 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x66e8b4 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edc5b10; op2val:0x3e862153;
op3val:0x3de6e8b4; valaddr_reg:x3; val_offset:1620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1620*FLEN/8, x4, x1, x2)

inst_541:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5c5b10 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x062153 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x66e8b4 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edc5b10; op2val:0x3e862153;
op3val:0x3de6e8b4; valaddr_reg:x3; val_offset:1623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1623*FLEN/8, x4, x1, x2)

inst_542:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5c5b10 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x062153 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x66e8b4 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edc5b10; op2val:0x3e862153;
op3val:0x3de6e8b4; valaddr_reg:x3; val_offset:1626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1626*FLEN/8, x4, x1, x2)

inst_543:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5c5b10 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x062153 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x66e8b4 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edc5b10; op2val:0x3e862153;
op3val:0x3de6e8b4; valaddr_reg:x3; val_offset:1629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1629*FLEN/8, x4, x1, x2)

inst_544:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5c5b10 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x062153 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x66e8b4 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edc5b10; op2val:0x3e862153;
op3val:0x3de6e8b4; valaddr_reg:x3; val_offset:1632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1632*FLEN/8, x4, x1, x2)

inst_545:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5d4e56 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x12385e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7cced1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edd4e56; op2val:0x4012385e;
op3val:0x3f7cced1; valaddr_reg:x3; val_offset:1635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1635*FLEN/8, x4, x1, x2)

inst_546:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5d4e56 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x12385e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7cced1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edd4e56; op2val:0x4012385e;
op3val:0x3f7cced1; valaddr_reg:x3; val_offset:1638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1638*FLEN/8, x4, x1, x2)

inst_547:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5d4e56 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x12385e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7cced1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edd4e56; op2val:0x4012385e;
op3val:0x3f7cced1; valaddr_reg:x3; val_offset:1641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1641*FLEN/8, x4, x1, x2)

inst_548:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5d4e56 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x12385e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7cced1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edd4e56; op2val:0x4012385e;
op3val:0x3f7cced1; valaddr_reg:x3; val_offset:1644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1644*FLEN/8, x4, x1, x2)

inst_549:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x5d4e56 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x12385e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7cced1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3edd4e56; op2val:0x4012385e;
op3val:0x3f7cced1; valaddr_reg:x3; val_offset:1647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1647*FLEN/8, x4, x1, x2)

inst_550:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x606501 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0c30fd and fs3 == 0 and fe3 == 0x7c and fm3 == 0x75c45b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee06501; op2val:0x3f0c30fd;
op3val:0x3e75c45b; valaddr_reg:x3; val_offset:1650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1650*FLEN/8, x4, x1, x2)

inst_551:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x606501 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0c30fd and fs3 == 0 and fe3 == 0x7c and fm3 == 0x75c45b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee06501; op2val:0x3f0c30fd;
op3val:0x3e75c45b; valaddr_reg:x3; val_offset:1653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1653*FLEN/8, x4, x1, x2)

inst_552:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x606501 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0c30fd and fs3 == 0 and fe3 == 0x7c and fm3 == 0x75c45b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee06501; op2val:0x3f0c30fd;
op3val:0x3e75c45b; valaddr_reg:x3; val_offset:1656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1656*FLEN/8, x4, x1, x2)

inst_553:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x606501 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0c30fd and fs3 == 0 and fe3 == 0x7c and fm3 == 0x75c45b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee06501; op2val:0x3f0c30fd;
op3val:0x3e75c45b; valaddr_reg:x3; val_offset:1659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1659*FLEN/8, x4, x1, x2)

inst_554:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x606501 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0c30fd and fs3 == 0 and fe3 == 0x7c and fm3 == 0x75c45b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee06501; op2val:0x3f0c30fd;
op3val:0x3e75c45b; valaddr_reg:x3; val_offset:1662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1662*FLEN/8, x4, x1, x2)

inst_555:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x618768 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x03e329 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6860d3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee18768; op2val:0x3e03e329;
op3val:0x3d6860d3; valaddr_reg:x3; val_offset:1665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1665*FLEN/8, x4, x1, x2)

inst_556:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x618768 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x03e329 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6860d3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee18768; op2val:0x3e03e329;
op3val:0x3d6860d3; valaddr_reg:x3; val_offset:1668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1668*FLEN/8, x4, x1, x2)

inst_557:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x618768 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x03e329 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6860d3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee18768; op2val:0x3e03e329;
op3val:0x3d6860d3; valaddr_reg:x3; val_offset:1671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1671*FLEN/8, x4, x1, x2)

inst_558:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x618768 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x03e329 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6860d3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee18768; op2val:0x3e03e329;
op3val:0x3d6860d3; valaddr_reg:x3; val_offset:1674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1674*FLEN/8, x4, x1, x2)

inst_559:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x618768 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x03e329 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6860d3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee18768; op2val:0x3e03e329;
op3val:0x3d6860d3; valaddr_reg:x3; val_offset:1677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1677*FLEN/8, x4, x1, x2)

inst_560:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6208b7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57d970 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3e954f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee208b7; op2val:0x3f57d970;
op3val:0x3ebe954f; valaddr_reg:x3; val_offset:1680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1680*FLEN/8, x4, x1, x2)

inst_561:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6208b7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57d970 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3e954f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee208b7; op2val:0x3f57d970;
op3val:0x3ebe954f; valaddr_reg:x3; val_offset:1683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1683*FLEN/8, x4, x1, x2)

inst_562:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6208b7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57d970 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3e954f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee208b7; op2val:0x3f57d970;
op3val:0x3ebe954f; valaddr_reg:x3; val_offset:1686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1686*FLEN/8, x4, x1, x2)

inst_563:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6208b7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57d970 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3e954f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee208b7; op2val:0x3f57d970;
op3val:0x3ebe954f; valaddr_reg:x3; val_offset:1689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1689*FLEN/8, x4, x1, x2)

inst_564:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6208b7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57d970 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3e954f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee208b7; op2val:0x3f57d970;
op3val:0x3ebe954f; valaddr_reg:x3; val_offset:1692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1692*FLEN/8, x4, x1, x2)

inst_565:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x62a6ba and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f1e33 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1b0ab6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee2a6ba; op2val:0x3faf1e33;
op3val:0x3f1b0ab6; valaddr_reg:x3; val_offset:1695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1695*FLEN/8, x4, x1, x2)

inst_566:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x62a6ba and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f1e33 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1b0ab6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee2a6ba; op2val:0x3faf1e33;
op3val:0x3f1b0ab6; valaddr_reg:x3; val_offset:1698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1698*FLEN/8, x4, x1, x2)

inst_567:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x62a6ba and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f1e33 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1b0ab6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee2a6ba; op2val:0x3faf1e33;
op3val:0x3f1b0ab6; valaddr_reg:x3; val_offset:1701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1701*FLEN/8, x4, x1, x2)

inst_568:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x62a6ba and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f1e33 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1b0ab6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee2a6ba; op2val:0x3faf1e33;
op3val:0x3f1b0ab6; valaddr_reg:x3; val_offset:1704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1704*FLEN/8, x4, x1, x2)

inst_569:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x62a6ba and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2f1e33 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1b0ab6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee2a6ba; op2val:0x3faf1e33;
op3val:0x3f1b0ab6; valaddr_reg:x3; val_offset:1707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1707*FLEN/8, x4, x1, x2)

inst_570:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x639d1f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78745d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5ce7ad and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee39d1f; op2val:0x3ef8745d;
op3val:0x3e5ce7ad; valaddr_reg:x3; val_offset:1710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1710*FLEN/8, x4, x1, x2)

inst_571:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x639d1f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78745d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5ce7ad and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee39d1f; op2val:0x3ef8745d;
op3val:0x3e5ce7ad; valaddr_reg:x3; val_offset:1713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1713*FLEN/8, x4, x1, x2)

inst_572:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x639d1f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78745d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5ce7ad and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee39d1f; op2val:0x3ef8745d;
op3val:0x3e5ce7ad; valaddr_reg:x3; val_offset:1716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1716*FLEN/8, x4, x1, x2)

inst_573:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x639d1f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78745d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5ce7ad and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee39d1f; op2val:0x3ef8745d;
op3val:0x3e5ce7ad; valaddr_reg:x3; val_offset:1719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1719*FLEN/8, x4, x1, x2)

inst_574:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x639d1f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78745d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5ce7ad and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee39d1f; op2val:0x3ef8745d;
op3val:0x3e5ce7ad; valaddr_reg:x3; val_offset:1722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1722*FLEN/8, x4, x1, x2)

inst_575:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x645386 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x209aa6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0f3e23 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee45386; op2val:0x3fa09aa6;
op3val:0x3f0f3e23; valaddr_reg:x3; val_offset:1725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1725*FLEN/8, x4, x1, x2)

inst_576:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x645386 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x209aa6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0f3e23 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee45386; op2val:0x3fa09aa6;
op3val:0x3f0f3e23; valaddr_reg:x3; val_offset:1728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1728*FLEN/8, x4, x1, x2)

inst_577:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x645386 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x209aa6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0f3e23 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee45386; op2val:0x3fa09aa6;
op3val:0x3f0f3e23; valaddr_reg:x3; val_offset:1731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1731*FLEN/8, x4, x1, x2)

inst_578:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x645386 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x209aa6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0f3e23 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee45386; op2val:0x3fa09aa6;
op3val:0x3f0f3e23; valaddr_reg:x3; val_offset:1734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1734*FLEN/8, x4, x1, x2)

inst_579:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x645386 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x209aa6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0f3e23 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee45386; op2val:0x3fa09aa6;
op3val:0x3f0f3e23; valaddr_reg:x3; val_offset:1737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1737*FLEN/8, x4, x1, x2)

inst_580:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x64d4c7 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x28031b and fs3 == 0 and fe3 == 0x7b and fm3 == 0x162e6a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee4d4c7; op2val:0x3e28031b;
op3val:0x3d962e6a; valaddr_reg:x3; val_offset:1740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1740*FLEN/8, x4, x1, x2)

inst_581:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x64d4c7 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x28031b and fs3 == 0 and fe3 == 0x7b and fm3 == 0x162e6a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee4d4c7; op2val:0x3e28031b;
op3val:0x3d962e6a; valaddr_reg:x3; val_offset:1743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1743*FLEN/8, x4, x1, x2)

inst_582:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x64d4c7 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x28031b and fs3 == 0 and fe3 == 0x7b and fm3 == 0x162e6a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee4d4c7; op2val:0x3e28031b;
op3val:0x3d962e6a; valaddr_reg:x3; val_offset:1746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1746*FLEN/8, x4, x1, x2)

inst_583:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x64d4c7 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x28031b and fs3 == 0 and fe3 == 0x7b and fm3 == 0x162e6a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee4d4c7; op2val:0x3e28031b;
op3val:0x3d962e6a; valaddr_reg:x3; val_offset:1749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1749*FLEN/8, x4, x1, x2)

inst_584:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x64d4c7 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x28031b and fs3 == 0 and fe3 == 0x7b and fm3 == 0x162e6a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee4d4c7; op2val:0x3e28031b;
op3val:0x3d962e6a; valaddr_reg:x3; val_offset:1752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1752*FLEN/8, x4, x1, x2)

inst_585:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x66afcf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0484b2 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6ed475 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee6afcf; op2val:0x3e8484b2;
op3val:0x3deed475; valaddr_reg:x3; val_offset:1755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1755*FLEN/8, x4, x1, x2)

inst_586:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x66afcf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0484b2 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6ed475 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee6afcf; op2val:0x3e8484b2;
op3val:0x3deed475; valaddr_reg:x3; val_offset:1758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1758*FLEN/8, x4, x1, x2)

inst_587:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x66afcf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0484b2 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6ed475 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee6afcf; op2val:0x3e8484b2;
op3val:0x3deed475; valaddr_reg:x3; val_offset:1761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1761*FLEN/8, x4, x1, x2)

inst_588:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x66afcf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0484b2 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6ed475 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee6afcf; op2val:0x3e8484b2;
op3val:0x3deed475; valaddr_reg:x3; val_offset:1764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1764*FLEN/8, x4, x1, x2)

inst_589:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x66afcf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0484b2 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6ed475 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee6afcf; op2val:0x3e8484b2;
op3val:0x3deed475; valaddr_reg:x3; val_offset:1767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1767*FLEN/8, x4, x1, x2)

inst_590:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x678e09 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x04a0a1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6fed0f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee78e09; op2val:0x4004a0a1;
op3val:0x3f6fed0f; valaddr_reg:x3; val_offset:1770*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1770*FLEN/8, x4, x1, x2)

inst_591:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x678e09 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x04a0a1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6fed0f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee78e09; op2val:0x4004a0a1;
op3val:0x3f6fed0f; valaddr_reg:x3; val_offset:1773*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1773*FLEN/8, x4, x1, x2)

inst_592:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x678e09 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x04a0a1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6fed0f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee78e09; op2val:0x4004a0a1;
op3val:0x3f6fed0f; valaddr_reg:x3; val_offset:1776*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1776*FLEN/8, x4, x1, x2)

inst_593:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x678e09 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x04a0a1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6fed0f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee78e09; op2val:0x4004a0a1;
op3val:0x3f6fed0f; valaddr_reg:x3; val_offset:1779*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1779*FLEN/8, x4, x1, x2)

inst_594:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x678e09 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x04a0a1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6fed0f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee78e09; op2val:0x4004a0a1;
op3val:0x3f6fed0f; valaddr_reg:x3; val_offset:1782*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1782*FLEN/8, x4, x1, x2)

inst_595:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x69e54d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x084edd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7913be and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee9e54d; op2val:0x40084edd;
op3val:0x3f7913be; valaddr_reg:x3; val_offset:1785*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1785*FLEN/8, x4, x1, x2)

inst_596:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x69e54d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x084edd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7913be and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee9e54d; op2val:0x40084edd;
op3val:0x3f7913be; valaddr_reg:x3; val_offset:1788*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1788*FLEN/8, x4, x1, x2)

inst_597:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x69e54d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x084edd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7913be and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee9e54d; op2val:0x40084edd;
op3val:0x3f7913be; valaddr_reg:x3; val_offset:1791*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1791*FLEN/8, x4, x1, x2)

inst_598:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x69e54d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x084edd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7913be and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee9e54d; op2val:0x40084edd;
op3val:0x3f7913be; valaddr_reg:x3; val_offset:1794*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1794*FLEN/8, x4, x1, x2)

inst_599:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x69e54d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x084edd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7913be and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ee9e54d; op2val:0x40084edd;
op3val:0x3f7913be; valaddr_reg:x3; val_offset:1797*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1797*FLEN/8, x4, x1, x2)

inst_600:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6da0df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef018 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x226236 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eeda0df; op2val:0x3faef018;
op3val:0x3f226236; valaddr_reg:x3; val_offset:1800*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1800*FLEN/8, x4, x1, x2)

inst_601:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6da0df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef018 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x226236 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eeda0df; op2val:0x3faef018;
op3val:0x3f226236; valaddr_reg:x3; val_offset:1803*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1803*FLEN/8, x4, x1, x2)

inst_602:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6da0df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef018 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x226236 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eeda0df; op2val:0x3faef018;
op3val:0x3f226236; valaddr_reg:x3; val_offset:1806*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1806*FLEN/8, x4, x1, x2)

inst_603:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6da0df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef018 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x226236 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eeda0df; op2val:0x3faef018;
op3val:0x3f226236; valaddr_reg:x3; val_offset:1809*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1809*FLEN/8, x4, x1, x2)

inst_604:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6da0df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef018 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x226236 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eeda0df; op2val:0x3faef018;
op3val:0x3f226236; valaddr_reg:x3; val_offset:1812*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1812*FLEN/8, x4, x1, x2)

inst_605:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6f500c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x72062a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x623f6f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eef500c; op2val:0x3ef2062a;
op3val:0x3e623f6f; valaddr_reg:x3; val_offset:1815*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1815*FLEN/8, x4, x1, x2)

inst_606:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6f500c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x72062a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x623f6f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eef500c; op2val:0x3ef2062a;
op3val:0x3e623f6f; valaddr_reg:x3; val_offset:1818*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1818*FLEN/8, x4, x1, x2)

inst_607:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6f500c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x72062a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x623f6f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eef500c; op2val:0x3ef2062a;
op3val:0x3e623f6f; valaddr_reg:x3; val_offset:1821*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1821*FLEN/8, x4, x1, x2)

inst_608:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6f500c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x72062a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x623f6f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eef500c; op2val:0x3ef2062a;
op3val:0x3e623f6f; valaddr_reg:x3; val_offset:1824*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1824*FLEN/8, x4, x1, x2)

inst_609:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x6f500c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x72062a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x623f6f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eef500c; op2val:0x3ef2062a;
op3val:0x3e623f6f; valaddr_reg:x3; val_offset:1827*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1827*FLEN/8, x4, x1, x2)

inst_610:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x71883f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x678e5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5a7841 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef1883f; op2val:0x3fe78e5c;
op3val:0x3f5a7841; valaddr_reg:x3; val_offset:1830*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1830*FLEN/8, x4, x1, x2)

inst_611:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x71883f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x678e5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5a7841 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef1883f; op2val:0x3fe78e5c;
op3val:0x3f5a7841; valaddr_reg:x3; val_offset:1833*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1833*FLEN/8, x4, x1, x2)

inst_612:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x71883f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x678e5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5a7841 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef1883f; op2val:0x3fe78e5c;
op3val:0x3f5a7841; valaddr_reg:x3; val_offset:1836*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1836*FLEN/8, x4, x1, x2)

inst_613:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x71883f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x678e5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5a7841 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef1883f; op2val:0x3fe78e5c;
op3val:0x3f5a7841; valaddr_reg:x3; val_offset:1839*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1839*FLEN/8, x4, x1, x2)

inst_614:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x71883f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x678e5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5a7841 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef1883f; op2val:0x3fe78e5c;
op3val:0x3f5a7841; valaddr_reg:x3; val_offset:1842*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1842*FLEN/8, x4, x1, x2)

inst_615:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x719ba3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a9bd7 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x301e29 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef19ba3; op2val:0x3d3a9bd7;
op3val:0x3cb01e29; valaddr_reg:x3; val_offset:1845*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1845*FLEN/8, x4, x1, x2)

inst_616:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x719ba3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a9bd7 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x301e29 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef19ba3; op2val:0x3d3a9bd7;
op3val:0x3cb01e29; valaddr_reg:x3; val_offset:1848*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1848*FLEN/8, x4, x1, x2)

inst_617:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x719ba3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a9bd7 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x301e29 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef19ba3; op2val:0x3d3a9bd7;
op3val:0x3cb01e29; valaddr_reg:x3; val_offset:1851*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1851*FLEN/8, x4, x1, x2)

inst_618:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x719ba3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a9bd7 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x301e29 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef19ba3; op2val:0x3d3a9bd7;
op3val:0x3cb01e29; valaddr_reg:x3; val_offset:1854*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1854*FLEN/8, x4, x1, x2)

inst_619:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x719ba3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a9bd7 and fs3 == 0 and fe3 == 0x79 and fm3 == 0x301e29 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef19ba3; op2val:0x3d3a9bd7;
op3val:0x3cb01e29; valaddr_reg:x3; val_offset:1857*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1857*FLEN/8, x4, x1, x2)

inst_620:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x723831 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e0d58 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42f5d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef23831; op2val:0x3fce0d58;
op3val:0x3f42f5d8; valaddr_reg:x3; val_offset:1860*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1860*FLEN/8, x4, x1, x2)

inst_621:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x723831 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e0d58 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42f5d8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef23831; op2val:0x3fce0d58;
op3val:0x3f42f5d8; valaddr_reg:x3; val_offset:1863*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1863*FLEN/8, x4, x1, x2)

inst_622:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x723831 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e0d58 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42f5d8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef23831; op2val:0x3fce0d58;
op3val:0x3f42f5d8; valaddr_reg:x3; val_offset:1866*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1866*FLEN/8, x4, x1, x2)

inst_623:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x723831 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e0d58 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42f5d8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef23831; op2val:0x3fce0d58;
op3val:0x3f42f5d8; valaddr_reg:x3; val_offset:1869*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1869*FLEN/8, x4, x1, x2)

inst_624:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x723831 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e0d58 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42f5d8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef23831; op2val:0x3fce0d58;
op3val:0x3f42f5d8; valaddr_reg:x3; val_offset:1872*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1872*FLEN/8, x4, x1, x2)

inst_625:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7263f8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0f919e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x07efb7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef263f8; op2val:0x3e0f919e;
op3val:0x3d87efb7; valaddr_reg:x3; val_offset:1875*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1875*FLEN/8, x4, x1, x2)

inst_626:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7263f8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0f919e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x07efb7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef263f8; op2val:0x3e0f919e;
op3val:0x3d87efb7; valaddr_reg:x3; val_offset:1878*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1878*FLEN/8, x4, x1, x2)

inst_627:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7263f8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0f919e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x07efb7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef263f8; op2val:0x3e0f919e;
op3val:0x3d87efb7; valaddr_reg:x3; val_offset:1881*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1881*FLEN/8, x4, x1, x2)

inst_628:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7263f8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0f919e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x07efb7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef263f8; op2val:0x3e0f919e;
op3val:0x3d87efb7; valaddr_reg:x3; val_offset:1884*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1884*FLEN/8, x4, x1, x2)

inst_629:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7263f8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0f919e and fs3 == 0 and fe3 == 0x7b and fm3 == 0x07efb7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef263f8; op2val:0x3e0f919e;
op3val:0x3d87efb7; valaddr_reg:x3; val_offset:1887*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1887*FLEN/8, x4, x1, x2)

inst_630:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x731971 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x06a4f3 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7fb7e9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef31971; op2val:0x3e86a4f3;
op3val:0x3dffb7e9; valaddr_reg:x3; val_offset:1890*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1890*FLEN/8, x4, x1, x2)

inst_631:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x731971 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x06a4f3 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7fb7e9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef31971; op2val:0x3e86a4f3;
op3val:0x3dffb7e9; valaddr_reg:x3; val_offset:1893*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1893*FLEN/8, x4, x1, x2)

inst_632:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x731971 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x06a4f3 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7fb7e9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef31971; op2val:0x3e86a4f3;
op3val:0x3dffb7e9; valaddr_reg:x3; val_offset:1896*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1896*FLEN/8, x4, x1, x2)

inst_633:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x731971 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x06a4f3 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7fb7e9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef31971; op2val:0x3e86a4f3;
op3val:0x3dffb7e9; valaddr_reg:x3; val_offset:1899*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1899*FLEN/8, x4, x1, x2)

inst_634:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x731971 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x06a4f3 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x7fb7e9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef31971; op2val:0x3e86a4f3;
op3val:0x3dffb7e9; valaddr_reg:x3; val_offset:1902*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1902*FLEN/8, x4, x1, x2)

inst_635:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x73f6f1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03cd5e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b3628 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef3f6f1; op2val:0x4003cd5e;
op3val:0x3f7b3628; valaddr_reg:x3; val_offset:1905*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1905*FLEN/8, x4, x1, x2)

inst_636:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x73f6f1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03cd5e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b3628 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef3f6f1; op2val:0x4003cd5e;
op3val:0x3f7b3628; valaddr_reg:x3; val_offset:1908*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1908*FLEN/8, x4, x1, x2)

inst_637:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x73f6f1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03cd5e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b3628 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef3f6f1; op2val:0x4003cd5e;
op3val:0x3f7b3628; valaddr_reg:x3; val_offset:1911*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1911*FLEN/8, x4, x1, x2)

inst_638:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x73f6f1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03cd5e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b3628 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef3f6f1; op2val:0x4003cd5e;
op3val:0x3f7b3628; valaddr_reg:x3; val_offset:1914*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1914*FLEN/8, x4, x1, x2)

inst_639:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x73f6f1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03cd5e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b3628 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef3f6f1; op2val:0x4003cd5e;
op3val:0x3f7b3628; valaddr_reg:x3; val_offset:1917*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1917*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_640:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x748c7e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2a6656 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x22c70e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef48c7e; op2val:0x3f2a6656;
op3val:0x3ea2c70e; valaddr_reg:x3; val_offset:1920*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1920*FLEN/8, x4, x1, x2)

inst_641:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x748c7e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2a6656 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x22c70e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef48c7e; op2val:0x3f2a6656;
op3val:0x3ea2c70e; valaddr_reg:x3; val_offset:1923*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1923*FLEN/8, x4, x1, x2)

inst_642:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x748c7e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2a6656 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x22c70e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef48c7e; op2val:0x3f2a6656;
op3val:0x3ea2c70e; valaddr_reg:x3; val_offset:1926*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1926*FLEN/8, x4, x1, x2)

inst_643:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x748c7e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2a6656 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x22c70e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef48c7e; op2val:0x3f2a6656;
op3val:0x3ea2c70e; valaddr_reg:x3; val_offset:1929*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1929*FLEN/8, x4, x1, x2)

inst_644:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x748c7e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2a6656 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x22c70e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef48c7e; op2val:0x3f2a6656;
op3val:0x3ea2c70e; valaddr_reg:x3; val_offset:1932*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1932*FLEN/8, x4, x1, x2)

inst_645:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x78029d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ea2fe and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292faf and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef8029d; op2val:0x3faea2fe;
op3val:0x3f292faf; valaddr_reg:x3; val_offset:1935*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1935*FLEN/8, x4, x1, x2)

inst_646:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x78029d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ea2fe and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292faf and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef8029d; op2val:0x3faea2fe;
op3val:0x3f292faf; valaddr_reg:x3; val_offset:1938*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1938*FLEN/8, x4, x1, x2)

inst_647:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x78029d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ea2fe and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292faf and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef8029d; op2val:0x3faea2fe;
op3val:0x3f292faf; valaddr_reg:x3; val_offset:1941*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1941*FLEN/8, x4, x1, x2)

inst_648:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x78029d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ea2fe and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292faf and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef8029d; op2val:0x3faea2fe;
op3val:0x3f292faf; valaddr_reg:x3; val_offset:1944*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1944*FLEN/8, x4, x1, x2)

inst_649:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x78029d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ea2fe and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292faf and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef8029d; op2val:0x3faea2fe;
op3val:0x3f292faf; valaddr_reg:x3; val_offset:1947*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1947*FLEN/8, x4, x1, x2)

inst_650:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x781181 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4a0d7c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x43cae2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef81181; op2val:0x3f4a0d7c;
op3val:0x3ec3cae2; valaddr_reg:x3; val_offset:1950*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1950*FLEN/8, x4, x1, x2)

inst_651:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x781181 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4a0d7c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x43cae2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef81181; op2val:0x3f4a0d7c;
op3val:0x3ec3cae2; valaddr_reg:x3; val_offset:1953*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1953*FLEN/8, x4, x1, x2)

inst_652:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x781181 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4a0d7c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x43cae2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef81181; op2val:0x3f4a0d7c;
op3val:0x3ec3cae2; valaddr_reg:x3; val_offset:1956*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1956*FLEN/8, x4, x1, x2)

inst_653:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x781181 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4a0d7c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x43cae2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef81181; op2val:0x3f4a0d7c;
op3val:0x3ec3cae2; valaddr_reg:x3; val_offset:1959*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1959*FLEN/8, x4, x1, x2)

inst_654:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x781181 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4a0d7c and fs3 == 0 and fe3 == 0x7d and fm3 == 0x43cae2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef81181; op2val:0x3f4a0d7c;
op3val:0x3ec3cae2; valaddr_reg:x3; val_offset:1962*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1962*FLEN/8, x4, x1, x2)

inst_655:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x79c5f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x213e5f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d525c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef9c5f8; op2val:0x3f213e5f;
op3val:0x3e9d525c; valaddr_reg:x3; val_offset:1965*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1965*FLEN/8, x4, x1, x2)

inst_656:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x79c5f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x213e5f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d525c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef9c5f8; op2val:0x3f213e5f;
op3val:0x3e9d525c; valaddr_reg:x3; val_offset:1968*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1968*FLEN/8, x4, x1, x2)

inst_657:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x79c5f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x213e5f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d525c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef9c5f8; op2val:0x3f213e5f;
op3val:0x3e9d525c; valaddr_reg:x3; val_offset:1971*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1971*FLEN/8, x4, x1, x2)

inst_658:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x79c5f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x213e5f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d525c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef9c5f8; op2val:0x3f213e5f;
op3val:0x3e9d525c; valaddr_reg:x3; val_offset:1974*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1974*FLEN/8, x4, x1, x2)

inst_659:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x79c5f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x213e5f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d525c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ef9c5f8; op2val:0x3f213e5f;
op3val:0x3e9d525c; valaddr_reg:x3; val_offset:1977*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1977*FLEN/8, x4, x1, x2)

inst_660:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7dc313 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2a83ba and fs3 == 0 and fe3 == 0x7c and fm3 == 0x29061e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efdc313; op2val:0x3eaa83ba;
op3val:0x3e29061e; valaddr_reg:x3; val_offset:1980*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1980*FLEN/8, x4, x1, x2)

inst_661:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7dc313 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2a83ba and fs3 == 0 and fe3 == 0x7c and fm3 == 0x29061e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efdc313; op2val:0x3eaa83ba;
op3val:0x3e29061e; valaddr_reg:x3; val_offset:1983*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1983*FLEN/8, x4, x1, x2)

inst_662:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7dc313 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2a83ba and fs3 == 0 and fe3 == 0x7c and fm3 == 0x29061e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efdc313; op2val:0x3eaa83ba;
op3val:0x3e29061e; valaddr_reg:x3; val_offset:1986*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 1986*FLEN/8, x4, x1, x2)

inst_663:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7dc313 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2a83ba and fs3 == 0 and fe3 == 0x7c and fm3 == 0x29061e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efdc313; op2val:0x3eaa83ba;
op3val:0x3e29061e; valaddr_reg:x3; val_offset:1989*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 1989*FLEN/8, x4, x1, x2)

inst_664:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7dc313 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2a83ba and fs3 == 0 and fe3 == 0x7c and fm3 == 0x29061e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efdc313; op2val:0x3eaa83ba;
op3val:0x3e29061e; valaddr_reg:x3; val_offset:1992*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 1992*FLEN/8, x4, x1, x2)

inst_665:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e42e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3eed7e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3da18a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe42e9; op2val:0x3f3eed7e;
op3val:0x3ebda18a; valaddr_reg:x3; val_offset:1995*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1995*FLEN/8, x4, x1, x2)

inst_666:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e42e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3eed7e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3da18a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe42e9; op2val:0x3f3eed7e;
op3val:0x3ebda18a; valaddr_reg:x3; val_offset:1998*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 1998*FLEN/8, x4, x1, x2)

inst_667:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e42e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3eed7e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3da18a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe42e9; op2val:0x3f3eed7e;
op3val:0x3ebda18a; valaddr_reg:x3; val_offset:2001*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2001*FLEN/8, x4, x1, x2)

inst_668:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e42e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3eed7e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3da18a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe42e9; op2val:0x3f3eed7e;
op3val:0x3ebda18a; valaddr_reg:x3; val_offset:2004*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2004*FLEN/8, x4, x1, x2)

inst_669:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e42e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3eed7e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3da18a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe42e9; op2val:0x3f3eed7e;
op3val:0x3ebda18a; valaddr_reg:x3; val_offset:2007*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2007*FLEN/8, x4, x1, x2)

inst_670:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e7a94 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f6675 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6dfa4a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe7a94; op2val:0x3f6f6675;
op3val:0x3eedfa4a; valaddr_reg:x3; val_offset:2010*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2010*FLEN/8, x4, x1, x2)

inst_671:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e7a94 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f6675 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6dfa4a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe7a94; op2val:0x3f6f6675;
op3val:0x3eedfa4a; valaddr_reg:x3; val_offset:2013*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2013*FLEN/8, x4, x1, x2)

inst_672:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e7a94 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f6675 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6dfa4a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe7a94; op2val:0x3f6f6675;
op3val:0x3eedfa4a; valaddr_reg:x3; val_offset:2016*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2016*FLEN/8, x4, x1, x2)

inst_673:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e7a94 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f6675 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6dfa4a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe7a94; op2val:0x3f6f6675;
op3val:0x3eedfa4a; valaddr_reg:x3; val_offset:2019*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2019*FLEN/8, x4, x1, x2)

inst_674:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7e7a94 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f6675 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6dfa4a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efe7a94; op2val:0x3f6f6675;
op3val:0x3eedfa4a; valaddr_reg:x3; val_offset:2022*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2022*FLEN/8, x4, x1, x2)

inst_675:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7f27de and fs2 == 0 and fe2 == 0x7e and fm2 == 0x707fae and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6fb4a3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eff27de; op2val:0x3f707fae;
op3val:0x3eefb4a3; valaddr_reg:x3; val_offset:2025*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2025*FLEN/8, x4, x1, x2)

inst_676:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7f27de and fs2 == 0 and fe2 == 0x7e and fm2 == 0x707fae and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6fb4a3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eff27de; op2val:0x3f707fae;
op3val:0x3eefb4a3; valaddr_reg:x3; val_offset:2028*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2028*FLEN/8, x4, x1, x2)

inst_677:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7f27de and fs2 == 0 and fe2 == 0x7e and fm2 == 0x707fae and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6fb4a3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eff27de; op2val:0x3f707fae;
op3val:0x3eefb4a3; valaddr_reg:x3; val_offset:2031*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2031*FLEN/8, x4, x1, x2)

inst_678:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7f27de and fs2 == 0 and fe2 == 0x7e and fm2 == 0x707fae and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6fb4a3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eff27de; op2val:0x3f707fae;
op3val:0x3eefb4a3; valaddr_reg:x3; val_offset:2034*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2034*FLEN/8, x4, x1, x2)

inst_679:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7f27de and fs2 == 0 and fe2 == 0x7e and fm2 == 0x707fae and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6fb4a3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3eff27de; op2val:0x3f707fae;
op3val:0x3eefb4a3; valaddr_reg:x3; val_offset:2037*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2037*FLEN/8, x4, x1, x2)

inst_680:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7ff463 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x527eb3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x527527 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efff463; op2val:0x3fd27eb3;
op3val:0x3f527527; valaddr_reg:x3; val_offset:2040*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2040*FLEN/8, x4, x1, x2)

inst_681:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7ff463 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x527eb3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x527527 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efff463; op2val:0x3fd27eb3;
op3val:0x3f527527; valaddr_reg:x3; val_offset:2043*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2043*FLEN/8, x4, x1, x2)

inst_682:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7ff463 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x527eb3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x527527 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efff463; op2val:0x3fd27eb3;
op3val:0x3f527527; valaddr_reg:x3; val_offset:2046*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2046*FLEN/8, x4, x1, x2)

inst_683:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7ff463 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x527eb3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x527527 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efff463; op2val:0x3fd27eb3;
op3val:0x3f527527; valaddr_reg:x3; val_offset:2049*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2049*FLEN/8, x4, x1, x2)

inst_684:
// fs1 == 0 and fe1 == 0x7d and fm1 == 0x7ff463 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x527eb3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x527527 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3efff463; op2val:0x3fd27eb3;
op3val:0x3f527527; valaddr_reg:x3; val_offset:2052*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2052*FLEN/8, x4, x1, x2)

inst_685:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x00bfa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x468336 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x47ac6c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f00bfa4; op2val:0x3fc68336;
op3val:0x3f47ac6c; valaddr_reg:x3; val_offset:2055*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2055*FLEN/8, x4, x1, x2)

inst_686:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x00bfa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x468336 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x47ac6c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f00bfa4; op2val:0x3fc68336;
op3val:0x3f47ac6c; valaddr_reg:x3; val_offset:2058*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2058*FLEN/8, x4, x1, x2)

inst_687:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x00bfa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x468336 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x47ac6c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f00bfa4; op2val:0x3fc68336;
op3val:0x3f47ac6c; valaddr_reg:x3; val_offset:2061*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2061*FLEN/8, x4, x1, x2)

inst_688:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x00bfa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x468336 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x47ac6c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f00bfa4; op2val:0x3fc68336;
op3val:0x3f47ac6c; valaddr_reg:x3; val_offset:2064*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2064*FLEN/8, x4, x1, x2)

inst_689:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x00bfa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x468336 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x47ac6c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f00bfa4; op2val:0x3fc68336;
op3val:0x3f47ac6c; valaddr_reg:x3; val_offset:2067*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2067*FLEN/8, x4, x1, x2)

inst_690:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x014793 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x27add7 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x295af7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f014793; op2val:0x3ea7add7;
op3val:0x3e295af7; valaddr_reg:x3; val_offset:2070*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2070*FLEN/8, x4, x1, x2)

inst_691:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x014793 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x27add7 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x295af7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f014793; op2val:0x3ea7add7;
op3val:0x3e295af7; valaddr_reg:x3; val_offset:2073*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2073*FLEN/8, x4, x1, x2)

inst_692:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x014793 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x27add7 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x295af7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f014793; op2val:0x3ea7add7;
op3val:0x3e295af7; valaddr_reg:x3; val_offset:2076*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2076*FLEN/8, x4, x1, x2)

inst_693:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x014793 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x27add7 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x295af7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f014793; op2val:0x3ea7add7;
op3val:0x3e295af7; valaddr_reg:x3; val_offset:2079*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2079*FLEN/8, x4, x1, x2)

inst_694:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x014793 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x27add7 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x295af7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f014793; op2val:0x3ea7add7;
op3val:0x3e295af7; valaddr_reg:x3; val_offset:2082*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2082*FLEN/8, x4, x1, x2)

inst_695:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x018c92 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c2ca7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e1084 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f018c92; op2val:0x3f9c2ca7;
op3val:0x3f1e1084; valaddr_reg:x3; val_offset:2085*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2085*FLEN/8, x4, x1, x2)

inst_696:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x018c92 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c2ca7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e1084 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f018c92; op2val:0x3f9c2ca7;
op3val:0x3f1e1084; valaddr_reg:x3; val_offset:2088*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2088*FLEN/8, x4, x1, x2)

inst_697:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x018c92 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c2ca7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e1084 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f018c92; op2val:0x3f9c2ca7;
op3val:0x3f1e1084; valaddr_reg:x3; val_offset:2091*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2091*FLEN/8, x4, x1, x2)

inst_698:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x018c92 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c2ca7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e1084 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f018c92; op2val:0x3f9c2ca7;
op3val:0x3f1e1084; valaddr_reg:x3; val_offset:2094*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2094*FLEN/8, x4, x1, x2)

inst_699:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x018c92 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c2ca7 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e1084 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f018c92; op2val:0x3f9c2ca7;
op3val:0x3f1e1084; valaddr_reg:x3; val_offset:2097*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2097*FLEN/8, x4, x1, x2)

inst_700:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x02bd9b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x79cd8b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7f26ca and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f02bd9b; op2val:0x3ff9cd8b;
op3val:0x3f7f26ca; valaddr_reg:x3; val_offset:2100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2100*FLEN/8, x4, x1, x2)

inst_701:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x02bd9b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x79cd8b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7f26ca and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f02bd9b; op2val:0x3ff9cd8b;
op3val:0x3f7f26ca; valaddr_reg:x3; val_offset:2103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2103*FLEN/8, x4, x1, x2)

inst_702:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x02bd9b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x79cd8b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7f26ca and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f02bd9b; op2val:0x3ff9cd8b;
op3val:0x3f7f26ca; valaddr_reg:x3; val_offset:2106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2106*FLEN/8, x4, x1, x2)

inst_703:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x02bd9b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x79cd8b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7f26ca and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f02bd9b; op2val:0x3ff9cd8b;
op3val:0x3f7f26ca; valaddr_reg:x3; val_offset:2109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2109*FLEN/8, x4, x1, x2)

inst_704:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x02bd9b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x79cd8b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7f26ca and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f02bd9b; op2val:0x3ff9cd8b;
op3val:0x3f7f26ca; valaddr_reg:x3; val_offset:2112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2112*FLEN/8, x4, x1, x2)

inst_705:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x055f97 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1b6c3a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x21f286 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f055f97; op2val:0x3f1b6c3a;
op3val:0x3ea1f286; valaddr_reg:x3; val_offset:2115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2115*FLEN/8, x4, x1, x2)

inst_706:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x055f97 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1b6c3a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x21f286 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f055f97; op2val:0x3f1b6c3a;
op3val:0x3ea1f286; valaddr_reg:x3; val_offset:2118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2118*FLEN/8, x4, x1, x2)

inst_707:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x055f97 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1b6c3a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x21f286 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f055f97; op2val:0x3f1b6c3a;
op3val:0x3ea1f286; valaddr_reg:x3; val_offset:2121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2121*FLEN/8, x4, x1, x2)

inst_708:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x055f97 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1b6c3a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x21f286 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f055f97; op2val:0x3f1b6c3a;
op3val:0x3ea1f286; valaddr_reg:x3; val_offset:2124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2124*FLEN/8, x4, x1, x2)

inst_709:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x055f97 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1b6c3a and fs3 == 0 and fe3 == 0x7d and fm3 == 0x21f286 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f055f97; op2val:0x3f1b6c3a;
op3val:0x3ea1f286; valaddr_reg:x3; val_offset:2127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2127*FLEN/8, x4, x1, x2)

inst_710:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x059f69 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x65875e and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6f9c83 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f059f69; op2val:0x3de5875e;
op3val:0x3d6f9c83; valaddr_reg:x3; val_offset:2130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2130*FLEN/8, x4, x1, x2)

inst_711:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x059f69 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x65875e and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6f9c83 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f059f69; op2val:0x3de5875e;
op3val:0x3d6f9c83; valaddr_reg:x3; val_offset:2133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2133*FLEN/8, x4, x1, x2)

inst_712:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x059f69 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x65875e and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6f9c83 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f059f69; op2val:0x3de5875e;
op3val:0x3d6f9c83; valaddr_reg:x3; val_offset:2136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2136*FLEN/8, x4, x1, x2)

inst_713:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x059f69 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x65875e and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6f9c83 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f059f69; op2val:0x3de5875e;
op3val:0x3d6f9c83; valaddr_reg:x3; val_offset:2139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2139*FLEN/8, x4, x1, x2)

inst_714:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x059f69 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x65875e and fs3 == 0 and fe3 == 0x7a and fm3 == 0x6f9c83 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f059f69; op2val:0x3de5875e;
op3val:0x3d6f9c83; valaddr_reg:x3; val_offset:2142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2142*FLEN/8, x4, x1, x2)

inst_715:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x067dc1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x724c19 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7e95b7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f067dc1; op2val:0x3f724c19;
op3val:0x3efe95b7; valaddr_reg:x3; val_offset:2145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2145*FLEN/8, x4, x1, x2)

inst_716:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x067dc1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x724c19 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7e95b7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f067dc1; op2val:0x3f724c19;
op3val:0x3efe95b7; valaddr_reg:x3; val_offset:2148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2148*FLEN/8, x4, x1, x2)

inst_717:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x067dc1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x724c19 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7e95b7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f067dc1; op2val:0x3f724c19;
op3val:0x3efe95b7; valaddr_reg:x3; val_offset:2151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2151*FLEN/8, x4, x1, x2)

inst_718:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x067dc1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x724c19 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7e95b7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f067dc1; op2val:0x3f724c19;
op3val:0x3efe95b7; valaddr_reg:x3; val_offset:2154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2154*FLEN/8, x4, x1, x2)

inst_719:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x067dc1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x724c19 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7e95b7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f067dc1; op2val:0x3f724c19;
op3val:0x3efe95b7; valaddr_reg:x3; val_offset:2157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2157*FLEN/8, x4, x1, x2)

inst_720:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x06a17d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x237c29 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2bf43d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f06a17d; op2val:0x3f237c29;
op3val:0x3eabf43d; valaddr_reg:x3; val_offset:2160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2160*FLEN/8, x4, x1, x2)

inst_721:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x06a17d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x237c29 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2bf43d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f06a17d; op2val:0x3f237c29;
op3val:0x3eabf43d; valaddr_reg:x3; val_offset:2163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2163*FLEN/8, x4, x1, x2)

inst_722:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x06a17d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x237c29 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2bf43d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f06a17d; op2val:0x3f237c29;
op3val:0x3eabf43d; valaddr_reg:x3; val_offset:2166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2166*FLEN/8, x4, x1, x2)

inst_723:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x06a17d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x237c29 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2bf43d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f06a17d; op2val:0x3f237c29;
op3val:0x3eabf43d; valaddr_reg:x3; val_offset:2169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2169*FLEN/8, x4, x1, x2)

inst_724:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x06a17d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x237c29 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2bf43d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f06a17d; op2val:0x3f237c29;
op3val:0x3eabf43d; valaddr_reg:x3; val_offset:2172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2172*FLEN/8, x4, x1, x2)

inst_725:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x071ef1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f2ae3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2805b6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f071ef1; op2val:0x3f9f2ae3;
op3val:0x3f2805b6; valaddr_reg:x3; val_offset:2175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2175*FLEN/8, x4, x1, x2)

inst_726:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x071ef1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f2ae3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2805b6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f071ef1; op2val:0x3f9f2ae3;
op3val:0x3f2805b6; valaddr_reg:x3; val_offset:2178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2178*FLEN/8, x4, x1, x2)

inst_727:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x071ef1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f2ae3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2805b6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f071ef1; op2val:0x3f9f2ae3;
op3val:0x3f2805b6; valaddr_reg:x3; val_offset:2181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2181*FLEN/8, x4, x1, x2)

inst_728:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x071ef1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f2ae3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2805b6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f071ef1; op2val:0x3f9f2ae3;
op3val:0x3f2805b6; valaddr_reg:x3; val_offset:2184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2184*FLEN/8, x4, x1, x2)

inst_729:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x071ef1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1f2ae3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2805b6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f071ef1; op2val:0x3f9f2ae3;
op3val:0x3f2805b6; valaddr_reg:x3; val_offset:2187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2187*FLEN/8, x4, x1, x2)

inst_730:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x08b4ea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7771f6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x042369 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f08b4ea; op2val:0x3f7771f6;
op3val:0x3f042369; valaddr_reg:x3; val_offset:2190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2190*FLEN/8, x4, x1, x2)

inst_731:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x08b4ea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7771f6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x042369 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f08b4ea; op2val:0x3f7771f6;
op3val:0x3f042369; valaddr_reg:x3; val_offset:2193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2193*FLEN/8, x4, x1, x2)

inst_732:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x08b4ea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7771f6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x042369 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f08b4ea; op2val:0x3f7771f6;
op3val:0x3f042369; valaddr_reg:x3; val_offset:2196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2196*FLEN/8, x4, x1, x2)

inst_733:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x08b4ea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7771f6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x042369 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f08b4ea; op2val:0x3f7771f6;
op3val:0x3f042369; valaddr_reg:x3; val_offset:2199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2199*FLEN/8, x4, x1, x2)

inst_734:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x08b4ea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7771f6 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x042369 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f08b4ea; op2val:0x3f7771f6;
op3val:0x3f042369; valaddr_reg:x3; val_offset:2202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2202*FLEN/8, x4, x1, x2)

inst_735:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0aecbe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5392e0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65a1ac and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0aecbe; op2val:0x3f5392e0;
op3val:0x3ee5a1ac; valaddr_reg:x3; val_offset:2205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2205*FLEN/8, x4, x1, x2)

inst_736:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0aecbe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5392e0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65a1ac and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0aecbe; op2val:0x3f5392e0;
op3val:0x3ee5a1ac; valaddr_reg:x3; val_offset:2208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2208*FLEN/8, x4, x1, x2)

inst_737:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0aecbe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5392e0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65a1ac and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0aecbe; op2val:0x3f5392e0;
op3val:0x3ee5a1ac; valaddr_reg:x3; val_offset:2211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2211*FLEN/8, x4, x1, x2)

inst_738:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0aecbe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5392e0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65a1ac and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0aecbe; op2val:0x3f5392e0;
op3val:0x3ee5a1ac; valaddr_reg:x3; val_offset:2214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2214*FLEN/8, x4, x1, x2)

inst_739:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0aecbe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5392e0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x65a1ac and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0aecbe; op2val:0x3f5392e0;
op3val:0x3ee5a1ac; valaddr_reg:x3; val_offset:2217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2217*FLEN/8, x4, x1, x2)

inst_740:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bd57f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1adc21 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292d59 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bd57f; op2val:0x3f9adc21;
op3val:0x3f292d59; valaddr_reg:x3; val_offset:2220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2220*FLEN/8, x4, x1, x2)

inst_741:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bd57f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1adc21 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292d59 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bd57f; op2val:0x3f9adc21;
op3val:0x3f292d59; valaddr_reg:x3; val_offset:2223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2223*FLEN/8, x4, x1, x2)

inst_742:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bd57f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1adc21 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292d59 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bd57f; op2val:0x3f9adc21;
op3val:0x3f292d59; valaddr_reg:x3; val_offset:2226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2226*FLEN/8, x4, x1, x2)

inst_743:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bd57f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1adc21 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292d59 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bd57f; op2val:0x3f9adc21;
op3val:0x3f292d59; valaddr_reg:x3; val_offset:2229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2229*FLEN/8, x4, x1, x2)

inst_744:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bd57f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1adc21 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x292d59 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bd57f; op2val:0x3f9adc21;
op3val:0x3f292d59; valaddr_reg:x3; val_offset:2232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2232*FLEN/8, x4, x1, x2)

inst_745:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bfc1b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x23e98e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x334278 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bfc1b; op2val:0x3fa3e98e;
op3val:0x3f334278; valaddr_reg:x3; val_offset:2235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2235*FLEN/8, x4, x1, x2)

inst_746:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bfc1b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x23e98e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x334278 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bfc1b; op2val:0x3fa3e98e;
op3val:0x3f334278; valaddr_reg:x3; val_offset:2238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2238*FLEN/8, x4, x1, x2)

inst_747:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bfc1b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x23e98e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x334278 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bfc1b; op2val:0x3fa3e98e;
op3val:0x3f334278; valaddr_reg:x3; val_offset:2241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2241*FLEN/8, x4, x1, x2)

inst_748:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bfc1b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x23e98e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x334278 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bfc1b; op2val:0x3fa3e98e;
op3val:0x3f334278; valaddr_reg:x3; val_offset:2244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2244*FLEN/8, x4, x1, x2)

inst_749:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0bfc1b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x23e98e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x334278 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0bfc1b; op2val:0x3fa3e98e;
op3val:0x3f334278; valaddr_reg:x3; val_offset:2247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2247*FLEN/8, x4, x1, x2)

inst_750:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0c3310 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a2a37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6ef536 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0c3310; op2val:0x3f5a2a37;
op3val:0x3eeef536; valaddr_reg:x3; val_offset:2250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2250*FLEN/8, x4, x1, x2)

inst_751:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0c3310 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a2a37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6ef536 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0c3310; op2val:0x3f5a2a37;
op3val:0x3eeef536; valaddr_reg:x3; val_offset:2253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2253*FLEN/8, x4, x1, x2)

inst_752:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0c3310 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a2a37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6ef536 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0c3310; op2val:0x3f5a2a37;
op3val:0x3eeef536; valaddr_reg:x3; val_offset:2256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2256*FLEN/8, x4, x1, x2)

inst_753:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0c3310 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a2a37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6ef536 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0c3310; op2val:0x3f5a2a37;
op3val:0x3eeef536; valaddr_reg:x3; val_offset:2259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2259*FLEN/8, x4, x1, x2)

inst_754:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0c3310 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a2a37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6ef536 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0c3310; op2val:0x3f5a2a37;
op3val:0x3eeef536; valaddr_reg:x3; val_offset:2262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2262*FLEN/8, x4, x1, x2)

inst_755:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0ccf64 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48399d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5c436e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0ccf64; op2val:0x3fc8399d;
op3val:0x3f5c436e; valaddr_reg:x3; val_offset:2265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2265*FLEN/8, x4, x1, x2)

inst_756:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0ccf64 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48399d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5c436e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0ccf64; op2val:0x3fc8399d;
op3val:0x3f5c436e; valaddr_reg:x3; val_offset:2268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2268*FLEN/8, x4, x1, x2)

inst_757:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0ccf64 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48399d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5c436e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0ccf64; op2val:0x3fc8399d;
op3val:0x3f5c436e; valaddr_reg:x3; val_offset:2271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2271*FLEN/8, x4, x1, x2)

inst_758:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0ccf64 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48399d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5c436e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0ccf64; op2val:0x3fc8399d;
op3val:0x3f5c436e; valaddr_reg:x3; val_offset:2274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2274*FLEN/8, x4, x1, x2)

inst_759:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0ccf64 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48399d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5c436e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0ccf64; op2val:0x3fc8399d;
op3val:0x3f5c436e; valaddr_reg:x3; val_offset:2277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2277*FLEN/8, x4, x1, x2)

inst_760:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0f53f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x511fd7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0f53f9; op2val:0x3fbac285;
op3val:0x3f511fd7; valaddr_reg:x3; val_offset:2280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2280*FLEN/8, x4, x1, x2)

inst_761:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0f53f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x511fd7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0f53f9; op2val:0x3fbac285;
op3val:0x3f511fd7; valaddr_reg:x3; val_offset:2283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2283*FLEN/8, x4, x1, x2)

inst_762:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0f53f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x511fd7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0f53f9; op2val:0x3fbac285;
op3val:0x3f511fd7; valaddr_reg:x3; val_offset:2286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2286*FLEN/8, x4, x1, x2)

inst_763:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0f53f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x511fd7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0f53f9; op2val:0x3fbac285;
op3val:0x3f511fd7; valaddr_reg:x3; val_offset:2289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2289*FLEN/8, x4, x1, x2)

inst_764:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x0f53f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x511fd7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f0f53f9; op2val:0x3fbac285;
op3val:0x3f511fd7; valaddr_reg:x3; val_offset:2292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2292*FLEN/8, x4, x1, x2)

inst_765:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x10f1dd and fs2 == 0 and fe2 == 0x7c and fm2 == 0x67f684 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0355d2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f10f1dd; op2val:0x3e67f684;
op3val:0x3e0355d2; valaddr_reg:x3; val_offset:2295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2295*FLEN/8, x4, x1, x2)

inst_766:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x10f1dd and fs2 == 0 and fe2 == 0x7c and fm2 == 0x67f684 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0355d2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f10f1dd; op2val:0x3e67f684;
op3val:0x3e0355d2; valaddr_reg:x3; val_offset:2298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2298*FLEN/8, x4, x1, x2)

inst_767:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x10f1dd and fs2 == 0 and fe2 == 0x7c and fm2 == 0x67f684 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0355d2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f10f1dd; op2val:0x3e67f684;
op3val:0x3e0355d2; valaddr_reg:x3; val_offset:2301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2301*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_768:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x10f1dd and fs2 == 0 and fe2 == 0x7c and fm2 == 0x67f684 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0355d2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f10f1dd; op2val:0x3e67f684;
op3val:0x3e0355d2; valaddr_reg:x3; val_offset:2304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2304*FLEN/8, x4, x1, x2)

inst_769:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x10f1dd and fs2 == 0 and fe2 == 0x7c and fm2 == 0x67f684 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0355d2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f10f1dd; op2val:0x3e67f684;
op3val:0x3e0355d2; valaddr_reg:x3; val_offset:2307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2307*FLEN/8, x4, x1, x2)

inst_770:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1352b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x1a0c4e and fs3 == 0 and fe3 == 0x7c and fm3 == 0x314dad and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1352b5; op2val:0x3e9a0c4e;
op3val:0x3e314dad; valaddr_reg:x3; val_offset:2310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2310*FLEN/8, x4, x1, x2)

inst_771:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1352b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x1a0c4e and fs3 == 0 and fe3 == 0x7c and fm3 == 0x314dad and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1352b5; op2val:0x3e9a0c4e;
op3val:0x3e314dad; valaddr_reg:x3; val_offset:2313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2313*FLEN/8, x4, x1, x2)

inst_772:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1352b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x1a0c4e and fs3 == 0 and fe3 == 0x7c and fm3 == 0x314dad and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1352b5; op2val:0x3e9a0c4e;
op3val:0x3e314dad; valaddr_reg:x3; val_offset:2316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2316*FLEN/8, x4, x1, x2)

inst_773:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1352b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x1a0c4e and fs3 == 0 and fe3 == 0x7c and fm3 == 0x314dad and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1352b5; op2val:0x3e9a0c4e;
op3val:0x3e314dad; valaddr_reg:x3; val_offset:2319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2319*FLEN/8, x4, x1, x2)

inst_774:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1352b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x1a0c4e and fs3 == 0 and fe3 == 0x7c and fm3 == 0x314dad and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1352b5; op2val:0x3e9a0c4e;
op3val:0x3e314dad; valaddr_reg:x3; val_offset:2322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2322*FLEN/8, x4, x1, x2)

inst_775:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x13e726 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1d02ba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x356cac and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f13e726; op2val:0x3e1d02ba;
op3val:0x3db56cac; valaddr_reg:x3; val_offset:2325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2325*FLEN/8, x4, x1, x2)

inst_776:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x13e726 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1d02ba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x356cac and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f13e726; op2val:0x3e1d02ba;
op3val:0x3db56cac; valaddr_reg:x3; val_offset:2328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2328*FLEN/8, x4, x1, x2)

inst_777:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x13e726 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1d02ba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x356cac and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f13e726; op2val:0x3e1d02ba;
op3val:0x3db56cac; valaddr_reg:x3; val_offset:2331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2331*FLEN/8, x4, x1, x2)

inst_778:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x13e726 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1d02ba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x356cac and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f13e726; op2val:0x3e1d02ba;
op3val:0x3db56cac; valaddr_reg:x3; val_offset:2334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2334*FLEN/8, x4, x1, x2)

inst_779:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x13e726 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1d02ba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x356cac and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f13e726; op2val:0x3e1d02ba;
op3val:0x3db56cac; valaddr_reg:x3; val_offset:2337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2337*FLEN/8, x4, x1, x2)

inst_780:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1451b4 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x116c20 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2881d9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1451b4; op2val:0x3e116c20;
op3val:0x3da881d9; valaddr_reg:x3; val_offset:2340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2340*FLEN/8, x4, x1, x2)

inst_781:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1451b4 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x116c20 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2881d9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1451b4; op2val:0x3e116c20;
op3val:0x3da881d9; valaddr_reg:x3; val_offset:2343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2343*FLEN/8, x4, x1, x2)

inst_782:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1451b4 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x116c20 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2881d9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1451b4; op2val:0x3e116c20;
op3val:0x3da881d9; valaddr_reg:x3; val_offset:2346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2346*FLEN/8, x4, x1, x2)

inst_783:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1451b4 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x116c20 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2881d9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1451b4; op2val:0x3e116c20;
op3val:0x3da881d9; valaddr_reg:x3; val_offset:2349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2349*FLEN/8, x4, x1, x2)

inst_784:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1451b4 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x116c20 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2881d9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1451b4; op2val:0x3e116c20;
op3val:0x3da881d9; valaddr_reg:x3; val_offset:2352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2352*FLEN/8, x4, x1, x2)

inst_785:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x14f5e7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x55b1be and fs3 == 0 and fe3 == 0x7c and fm3 == 0x78b00c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f14f5e7; op2val:0x3ed5b1be;
op3val:0x3e78b00c; valaddr_reg:x3; val_offset:2355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2355*FLEN/8, x4, x1, x2)

inst_786:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x14f5e7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x55b1be and fs3 == 0 and fe3 == 0x7c and fm3 == 0x78b00c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f14f5e7; op2val:0x3ed5b1be;
op3val:0x3e78b00c; valaddr_reg:x3; val_offset:2358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2358*FLEN/8, x4, x1, x2)

inst_787:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x14f5e7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x55b1be and fs3 == 0 and fe3 == 0x7c and fm3 == 0x78b00c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f14f5e7; op2val:0x3ed5b1be;
op3val:0x3e78b00c; valaddr_reg:x3; val_offset:2361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2361*FLEN/8, x4, x1, x2)

inst_788:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x14f5e7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x55b1be and fs3 == 0 and fe3 == 0x7c and fm3 == 0x78b00c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f14f5e7; op2val:0x3ed5b1be;
op3val:0x3e78b00c; valaddr_reg:x3; val_offset:2364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2364*FLEN/8, x4, x1, x2)

inst_789:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x14f5e7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x55b1be and fs3 == 0 and fe3 == 0x7c and fm3 == 0x78b00c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f14f5e7; op2val:0x3ed5b1be;
op3val:0x3e78b00c; valaddr_reg:x3; val_offset:2367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2367*FLEN/8, x4, x1, x2)

inst_790:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x160bb9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4fd4a5 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73a03b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f160bb9; op2val:0x3f4fd4a5;
op3val:0x3ef3a03b; valaddr_reg:x3; val_offset:2370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2370*FLEN/8, x4, x1, x2)

inst_791:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x160bb9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4fd4a5 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73a03b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f160bb9; op2val:0x3f4fd4a5;
op3val:0x3ef3a03b; valaddr_reg:x3; val_offset:2373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2373*FLEN/8, x4, x1, x2)

inst_792:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x160bb9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4fd4a5 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73a03b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f160bb9; op2val:0x3f4fd4a5;
op3val:0x3ef3a03b; valaddr_reg:x3; val_offset:2376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2376*FLEN/8, x4, x1, x2)

inst_793:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x160bb9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4fd4a5 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73a03b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f160bb9; op2val:0x3f4fd4a5;
op3val:0x3ef3a03b; valaddr_reg:x3; val_offset:2379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2379*FLEN/8, x4, x1, x2)

inst_794:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x160bb9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4fd4a5 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73a03b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f160bb9; op2val:0x3f4fd4a5;
op3val:0x3ef3a03b; valaddr_reg:x3; val_offset:2382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2382*FLEN/8, x4, x1, x2)

inst_795:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1865bb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c4989 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2706d2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1865bb; op2val:0x3f8c4989;
op3val:0x3f2706d2; valaddr_reg:x3; val_offset:2385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2385*FLEN/8, x4, x1, x2)

inst_796:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1865bb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c4989 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2706d2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1865bb; op2val:0x3f8c4989;
op3val:0x3f2706d2; valaddr_reg:x3; val_offset:2388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2388*FLEN/8, x4, x1, x2)

inst_797:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1865bb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c4989 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2706d2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1865bb; op2val:0x3f8c4989;
op3val:0x3f2706d2; valaddr_reg:x3; val_offset:2391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2391*FLEN/8, x4, x1, x2)

inst_798:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1865bb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c4989 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2706d2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1865bb; op2val:0x3f8c4989;
op3val:0x3f2706d2; valaddr_reg:x3; val_offset:2394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2394*FLEN/8, x4, x1, x2)

inst_799:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1865bb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c4989 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2706d2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1865bb; op2val:0x3f8c4989;
op3val:0x3f2706d2; valaddr_reg:x3; val_offset:2397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2397*FLEN/8, x4, x1, x2)

inst_800:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x193eb6 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x360530 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x59eb61 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f193eb6; op2val:0x3db60530;
op3val:0x3d59eb61; valaddr_reg:x3; val_offset:2400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2400*FLEN/8, x4, x1, x2)

inst_801:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x193eb6 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x360530 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x59eb61 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f193eb6; op2val:0x3db60530;
op3val:0x3d59eb61; valaddr_reg:x3; val_offset:2403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2403*FLEN/8, x4, x1, x2)

inst_802:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x193eb6 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x360530 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x59eb61 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f193eb6; op2val:0x3db60530;
op3val:0x3d59eb61; valaddr_reg:x3; val_offset:2406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2406*FLEN/8, x4, x1, x2)

inst_803:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x193eb6 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x360530 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x59eb61 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f193eb6; op2val:0x3db60530;
op3val:0x3d59eb61; valaddr_reg:x3; val_offset:2409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2409*FLEN/8, x4, x1, x2)

inst_804:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x193eb6 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x360530 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x59eb61 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f193eb6; op2val:0x3db60530;
op3val:0x3d59eb61; valaddr_reg:x3; val_offset:2412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2412*FLEN/8, x4, x1, x2)

inst_805:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x19a984 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6c568d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ddc39 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f19a984; op2val:0x3f6c568d;
op3val:0x3f0ddc39; valaddr_reg:x3; val_offset:2415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2415*FLEN/8, x4, x1, x2)

inst_806:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x19a984 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6c568d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ddc39 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f19a984; op2val:0x3f6c568d;
op3val:0x3f0ddc39; valaddr_reg:x3; val_offset:2418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2418*FLEN/8, x4, x1, x2)

inst_807:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x19a984 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6c568d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ddc39 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f19a984; op2val:0x3f6c568d;
op3val:0x3f0ddc39; valaddr_reg:x3; val_offset:2421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2421*FLEN/8, x4, x1, x2)

inst_808:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x19a984 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6c568d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ddc39 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f19a984; op2val:0x3f6c568d;
op3val:0x3f0ddc39; valaddr_reg:x3; val_offset:2424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2424*FLEN/8, x4, x1, x2)

inst_809:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x19a984 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6c568d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ddc39 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f19a984; op2val:0x3f6c568d;
op3val:0x3f0ddc39; valaddr_reg:x3; val_offset:2427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2427*FLEN/8, x4, x1, x2)

inst_810:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1a0bd6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a228f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0342e0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1a0bd6; op2val:0x3f5a228f;
op3val:0x3f0342e0; valaddr_reg:x3; val_offset:2430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2430*FLEN/8, x4, x1, x2)

inst_811:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1a0bd6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a228f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0342e0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1a0bd6; op2val:0x3f5a228f;
op3val:0x3f0342e0; valaddr_reg:x3; val_offset:2433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2433*FLEN/8, x4, x1, x2)

inst_812:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1a0bd6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a228f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0342e0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1a0bd6; op2val:0x3f5a228f;
op3val:0x3f0342e0; valaddr_reg:x3; val_offset:2436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2436*FLEN/8, x4, x1, x2)

inst_813:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1a0bd6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a228f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0342e0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1a0bd6; op2val:0x3f5a228f;
op3val:0x3f0342e0; valaddr_reg:x3; val_offset:2439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2439*FLEN/8, x4, x1, x2)

inst_814:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1a0bd6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a228f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0342e0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1a0bd6; op2val:0x3f5a228f;
op3val:0x3f0342e0; valaddr_reg:x3; val_offset:2442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2442*FLEN/8, x4, x1, x2)

inst_815:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b5eb6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x501537 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c93a8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b5eb6; op2val:0x3f501537;
op3val:0x3efc93a8; valaddr_reg:x3; val_offset:2445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2445*FLEN/8, x4, x1, x2)

inst_816:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b5eb6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x501537 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c93a8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b5eb6; op2val:0x3f501537;
op3val:0x3efc93a8; valaddr_reg:x3; val_offset:2448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2448*FLEN/8, x4, x1, x2)

inst_817:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b5eb6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x501537 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c93a8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b5eb6; op2val:0x3f501537;
op3val:0x3efc93a8; valaddr_reg:x3; val_offset:2451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2451*FLEN/8, x4, x1, x2)

inst_818:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b5eb6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x501537 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c93a8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b5eb6; op2val:0x3f501537;
op3val:0x3efc93a8; valaddr_reg:x3; val_offset:2454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2454*FLEN/8, x4, x1, x2)

inst_819:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b5eb6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x501537 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c93a8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b5eb6; op2val:0x3f501537;
op3val:0x3efc93a8; valaddr_reg:x3; val_offset:2457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2457*FLEN/8, x4, x1, x2)

inst_820:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b8d0e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d3827 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19dc85 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b8d0e; op2val:0x3f7d3827;
op3val:0x3f19dc85; valaddr_reg:x3; val_offset:2460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2460*FLEN/8, x4, x1, x2)

inst_821:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b8d0e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d3827 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19dc85 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b8d0e; op2val:0x3f7d3827;
op3val:0x3f19dc85; valaddr_reg:x3; val_offset:2463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2463*FLEN/8, x4, x1, x2)

inst_822:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b8d0e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d3827 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19dc85 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b8d0e; op2val:0x3f7d3827;
op3val:0x3f19dc85; valaddr_reg:x3; val_offset:2466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2466*FLEN/8, x4, x1, x2)

inst_823:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b8d0e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d3827 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19dc85 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b8d0e; op2val:0x3f7d3827;
op3val:0x3f19dc85; valaddr_reg:x3; val_offset:2469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2469*FLEN/8, x4, x1, x2)

inst_824:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1b8d0e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d3827 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19dc85 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1b8d0e; op2val:0x3f7d3827;
op3val:0x3f19dc85; valaddr_reg:x3; val_offset:2472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2472*FLEN/8, x4, x1, x2)

inst_825:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1bc546 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x764855 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x15db95 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1bc546; op2val:0x3df64855;
op3val:0x3d95db95; valaddr_reg:x3; val_offset:2475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2475*FLEN/8, x4, x1, x2)

inst_826:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1bc546 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x764855 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x15db95 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1bc546; op2val:0x3df64855;
op3val:0x3d95db95; valaddr_reg:x3; val_offset:2478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2478*FLEN/8, x4, x1, x2)

inst_827:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1bc546 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x764855 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x15db95 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1bc546; op2val:0x3df64855;
op3val:0x3d95db95; valaddr_reg:x3; val_offset:2481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2481*FLEN/8, x4, x1, x2)

inst_828:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1bc546 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x764855 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x15db95 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1bc546; op2val:0x3df64855;
op3val:0x3d95db95; valaddr_reg:x3; val_offset:2484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2484*FLEN/8, x4, x1, x2)

inst_829:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1bc546 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x764855 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x15db95 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1bc546; op2val:0x3df64855;
op3val:0x3d95db95; valaddr_reg:x3; val_offset:2487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2487*FLEN/8, x4, x1, x2)

inst_830:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1beab8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x582dd4 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x03a9f5 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1beab8; op2val:0x3e582dd4;
op3val:0x3e03a9f5; valaddr_reg:x3; val_offset:2490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2490*FLEN/8, x4, x1, x2)

inst_831:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1beab8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x582dd4 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x03a9f5 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1beab8; op2val:0x3e582dd4;
op3val:0x3e03a9f5; valaddr_reg:x3; val_offset:2493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2493*FLEN/8, x4, x1, x2)

inst_832:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1beab8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x582dd4 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x03a9f5 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1beab8; op2val:0x3e582dd4;
op3val:0x3e03a9f5; valaddr_reg:x3; val_offset:2496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2496*FLEN/8, x4, x1, x2)

inst_833:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1beab8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x582dd4 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x03a9f5 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1beab8; op2val:0x3e582dd4;
op3val:0x3e03a9f5; valaddr_reg:x3; val_offset:2499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2499*FLEN/8, x4, x1, x2)

inst_834:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1beab8 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x582dd4 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x03a9f5 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1beab8; op2val:0x3e582dd4;
op3val:0x3e03a9f5; valaddr_reg:x3; val_offset:2502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2502*FLEN/8, x4, x1, x2)

inst_835:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1c48a6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d4a0b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2c826e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1c48a6; op2val:0x3f8d4a0b;
op3val:0x3f2c826e; valaddr_reg:x3; val_offset:2505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2505*FLEN/8, x4, x1, x2)

inst_836:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1c48a6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d4a0b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2c826e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1c48a6; op2val:0x3f8d4a0b;
op3val:0x3f2c826e; valaddr_reg:x3; val_offset:2508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2508*FLEN/8, x4, x1, x2)

inst_837:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1c48a6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d4a0b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2c826e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1c48a6; op2val:0x3f8d4a0b;
op3val:0x3f2c826e; valaddr_reg:x3; val_offset:2511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2511*FLEN/8, x4, x1, x2)

inst_838:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1c48a6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d4a0b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2c826e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1c48a6; op2val:0x3f8d4a0b;
op3val:0x3f2c826e; valaddr_reg:x3; val_offset:2514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2514*FLEN/8, x4, x1, x2)

inst_839:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1c48a6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d4a0b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2c826e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1c48a6; op2val:0x3f8d4a0b;
op3val:0x3f2c826e; valaddr_reg:x3; val_offset:2517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2517*FLEN/8, x4, x1, x2)

inst_840:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1d3cc5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1aba and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29a659 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1d3cc5; op2val:0x3f0a1aba;
op3val:0x3ea9a659; valaddr_reg:x3; val_offset:2520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2520*FLEN/8, x4, x1, x2)

inst_841:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1d3cc5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1aba and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29a659 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1d3cc5; op2val:0x3f0a1aba;
op3val:0x3ea9a659; valaddr_reg:x3; val_offset:2523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2523*FLEN/8, x4, x1, x2)

inst_842:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1d3cc5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1aba and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29a659 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1d3cc5; op2val:0x3f0a1aba;
op3val:0x3ea9a659; valaddr_reg:x3; val_offset:2526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2526*FLEN/8, x4, x1, x2)

inst_843:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1d3cc5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1aba and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29a659 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1d3cc5; op2val:0x3f0a1aba;
op3val:0x3ea9a659; valaddr_reg:x3; val_offset:2529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2529*FLEN/8, x4, x1, x2)

inst_844:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1d3cc5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1aba and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29a659 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1d3cc5; op2val:0x3f0a1aba;
op3val:0x3ea9a659; valaddr_reg:x3; val_offset:2532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2532*FLEN/8, x4, x1, x2)

inst_845:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1f85b8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07f11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x296b85 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1f85b8; op2val:0x3f87f11b;
op3val:0x3f296b85; valaddr_reg:x3; val_offset:2535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2535*FLEN/8, x4, x1, x2)

inst_846:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1f85b8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07f11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x296b85 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1f85b8; op2val:0x3f87f11b;
op3val:0x3f296b85; valaddr_reg:x3; val_offset:2538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2538*FLEN/8, x4, x1, x2)

inst_847:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1f85b8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07f11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x296b85 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1f85b8; op2val:0x3f87f11b;
op3val:0x3f296b85; valaddr_reg:x3; val_offset:2541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2541*FLEN/8, x4, x1, x2)

inst_848:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1f85b8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07f11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x296b85 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1f85b8; op2val:0x3f87f11b;
op3val:0x3f296b85; valaddr_reg:x3; val_offset:2544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2544*FLEN/8, x4, x1, x2)

inst_849:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x1f85b8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07f11b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x296b85 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f1f85b8; op2val:0x3f87f11b;
op3val:0x3f296b85; valaddr_reg:x3; val_offset:2547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2547*FLEN/8, x4, x1, x2)

inst_850:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x217899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x300224 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5e0885 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f217899; op2val:0x3f300224;
op3val:0x3ede0885; valaddr_reg:x3; val_offset:2550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2550*FLEN/8, x4, x1, x2)

inst_851:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x217899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x300224 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5e0885 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f217899; op2val:0x3f300224;
op3val:0x3ede0885; valaddr_reg:x3; val_offset:2553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2553*FLEN/8, x4, x1, x2)

inst_852:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x217899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x300224 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5e0885 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f217899; op2val:0x3f300224;
op3val:0x3ede0885; valaddr_reg:x3; val_offset:2556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2556*FLEN/8, x4, x1, x2)

inst_853:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x217899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x300224 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5e0885 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f217899; op2val:0x3f300224;
op3val:0x3ede0885; valaddr_reg:x3; val_offset:2559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2559*FLEN/8, x4, x1, x2)

inst_854:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x217899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x300224 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x5e0885 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f217899; op2val:0x3f300224;
op3val:0x3ede0885; valaddr_reg:x3; val_offset:2562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2562*FLEN/8, x4, x1, x2)

inst_855:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x22c62f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30948c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x608d69 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f22c62f; op2val:0x3fb0948c;
op3val:0x3f608d69; valaddr_reg:x3; val_offset:2565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2565*FLEN/8, x4, x1, x2)

inst_856:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x22c62f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30948c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x608d69 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f22c62f; op2val:0x3fb0948c;
op3val:0x3f608d69; valaddr_reg:x3; val_offset:2568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2568*FLEN/8, x4, x1, x2)

inst_857:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x22c62f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30948c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x608d69 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f22c62f; op2val:0x3fb0948c;
op3val:0x3f608d69; valaddr_reg:x3; val_offset:2571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2571*FLEN/8, x4, x1, x2)

inst_858:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x22c62f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30948c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x608d69 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f22c62f; op2val:0x3fb0948c;
op3val:0x3f608d69; valaddr_reg:x3; val_offset:2574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2574*FLEN/8, x4, x1, x2)

inst_859:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x22c62f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30948c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x608d69 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f22c62f; op2val:0x3fb0948c;
op3val:0x3f608d69; valaddr_reg:x3; val_offset:2577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2577*FLEN/8, x4, x1, x2)

inst_860:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x242792 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x38efb7 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6d2c4f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f242792; op2val:0x3e38efb7;
op3val:0x3ded2c4f; valaddr_reg:x3; val_offset:2580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2580*FLEN/8, x4, x1, x2)

inst_861:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x242792 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x38efb7 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6d2c4f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f242792; op2val:0x3e38efb7;
op3val:0x3ded2c4f; valaddr_reg:x3; val_offset:2583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2583*FLEN/8, x4, x1, x2)

inst_862:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x242792 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x38efb7 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6d2c4f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f242792; op2val:0x3e38efb7;
op3val:0x3ded2c4f; valaddr_reg:x3; val_offset:2586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2586*FLEN/8, x4, x1, x2)

inst_863:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x242792 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x38efb7 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6d2c4f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f242792; op2val:0x3e38efb7;
op3val:0x3ded2c4f; valaddr_reg:x3; val_offset:2589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2589*FLEN/8, x4, x1, x2)

inst_864:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x242792 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x38efb7 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x6d2c4f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f242792; op2val:0x3e38efb7;
op3val:0x3ded2c4f; valaddr_reg:x3; val_offset:2592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2592*FLEN/8, x4, x1, x2)

inst_865:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x24f9da and fs2 == 0 and fe2 == 0x7f and fm2 == 0x40dde1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7894c1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f24f9da; op2val:0x3fc0dde1;
op3val:0x3f7894c1; valaddr_reg:x3; val_offset:2595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2595*FLEN/8, x4, x1, x2)

inst_866:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x24f9da and fs2 == 0 and fe2 == 0x7f and fm2 == 0x40dde1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7894c1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f24f9da; op2val:0x3fc0dde1;
op3val:0x3f7894c1; valaddr_reg:x3; val_offset:2598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2598*FLEN/8, x4, x1, x2)

inst_867:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x24f9da and fs2 == 0 and fe2 == 0x7f and fm2 == 0x40dde1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7894c1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f24f9da; op2val:0x3fc0dde1;
op3val:0x3f7894c1; valaddr_reg:x3; val_offset:2601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2601*FLEN/8, x4, x1, x2)

inst_868:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x24f9da and fs2 == 0 and fe2 == 0x7f and fm2 == 0x40dde1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7894c1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f24f9da; op2val:0x3fc0dde1;
op3val:0x3f7894c1; valaddr_reg:x3; val_offset:2604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2604*FLEN/8, x4, x1, x2)

inst_869:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x24f9da and fs2 == 0 and fe2 == 0x7f and fm2 == 0x40dde1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7894c1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f24f9da; op2val:0x3fc0dde1;
op3val:0x3f7894c1; valaddr_reg:x3; val_offset:2607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2607*FLEN/8, x4, x1, x2)

inst_870:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x256e69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56a69b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ab5f6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f256e69; op2val:0x3f56a69b;
op3val:0x3f0ab5f6; valaddr_reg:x3; val_offset:2610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2610*FLEN/8, x4, x1, x2)

inst_871:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x256e69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56a69b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ab5f6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f256e69; op2val:0x3f56a69b;
op3val:0x3f0ab5f6; valaddr_reg:x3; val_offset:2613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2613*FLEN/8, x4, x1, x2)

inst_872:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x256e69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56a69b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ab5f6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f256e69; op2val:0x3f56a69b;
op3val:0x3f0ab5f6; valaddr_reg:x3; val_offset:2616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2616*FLEN/8, x4, x1, x2)

inst_873:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x256e69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56a69b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ab5f6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f256e69; op2val:0x3f56a69b;
op3val:0x3f0ab5f6; valaddr_reg:x3; val_offset:2619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2619*FLEN/8, x4, x1, x2)

inst_874:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x256e69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56a69b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ab5f6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f256e69; op2val:0x3f56a69b;
op3val:0x3f0ab5f6; valaddr_reg:x3; val_offset:2622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2622*FLEN/8, x4, x1, x2)

inst_875:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x264bb1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x31deb9 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x671607 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f264bb1; op2val:0x3f31deb9;
op3val:0x3ee71607; valaddr_reg:x3; val_offset:2625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2625*FLEN/8, x4, x1, x2)

inst_876:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x264bb1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x31deb9 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x671607 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f264bb1; op2val:0x3f31deb9;
op3val:0x3ee71607; valaddr_reg:x3; val_offset:2628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2628*FLEN/8, x4, x1, x2)

inst_877:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x264bb1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x31deb9 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x671607 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f264bb1; op2val:0x3f31deb9;
op3val:0x3ee71607; valaddr_reg:x3; val_offset:2631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2631*FLEN/8, x4, x1, x2)

inst_878:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x264bb1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x31deb9 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x671607 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f264bb1; op2val:0x3f31deb9;
op3val:0x3ee71607; valaddr_reg:x3; val_offset:2634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2634*FLEN/8, x4, x1, x2)

inst_879:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x264bb1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x31deb9 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x671607 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f264bb1; op2val:0x3f31deb9;
op3val:0x3ee71607; valaddr_reg:x3; val_offset:2637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2637*FLEN/8, x4, x1, x2)

inst_880:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x272af0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x407558 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b59a9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f272af0; op2val:0x3fc07558;
op3val:0x3f7b59a9; valaddr_reg:x3; val_offset:2640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2640*FLEN/8, x4, x1, x2)

inst_881:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x272af0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x407558 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b59a9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f272af0; op2val:0x3fc07558;
op3val:0x3f7b59a9; valaddr_reg:x3; val_offset:2643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2643*FLEN/8, x4, x1, x2)

inst_882:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x272af0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x407558 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b59a9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f272af0; op2val:0x3fc07558;
op3val:0x3f7b59a9; valaddr_reg:x3; val_offset:2646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2646*FLEN/8, x4, x1, x2)

inst_883:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x272af0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x407558 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b59a9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f272af0; op2val:0x3fc07558;
op3val:0x3f7b59a9; valaddr_reg:x3; val_offset:2649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2649*FLEN/8, x4, x1, x2)

inst_884:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x272af0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x407558 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7b59a9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f272af0; op2val:0x3fc07558;
op3val:0x3f7b59a9; valaddr_reg:x3; val_offset:2652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2652*FLEN/8, x4, x1, x2)

inst_885:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284482 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02a3ed and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2bbd13 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284482; op2val:0x3e82a3ed;
op3val:0x3e2bbd13; valaddr_reg:x3; val_offset:2655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2655*FLEN/8, x4, x1, x2)

inst_886:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284482 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02a3ed and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2bbd13 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284482; op2val:0x3e82a3ed;
op3val:0x3e2bbd13; valaddr_reg:x3; val_offset:2658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2658*FLEN/8, x4, x1, x2)

inst_887:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284482 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02a3ed and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2bbd13 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284482; op2val:0x3e82a3ed;
op3val:0x3e2bbd13; valaddr_reg:x3; val_offset:2661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2661*FLEN/8, x4, x1, x2)

inst_888:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284482 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02a3ed and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2bbd13 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284482; op2val:0x3e82a3ed;
op3val:0x3e2bbd13; valaddr_reg:x3; val_offset:2664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2664*FLEN/8, x4, x1, x2)

inst_889:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284482 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02a3ed and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2bbd13 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284482; op2val:0x3e82a3ed;
op3val:0x3e2bbd13; valaddr_reg:x3; val_offset:2667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2667*FLEN/8, x4, x1, x2)

inst_890:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284904 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0f2a13 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c38e4 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284904; op2val:0x3f8f2a13;
op3val:0x3f3c38e4; valaddr_reg:x3; val_offset:2670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2670*FLEN/8, x4, x1, x2)

inst_891:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284904 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0f2a13 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c38e4 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284904; op2val:0x3f8f2a13;
op3val:0x3f3c38e4; valaddr_reg:x3; val_offset:2673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2673*FLEN/8, x4, x1, x2)

inst_892:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284904 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0f2a13 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c38e4 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284904; op2val:0x3f8f2a13;
op3val:0x3f3c38e4; valaddr_reg:x3; val_offset:2676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2676*FLEN/8, x4, x1, x2)

inst_893:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284904 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0f2a13 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c38e4 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284904; op2val:0x3f8f2a13;
op3val:0x3f3c38e4; valaddr_reg:x3; val_offset:2679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2679*FLEN/8, x4, x1, x2)

inst_894:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x284904 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0f2a13 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c38e4 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f284904; op2val:0x3f8f2a13;
op3val:0x3f3c38e4; valaddr_reg:x3; val_offset:2682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2682*FLEN/8, x4, x1, x2)

inst_895:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28759f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30cbde and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68ae0a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28759f; op2val:0x3fb0cbde;
op3val:0x3f68ae0a; valaddr_reg:x3; val_offset:2685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2685*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_896:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28759f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30cbde and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68ae0a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28759f; op2val:0x3fb0cbde;
op3val:0x3f68ae0a; valaddr_reg:x3; val_offset:2688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2688*FLEN/8, x4, x1, x2)

inst_897:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28759f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30cbde and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68ae0a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28759f; op2val:0x3fb0cbde;
op3val:0x3f68ae0a; valaddr_reg:x3; val_offset:2691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2691*FLEN/8, x4, x1, x2)

inst_898:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28759f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30cbde and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68ae0a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28759f; op2val:0x3fb0cbde;
op3val:0x3f68ae0a; valaddr_reg:x3; val_offset:2694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2694*FLEN/8, x4, x1, x2)

inst_899:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28759f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30cbde and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68ae0a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28759f; op2val:0x3fb0cbde;
op3val:0x3f68ae0a; valaddr_reg:x3; val_offset:2697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2697*FLEN/8, x4, x1, x2)

inst_900:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28f23e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37c202 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x728a67 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28f23e; op2val:0x3fb7c202;
op3val:0x3f728a67; valaddr_reg:x3; val_offset:2700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2700*FLEN/8, x4, x1, x2)

inst_901:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28f23e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37c202 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x728a67 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28f23e; op2val:0x3fb7c202;
op3val:0x3f728a67; valaddr_reg:x3; val_offset:2703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2703*FLEN/8, x4, x1, x2)

inst_902:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28f23e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37c202 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x728a67 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28f23e; op2val:0x3fb7c202;
op3val:0x3f728a67; valaddr_reg:x3; val_offset:2706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2706*FLEN/8, x4, x1, x2)

inst_903:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28f23e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37c202 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x728a67 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28f23e; op2val:0x3fb7c202;
op3val:0x3f728a67; valaddr_reg:x3; val_offset:2709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2709*FLEN/8, x4, x1, x2)

inst_904:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x28f23e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x37c202 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x728a67 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f28f23e; op2val:0x3fb7c202;
op3val:0x3f728a67; valaddr_reg:x3; val_offset:2712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2712*FLEN/8, x4, x1, x2)

inst_905:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2ae027 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x18c7cc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4bf4e8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2ae027; op2val:0x3e98c7cc;
op3val:0x3e4bf4e8; valaddr_reg:x3; val_offset:2715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2715*FLEN/8, x4, x1, x2)

inst_906:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2ae027 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x18c7cc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4bf4e8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2ae027; op2val:0x3e98c7cc;
op3val:0x3e4bf4e8; valaddr_reg:x3; val_offset:2718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2718*FLEN/8, x4, x1, x2)

inst_907:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2ae027 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x18c7cc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4bf4e8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2ae027; op2val:0x3e98c7cc;
op3val:0x3e4bf4e8; valaddr_reg:x3; val_offset:2721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2721*FLEN/8, x4, x1, x2)

inst_908:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2ae027 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x18c7cc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4bf4e8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2ae027; op2val:0x3e98c7cc;
op3val:0x3e4bf4e8; valaddr_reg:x3; val_offset:2724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2724*FLEN/8, x4, x1, x2)

inst_909:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2ae027 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x18c7cc and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4bf4e8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2ae027; op2val:0x3e98c7cc;
op3val:0x3e4bf4e8; valaddr_reg:x3; val_offset:2727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2727*FLEN/8, x4, x1, x2)

inst_910:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2b9b13 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x145c11 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46e6bd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2b9b13; op2val:0x3f945c11;
op3val:0x3f46e6bd; valaddr_reg:x3; val_offset:2730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2730*FLEN/8, x4, x1, x2)

inst_911:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2b9b13 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x145c11 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46e6bd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2b9b13; op2val:0x3f945c11;
op3val:0x3f46e6bd; valaddr_reg:x3; val_offset:2733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2733*FLEN/8, x4, x1, x2)

inst_912:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2b9b13 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x145c11 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46e6bd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2b9b13; op2val:0x3f945c11;
op3val:0x3f46e6bd; valaddr_reg:x3; val_offset:2736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2736*FLEN/8, x4, x1, x2)

inst_913:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2b9b13 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x145c11 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46e6bd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2b9b13; op2val:0x3f945c11;
op3val:0x3f46e6bd; valaddr_reg:x3; val_offset:2739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2739*FLEN/8, x4, x1, x2)

inst_914:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2b9b13 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x145c11 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46e6bd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2b9b13; op2val:0x3f945c11;
op3val:0x3f46e6bd; valaddr_reg:x3; val_offset:2742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2742*FLEN/8, x4, x1, x2)

inst_915:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2c8c6f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x36efd8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x769aff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2c8c6f; op2val:0x3f36efd8;
op3val:0x3ef69aff; valaddr_reg:x3; val_offset:2745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2745*FLEN/8, x4, x1, x2)

inst_916:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2c8c6f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x36efd8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x769aff and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2c8c6f; op2val:0x3f36efd8;
op3val:0x3ef69aff; valaddr_reg:x3; val_offset:2748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2748*FLEN/8, x4, x1, x2)

inst_917:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2c8c6f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x36efd8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x769aff and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2c8c6f; op2val:0x3f36efd8;
op3val:0x3ef69aff; valaddr_reg:x3; val_offset:2751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2751*FLEN/8, x4, x1, x2)

inst_918:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2c8c6f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x36efd8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x769aff and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2c8c6f; op2val:0x3f36efd8;
op3val:0x3ef69aff; valaddr_reg:x3; val_offset:2754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2754*FLEN/8, x4, x1, x2)

inst_919:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2c8c6f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x36efd8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x769aff and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2c8c6f; op2val:0x3f36efd8;
op3val:0x3ef69aff; valaddr_reg:x3; val_offset:2757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2757*FLEN/8, x4, x1, x2)

inst_920:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2d194b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x20bf06 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5961f2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2d194b; op2val:0x3fa0bf06;
op3val:0x3f5961f2; valaddr_reg:x3; val_offset:2760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2760*FLEN/8, x4, x1, x2)

inst_921:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2d194b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x20bf06 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5961f2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2d194b; op2val:0x3fa0bf06;
op3val:0x3f5961f2; valaddr_reg:x3; val_offset:2763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2763*FLEN/8, x4, x1, x2)

inst_922:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2d194b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x20bf06 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5961f2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2d194b; op2val:0x3fa0bf06;
op3val:0x3f5961f2; valaddr_reg:x3; val_offset:2766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2766*FLEN/8, x4, x1, x2)

inst_923:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2d194b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x20bf06 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5961f2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2d194b; op2val:0x3fa0bf06;
op3val:0x3f5961f2; valaddr_reg:x3; val_offset:2769*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2769*FLEN/8, x4, x1, x2)

inst_924:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2d194b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x20bf06 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5961f2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2d194b; op2val:0x3fa0bf06;
op3val:0x3f5961f2; valaddr_reg:x3; val_offset:2772*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2772*FLEN/8, x4, x1, x2)

inst_925:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2f940d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1ab13b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x54313c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2f940d; op2val:0x3f1ab13b;
op3val:0x3ed4313c; valaddr_reg:x3; val_offset:2775*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2775*FLEN/8, x4, x1, x2)

inst_926:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2f940d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1ab13b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x54313c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2f940d; op2val:0x3f1ab13b;
op3val:0x3ed4313c; valaddr_reg:x3; val_offset:2778*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2778*FLEN/8, x4, x1, x2)

inst_927:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2f940d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1ab13b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x54313c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2f940d; op2val:0x3f1ab13b;
op3val:0x3ed4313c; valaddr_reg:x3; val_offset:2781*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2781*FLEN/8, x4, x1, x2)

inst_928:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2f940d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1ab13b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x54313c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2f940d; op2val:0x3f1ab13b;
op3val:0x3ed4313c; valaddr_reg:x3; val_offset:2784*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2784*FLEN/8, x4, x1, x2)

inst_929:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x2f940d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1ab13b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x54313c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f2f940d; op2val:0x3f1ab13b;
op3val:0x3ed4313c; valaddr_reg:x3; val_offset:2787*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2787*FLEN/8, x4, x1, x2)

inst_930:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x302144 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x014cc5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x31eb2a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f302144; op2val:0x3f814cc5;
op3val:0x3f31eb2a; valaddr_reg:x3; val_offset:2790*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2790*FLEN/8, x4, x1, x2)

inst_931:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x302144 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x014cc5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x31eb2a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f302144; op2val:0x3f814cc5;
op3val:0x3f31eb2a; valaddr_reg:x3; val_offset:2793*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2793*FLEN/8, x4, x1, x2)

inst_932:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x302144 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x014cc5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x31eb2a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f302144; op2val:0x3f814cc5;
op3val:0x3f31eb2a; valaddr_reg:x3; val_offset:2796*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2796*FLEN/8, x4, x1, x2)

inst_933:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x302144 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x014cc5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x31eb2a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f302144; op2val:0x3f814cc5;
op3val:0x3f31eb2a; valaddr_reg:x3; val_offset:2799*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2799*FLEN/8, x4, x1, x2)

inst_934:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x302144 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x014cc5 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x31eb2a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f302144; op2val:0x3f814cc5;
op3val:0x3f31eb2a; valaddr_reg:x3; val_offset:2802*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2802*FLEN/8, x4, x1, x2)

inst_935:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x30c177 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6e8f75 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x24b6ea and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f30c177; op2val:0x3f6e8f75;
op3val:0x3f24b6ea; valaddr_reg:x3; val_offset:2805*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2805*FLEN/8, x4, x1, x2)

inst_936:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x30c177 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6e8f75 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x24b6ea and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f30c177; op2val:0x3f6e8f75;
op3val:0x3f24b6ea; valaddr_reg:x3; val_offset:2808*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2808*FLEN/8, x4, x1, x2)

inst_937:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x30c177 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6e8f75 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x24b6ea and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f30c177; op2val:0x3f6e8f75;
op3val:0x3f24b6ea; valaddr_reg:x3; val_offset:2811*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2811*FLEN/8, x4, x1, x2)

inst_938:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x30c177 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6e8f75 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x24b6ea and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f30c177; op2val:0x3f6e8f75;
op3val:0x3f24b6ea; valaddr_reg:x3; val_offset:2814*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2814*FLEN/8, x4, x1, x2)

inst_939:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x30c177 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6e8f75 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x24b6ea and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f30c177; op2val:0x3f6e8f75;
op3val:0x3f24b6ea; valaddr_reg:x3; val_offset:2817*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2817*FLEN/8, x4, x1, x2)

inst_940:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x310755 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0823d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x3c495f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f310755; op2val:0x3e8823d8;
op3val:0x3e3c495f; valaddr_reg:x3; val_offset:2820*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2820*FLEN/8, x4, x1, x2)

inst_941:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x310755 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0823d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x3c495f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f310755; op2val:0x3e8823d8;
op3val:0x3e3c495f; valaddr_reg:x3; val_offset:2823*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2823*FLEN/8, x4, x1, x2)

inst_942:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x310755 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0823d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x3c495f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f310755; op2val:0x3e8823d8;
op3val:0x3e3c495f; valaddr_reg:x3; val_offset:2826*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2826*FLEN/8, x4, x1, x2)

inst_943:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x310755 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0823d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x3c495f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f310755; op2val:0x3e8823d8;
op3val:0x3e3c495f; valaddr_reg:x3; val_offset:2829*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2829*FLEN/8, x4, x1, x2)

inst_944:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x310755 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0823d8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x3c495f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f310755; op2val:0x3e8823d8;
op3val:0x3e3c495f; valaddr_reg:x3; val_offset:2832*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2832*FLEN/8, x4, x1, x2)

inst_945:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x321d07 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d245f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x446697 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f321d07; op2val:0x3f8d245f;
op3val:0x3f446697; valaddr_reg:x3; val_offset:2835*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2835*FLEN/8, x4, x1, x2)

inst_946:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x321d07 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d245f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x446697 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f321d07; op2val:0x3f8d245f;
op3val:0x3f446697; valaddr_reg:x3; val_offset:2838*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2838*FLEN/8, x4, x1, x2)

inst_947:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x321d07 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d245f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x446697 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f321d07; op2val:0x3f8d245f;
op3val:0x3f446697; valaddr_reg:x3; val_offset:2841*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2841*FLEN/8, x4, x1, x2)

inst_948:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x321d07 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d245f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x446697 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f321d07; op2val:0x3f8d245f;
op3val:0x3f446697; valaddr_reg:x3; val_offset:2844*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2844*FLEN/8, x4, x1, x2)

inst_949:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x321d07 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0d245f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x446697 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f321d07; op2val:0x3f8d245f;
op3val:0x3f446697; valaddr_reg:x3; val_offset:2847*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2847*FLEN/8, x4, x1, x2)

inst_950:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x33c539 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3e45ff and fs3 == 0 and fe3 == 0x7d and fm3 == 0x059d88 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f33c539; op2val:0x3ebe45ff;
op3val:0x3e859d88; valaddr_reg:x3; val_offset:2850*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2850*FLEN/8, x4, x1, x2)

inst_951:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x33c539 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3e45ff and fs3 == 0 and fe3 == 0x7d and fm3 == 0x059d88 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f33c539; op2val:0x3ebe45ff;
op3val:0x3e859d88; valaddr_reg:x3; val_offset:2853*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2853*FLEN/8, x4, x1, x2)

inst_952:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x33c539 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3e45ff and fs3 == 0 and fe3 == 0x7d and fm3 == 0x059d88 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f33c539; op2val:0x3ebe45ff;
op3val:0x3e859d88; valaddr_reg:x3; val_offset:2856*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2856*FLEN/8, x4, x1, x2)

inst_953:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x33c539 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3e45ff and fs3 == 0 and fe3 == 0x7d and fm3 == 0x059d88 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f33c539; op2val:0x3ebe45ff;
op3val:0x3e859d88; valaddr_reg:x3; val_offset:2859*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2859*FLEN/8, x4, x1, x2)

inst_954:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x33c539 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3e45ff and fs3 == 0 and fe3 == 0x7d and fm3 == 0x059d88 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f33c539; op2val:0x3ebe45ff;
op3val:0x3e859d88; valaddr_reg:x3; val_offset:2862*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2862*FLEN/8, x4, x1, x2)

inst_955:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x34fa1e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43bea4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0a614a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f34fa1e; op2val:0x3f43bea4;
op3val:0x3f0a614a; valaddr_reg:x3; val_offset:2865*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2865*FLEN/8, x4, x1, x2)

inst_956:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x34fa1e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43bea4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0a614a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f34fa1e; op2val:0x3f43bea4;
op3val:0x3f0a614a; valaddr_reg:x3; val_offset:2868*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2868*FLEN/8, x4, x1, x2)

inst_957:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x34fa1e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43bea4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0a614a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f34fa1e; op2val:0x3f43bea4;
op3val:0x3f0a614a; valaddr_reg:x3; val_offset:2871*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2871*FLEN/8, x4, x1, x2)

inst_958:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x34fa1e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43bea4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0a614a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f34fa1e; op2val:0x3f43bea4;
op3val:0x3f0a614a; valaddr_reg:x3; val_offset:2874*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2874*FLEN/8, x4, x1, x2)

inst_959:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x34fa1e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43bea4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0a614a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f34fa1e; op2val:0x3f43bea4;
op3val:0x3f0a614a; valaddr_reg:x3; val_offset:2877*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2877*FLEN/8, x4, x1, x2)

inst_960:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x37d338 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x071495 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x41fe55 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f37d338; op2val:0x3f871495;
op3val:0x3f41fe55; valaddr_reg:x3; val_offset:2880*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2880*FLEN/8, x4, x1, x2)

inst_961:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x37d338 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x071495 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x41fe55 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f37d338; op2val:0x3f871495;
op3val:0x3f41fe55; valaddr_reg:x3; val_offset:2883*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2883*FLEN/8, x4, x1, x2)

inst_962:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x37d338 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x071495 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x41fe55 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f37d338; op2val:0x3f871495;
op3val:0x3f41fe55; valaddr_reg:x3; val_offset:2886*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2886*FLEN/8, x4, x1, x2)

inst_963:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x37d338 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x071495 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x41fe55 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f37d338; op2val:0x3f871495;
op3val:0x3f41fe55; valaddr_reg:x3; val_offset:2889*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2889*FLEN/8, x4, x1, x2)

inst_964:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x37d338 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x071495 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x41fe55 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f37d338; op2val:0x3f871495;
op3val:0x3f41fe55; valaddr_reg:x3; val_offset:2892*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2892*FLEN/8, x4, x1, x2)

inst_965:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x38b965 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f708d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x15af20 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f38b965; op2val:0x3f4f708d;
op3val:0x3f15af20; valaddr_reg:x3; val_offset:2895*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2895*FLEN/8, x4, x1, x2)

inst_966:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x38b965 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f708d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x15af20 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f38b965; op2val:0x3f4f708d;
op3val:0x3f15af20; valaddr_reg:x3; val_offset:2898*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2898*FLEN/8, x4, x1, x2)

inst_967:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x38b965 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f708d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x15af20 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f38b965; op2val:0x3f4f708d;
op3val:0x3f15af20; valaddr_reg:x3; val_offset:2901*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2901*FLEN/8, x4, x1, x2)

inst_968:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x38b965 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f708d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x15af20 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f38b965; op2val:0x3f4f708d;
op3val:0x3f15af20; valaddr_reg:x3; val_offset:2904*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2904*FLEN/8, x4, x1, x2)

inst_969:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x38b965 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f708d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x15af20 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f38b965; op2val:0x3f4f708d;
op3val:0x3f15af20; valaddr_reg:x3; val_offset:2907*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2907*FLEN/8, x4, x1, x2)

inst_970:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3a9e60 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f668 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406557 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3a9e60; op2val:0x3f83f668;
op3val:0x3f406557; valaddr_reg:x3; val_offset:2910*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2910*FLEN/8, x4, x1, x2)

inst_971:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3a9e60 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f668 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406557 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3a9e60; op2val:0x3f83f668;
op3val:0x3f406557; valaddr_reg:x3; val_offset:2913*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2913*FLEN/8, x4, x1, x2)

inst_972:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3a9e60 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f668 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406557 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3a9e60; op2val:0x3f83f668;
op3val:0x3f406557; valaddr_reg:x3; val_offset:2916*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2916*FLEN/8, x4, x1, x2)

inst_973:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3a9e60 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f668 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406557 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3a9e60; op2val:0x3f83f668;
op3val:0x3f406557; valaddr_reg:x3; val_offset:2919*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2919*FLEN/8, x4, x1, x2)

inst_974:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3a9e60 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f668 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x406557 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3a9e60; op2val:0x3f83f668;
op3val:0x3f406557; valaddr_reg:x3; val_offset:2922*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2922*FLEN/8, x4, x1, x2)

inst_975:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3ac40b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18b81d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ed572 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3ac40b; op2val:0x3f98b81d;
op3val:0x3f5ed572; valaddr_reg:x3; val_offset:2925*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2925*FLEN/8, x4, x1, x2)

inst_976:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3ac40b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18b81d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ed572 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3ac40b; op2val:0x3f98b81d;
op3val:0x3f5ed572; valaddr_reg:x3; val_offset:2928*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2928*FLEN/8, x4, x1, x2)

inst_977:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3ac40b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18b81d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ed572 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3ac40b; op2val:0x3f98b81d;
op3val:0x3f5ed572; valaddr_reg:x3; val_offset:2931*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2931*FLEN/8, x4, x1, x2)

inst_978:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3ac40b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18b81d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ed572 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3ac40b; op2val:0x3f98b81d;
op3val:0x3f5ed572; valaddr_reg:x3; val_offset:2934*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2934*FLEN/8, x4, x1, x2)

inst_979:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3ac40b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18b81d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ed572 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3ac40b; op2val:0x3f98b81d;
op3val:0x3f5ed572; valaddr_reg:x3; val_offset:2937*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2937*FLEN/8, x4, x1, x2)

inst_980:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3b6d8b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x183cce and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5eeb1f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3b6d8b; op2val:0x3f983cce;
op3val:0x3f5eeb1f; valaddr_reg:x3; val_offset:2940*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2940*FLEN/8, x4, x1, x2)

inst_981:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3b6d8b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x183cce and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5eeb1f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3b6d8b; op2val:0x3f983cce;
op3val:0x3f5eeb1f; valaddr_reg:x3; val_offset:2943*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2943*FLEN/8, x4, x1, x2)

inst_982:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3b6d8b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x183cce and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5eeb1f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3b6d8b; op2val:0x3f983cce;
op3val:0x3f5eeb1f; valaddr_reg:x3; val_offset:2946*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2946*FLEN/8, x4, x1, x2)

inst_983:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3b6d8b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x183cce and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5eeb1f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3b6d8b; op2val:0x3f983cce;
op3val:0x3f5eeb1f; valaddr_reg:x3; val_offset:2949*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2949*FLEN/8, x4, x1, x2)

inst_984:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3b6d8b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x183cce and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5eeb1f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3b6d8b; op2val:0x3f983cce;
op3val:0x3f5eeb1f; valaddr_reg:x3; val_offset:2952*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2952*FLEN/8, x4, x1, x2)

inst_985:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3c9c1a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5472a0 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x1c85b9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3c9c1a; op2val:0x3d5472a0;
op3val:0x3d1c85b9; valaddr_reg:x3; val_offset:2955*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2955*FLEN/8, x4, x1, x2)

inst_986:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3c9c1a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5472a0 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x1c85b9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3c9c1a; op2val:0x3d5472a0;
op3val:0x3d1c85b9; valaddr_reg:x3; val_offset:2958*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2958*FLEN/8, x4, x1, x2)

inst_987:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3c9c1a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5472a0 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x1c85b9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3c9c1a; op2val:0x3d5472a0;
op3val:0x3d1c85b9; valaddr_reg:x3; val_offset:2961*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2961*FLEN/8, x4, x1, x2)

inst_988:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3c9c1a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5472a0 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x1c85b9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3c9c1a; op2val:0x3d5472a0;
op3val:0x3d1c85b9; valaddr_reg:x3; val_offset:2964*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2964*FLEN/8, x4, x1, x2)

inst_989:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3c9c1a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5472a0 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x1c85b9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3c9c1a; op2val:0x3d5472a0;
op3val:0x3d1c85b9; valaddr_reg:x3; val_offset:2967*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2967*FLEN/8, x4, x1, x2)

inst_990:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d278d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5b6b16 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x221ff6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d278d; op2val:0x3f5b6b16;
op3val:0x3f221ff6; valaddr_reg:x3; val_offset:2970*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2970*FLEN/8, x4, x1, x2)

inst_991:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d278d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5b6b16 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x221ff6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d278d; op2val:0x3f5b6b16;
op3val:0x3f221ff6; valaddr_reg:x3; val_offset:2973*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2973*FLEN/8, x4, x1, x2)

inst_992:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d278d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5b6b16 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x221ff6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d278d; op2val:0x3f5b6b16;
op3val:0x3f221ff6; valaddr_reg:x3; val_offset:2976*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2976*FLEN/8, x4, x1, x2)

inst_993:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d278d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5b6b16 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x221ff6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d278d; op2val:0x3f5b6b16;
op3val:0x3f221ff6; valaddr_reg:x3; val_offset:2979*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2979*FLEN/8, x4, x1, x2)

inst_994:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d278d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5b6b16 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x221ff6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d278d; op2val:0x3f5b6b16;
op3val:0x3f221ff6; valaddr_reg:x3; val_offset:2982*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2982*FLEN/8, x4, x1, x2)

inst_995:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d9a44 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x48d160 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bb97 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d9a44; op2val:0x3f48d160;
op3val:0x3f14bb97; valaddr_reg:x3; val_offset:2985*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2985*FLEN/8, x4, x1, x2)

inst_996:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d9a44 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x48d160 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bb97 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d9a44; op2val:0x3f48d160;
op3val:0x3f14bb97; valaddr_reg:x3; val_offset:2988*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 2988*FLEN/8, x4, x1, x2)

inst_997:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d9a44 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x48d160 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bb97 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d9a44; op2val:0x3f48d160;
op3val:0x3f14bb97; valaddr_reg:x3; val_offset:2991*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 2991*FLEN/8, x4, x1, x2)

inst_998:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d9a44 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x48d160 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bb97 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d9a44; op2val:0x3f48d160;
op3val:0x3f14bb97; valaddr_reg:x3; val_offset:2994*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 2994*FLEN/8, x4, x1, x2)

inst_999:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3d9a44 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x48d160 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bb97 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3d9a44; op2val:0x3f48d160;
op3val:0x3f14bb97; valaddr_reg:x3; val_offset:2997*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 2997*FLEN/8, x4, x1, x2)

inst_1000:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3da6bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x548125 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d6dc3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3da6bf; op2val:0x3ed48125;
op3val:0x3e9d6dc3; valaddr_reg:x3; val_offset:3000*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3000*FLEN/8, x4, x1, x2)

inst_1001:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3da6bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x548125 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d6dc3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3da6bf; op2val:0x3ed48125;
op3val:0x3e9d6dc3; valaddr_reg:x3; val_offset:3003*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3003*FLEN/8, x4, x1, x2)

inst_1002:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3da6bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x548125 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d6dc3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3da6bf; op2val:0x3ed48125;
op3val:0x3e9d6dc3; valaddr_reg:x3; val_offset:3006*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3006*FLEN/8, x4, x1, x2)

inst_1003:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3da6bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x548125 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d6dc3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3da6bf; op2val:0x3ed48125;
op3val:0x3e9d6dc3; valaddr_reg:x3; val_offset:3009*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3009*FLEN/8, x4, x1, x2)

inst_1004:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3da6bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x548125 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1d6dc3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3da6bf; op2val:0x3ed48125;
op3val:0x3e9d6dc3; valaddr_reg:x3; val_offset:3012*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3012*FLEN/8, x4, x1, x2)

inst_1005:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3e9166 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0fe109 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x563579 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3e9166; op2val:0x3f8fe109;
op3val:0x3f563579; valaddr_reg:x3; val_offset:3015*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3015*FLEN/8, x4, x1, x2)

inst_1006:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3e9166 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0fe109 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x563579 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3e9166; op2val:0x3f8fe109;
op3val:0x3f563579; valaddr_reg:x3; val_offset:3018*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3018*FLEN/8, x4, x1, x2)

inst_1007:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3e9166 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0fe109 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x563579 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3e9166; op2val:0x3f8fe109;
op3val:0x3f563579; valaddr_reg:x3; val_offset:3021*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3021*FLEN/8, x4, x1, x2)

inst_1008:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3e9166 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0fe109 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x563579 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3e9166; op2val:0x3f8fe109;
op3val:0x3f563579; valaddr_reg:x3; val_offset:3024*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3024*FLEN/8, x4, x1, x2)

inst_1009:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3e9166 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0fe109 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x563579 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3e9166; op2val:0x3f8fe109;
op3val:0x3f563579; valaddr_reg:x3; val_offset:3027*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3027*FLEN/8, x4, x1, x2)

inst_1010:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f6c09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f6e28 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x27117a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f6c09; op2val:0x3f5f6e28;
op3val:0x3f27117a; valaddr_reg:x3; val_offset:3030*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3030*FLEN/8, x4, x1, x2)

inst_1011:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f6c09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f6e28 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x27117a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f6c09; op2val:0x3f5f6e28;
op3val:0x3f27117a; valaddr_reg:x3; val_offset:3033*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3033*FLEN/8, x4, x1, x2)

inst_1012:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f6c09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f6e28 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x27117a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f6c09; op2val:0x3f5f6e28;
op3val:0x3f27117a; valaddr_reg:x3; val_offset:3036*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3036*FLEN/8, x4, x1, x2)

inst_1013:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f6c09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f6e28 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x27117a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f6c09; op2val:0x3f5f6e28;
op3val:0x3f27117a; valaddr_reg:x3; val_offset:3039*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3039*FLEN/8, x4, x1, x2)

inst_1014:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f6c09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f6e28 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x27117a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f6c09; op2val:0x3f5f6e28;
op3val:0x3f27117a; valaddr_reg:x3; val_offset:3042*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3042*FLEN/8, x4, x1, x2)

inst_1015:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f87c0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x71ed07 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x350023 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f87c0; op2val:0x3f71ed07;
op3val:0x3f350023; valaddr_reg:x3; val_offset:3045*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3045*FLEN/8, x4, x1, x2)

inst_1016:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f87c0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x71ed07 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x350023 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f87c0; op2val:0x3f71ed07;
op3val:0x3f350023; valaddr_reg:x3; val_offset:3048*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3048*FLEN/8, x4, x1, x2)

inst_1017:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f87c0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x71ed07 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x350023 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f87c0; op2val:0x3f71ed07;
op3val:0x3f350023; valaddr_reg:x3; val_offset:3051*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3051*FLEN/8, x4, x1, x2)

inst_1018:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f87c0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x71ed07 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x350023 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f87c0; op2val:0x3f71ed07;
op3val:0x3f350023; valaddr_reg:x3; val_offset:3054*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3054*FLEN/8, x4, x1, x2)

inst_1019:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3f87c0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x71ed07 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x350023 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3f87c0; op2val:0x3f71ed07;
op3val:0x3f350023; valaddr_reg:x3; val_offset:3057*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3057*FLEN/8, x4, x1, x2)

inst_1020:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3fe297 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2825f0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c1246 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3fe297; op2val:0x3fa825f0;
op3val:0x3f7c1246; valaddr_reg:x3; val_offset:3060*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3060*FLEN/8, x4, x1, x2)

inst_1021:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3fe297 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2825f0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c1246 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3fe297; op2val:0x3fa825f0;
op3val:0x3f7c1246; valaddr_reg:x3; val_offset:3063*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3063*FLEN/8, x4, x1, x2)

inst_1022:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3fe297 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2825f0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c1246 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3fe297; op2val:0x3fa825f0;
op3val:0x3f7c1246; valaddr_reg:x3; val_offset:3066*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3066*FLEN/8, x4, x1, x2)

inst_1023:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3fe297 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2825f0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c1246 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3fe297; op2val:0x3fa825f0;
op3val:0x3f7c1246; valaddr_reg:x3; val_offset:3069*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3069*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1024:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x3fe297 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2825f0 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c1246 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f3fe297; op2val:0x3fa825f0;
op3val:0x3f7c1246; valaddr_reg:x3; val_offset:3072*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3072*FLEN/8, x4, x1, x2)

inst_1025:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4062ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x76515b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x391bf6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4062ad; op2val:0x3f76515b;
op3val:0x3f391bf6; valaddr_reg:x3; val_offset:3075*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3075*FLEN/8, x4, x1, x2)

inst_1026:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4062ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x76515b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x391bf6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4062ad; op2val:0x3f76515b;
op3val:0x3f391bf6; valaddr_reg:x3; val_offset:3078*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3078*FLEN/8, x4, x1, x2)

inst_1027:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4062ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x76515b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x391bf6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4062ad; op2val:0x3f76515b;
op3val:0x3f391bf6; valaddr_reg:x3; val_offset:3081*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3081*FLEN/8, x4, x1, x2)

inst_1028:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4062ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x76515b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x391bf6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4062ad; op2val:0x3f76515b;
op3val:0x3f391bf6; valaddr_reg:x3; val_offset:3084*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3084*FLEN/8, x4, x1, x2)

inst_1029:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4062ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x76515b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x391bf6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4062ad; op2val:0x3f76515b;
op3val:0x3f391bf6; valaddr_reg:x3; val_offset:3087*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3087*FLEN/8, x4, x1, x2)

inst_1030:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x416bf4 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a2083 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0ca100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f416bf4; op2val:0x3d3a2083;
op3val:0x3d0ca100; valaddr_reg:x3; val_offset:3090*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3090*FLEN/8, x4, x1, x2)

inst_1031:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x416bf4 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a2083 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0ca100 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f416bf4; op2val:0x3d3a2083;
op3val:0x3d0ca100; valaddr_reg:x3; val_offset:3093*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3093*FLEN/8, x4, x1, x2)

inst_1032:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x416bf4 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a2083 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0ca100 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f416bf4; op2val:0x3d3a2083;
op3val:0x3d0ca100; valaddr_reg:x3; val_offset:3096*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3096*FLEN/8, x4, x1, x2)

inst_1033:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x416bf4 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a2083 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0ca100 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f416bf4; op2val:0x3d3a2083;
op3val:0x3d0ca100; valaddr_reg:x3; val_offset:3099*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3099*FLEN/8, x4, x1, x2)

inst_1034:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x416bf4 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x3a2083 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0ca100 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f416bf4; op2val:0x3d3a2083;
op3val:0x3d0ca100; valaddr_reg:x3; val_offset:3102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3102*FLEN/8, x4, x1, x2)

inst_1035:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4182e4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1020fe and fs3 == 0 and fe3 == 0x7d and fm3 == 0x59e522 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4182e4; op2val:0x3f1020fe;
op3val:0x3ed9e522; valaddr_reg:x3; val_offset:3105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3105*FLEN/8, x4, x1, x2)

inst_1036:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4182e4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1020fe and fs3 == 0 and fe3 == 0x7d and fm3 == 0x59e522 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4182e4; op2val:0x3f1020fe;
op3val:0x3ed9e522; valaddr_reg:x3; val_offset:3108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3108*FLEN/8, x4, x1, x2)

inst_1037:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4182e4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1020fe and fs3 == 0 and fe3 == 0x7d and fm3 == 0x59e522 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4182e4; op2val:0x3f1020fe;
op3val:0x3ed9e522; valaddr_reg:x3; val_offset:3111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3111*FLEN/8, x4, x1, x2)

inst_1038:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4182e4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1020fe and fs3 == 0 and fe3 == 0x7d and fm3 == 0x59e522 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4182e4; op2val:0x3f1020fe;
op3val:0x3ed9e522; valaddr_reg:x3; val_offset:3114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3114*FLEN/8, x4, x1, x2)

inst_1039:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4182e4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1020fe and fs3 == 0 and fe3 == 0x7d and fm3 == 0x59e522 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4182e4; op2val:0x3f1020fe;
op3val:0x3ed9e522; valaddr_reg:x3; val_offset:3117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3117*FLEN/8, x4, x1, x2)

inst_1040:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x426c02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0b6781 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x53be81 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f426c02; op2val:0x3f0b6781;
op3val:0x3ed3be81; valaddr_reg:x3; val_offset:3120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3120*FLEN/8, x4, x1, x2)

inst_1041:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x426c02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0b6781 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x53be81 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f426c02; op2val:0x3f0b6781;
op3val:0x3ed3be81; valaddr_reg:x3; val_offset:3123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3123*FLEN/8, x4, x1, x2)

inst_1042:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x426c02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0b6781 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x53be81 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f426c02; op2val:0x3f0b6781;
op3val:0x3ed3be81; valaddr_reg:x3; val_offset:3126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3126*FLEN/8, x4, x1, x2)

inst_1043:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x426c02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0b6781 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x53be81 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f426c02; op2val:0x3f0b6781;
op3val:0x3ed3be81; valaddr_reg:x3; val_offset:3129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3129*FLEN/8, x4, x1, x2)

inst_1044:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x426c02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0b6781 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x53be81 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f426c02; op2val:0x3f0b6781;
op3val:0x3ed3be81; valaddr_reg:x3; val_offset:3132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3132*FLEN/8, x4, x1, x2)

inst_1045:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x42c899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x798795 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3ddc47 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f42c899; op2val:0x3f798795;
op3val:0x3f3ddc47; valaddr_reg:x3; val_offset:3135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3135*FLEN/8, x4, x1, x2)

inst_1046:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x42c899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x798795 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3ddc47 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f42c899; op2val:0x3f798795;
op3val:0x3f3ddc47; valaddr_reg:x3; val_offset:3138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3138*FLEN/8, x4, x1, x2)

inst_1047:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x42c899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x798795 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3ddc47 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f42c899; op2val:0x3f798795;
op3val:0x3f3ddc47; valaddr_reg:x3; val_offset:3141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3141*FLEN/8, x4, x1, x2)

inst_1048:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x42c899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x798795 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3ddc47 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f42c899; op2val:0x3f798795;
op3val:0x3f3ddc47; valaddr_reg:x3; val_offset:3144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3144*FLEN/8, x4, x1, x2)

inst_1049:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x42c899 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x798795 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3ddc47 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f42c899; op2val:0x3f798795;
op3val:0x3f3ddc47; valaddr_reg:x3; val_offset:3147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3147*FLEN/8, x4, x1, x2)

inst_1050:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x444416 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2bfa70 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x03d97b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f444416; op2val:0x3f2bfa70;
op3val:0x3f03d97b; valaddr_reg:x3; val_offset:3150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3150*FLEN/8, x4, x1, x2)

inst_1051:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x444416 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2bfa70 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x03d97b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f444416; op2val:0x3f2bfa70;
op3val:0x3f03d97b; valaddr_reg:x3; val_offset:3153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3153*FLEN/8, x4, x1, x2)

inst_1052:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x444416 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2bfa70 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x03d97b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f444416; op2val:0x3f2bfa70;
op3val:0x3f03d97b; valaddr_reg:x3; val_offset:3156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3156*FLEN/8, x4, x1, x2)

inst_1053:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x444416 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2bfa70 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x03d97b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f444416; op2val:0x3f2bfa70;
op3val:0x3f03d97b; valaddr_reg:x3; val_offset:3159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3159*FLEN/8, x4, x1, x2)

inst_1054:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x444416 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2bfa70 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x03d97b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f444416; op2val:0x3f2bfa70;
op3val:0x3f03d97b; valaddr_reg:x3; val_offset:3162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3162*FLEN/8, x4, x1, x2)

inst_1055:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4475d8 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x55b4f6 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2400ec and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4475d8; op2val:0x3dd5b4f6;
op3val:0x3da400ec; valaddr_reg:x3; val_offset:3165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3165*FLEN/8, x4, x1, x2)

inst_1056:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4475d8 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x55b4f6 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2400ec and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4475d8; op2val:0x3dd5b4f6;
op3val:0x3da400ec; valaddr_reg:x3; val_offset:3168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3168*FLEN/8, x4, x1, x2)

inst_1057:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4475d8 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x55b4f6 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2400ec and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4475d8; op2val:0x3dd5b4f6;
op3val:0x3da400ec; valaddr_reg:x3; val_offset:3171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3171*FLEN/8, x4, x1, x2)

inst_1058:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4475d8 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x55b4f6 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2400ec and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4475d8; op2val:0x3dd5b4f6;
op3val:0x3da400ec; valaddr_reg:x3; val_offset:3174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3174*FLEN/8, x4, x1, x2)

inst_1059:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4475d8 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x55b4f6 and fs3 == 0 and fe3 == 0x7b and fm3 == 0x2400ec and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4475d8; op2val:0x3dd5b4f6;
op3val:0x3da400ec; valaddr_reg:x3; val_offset:3177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3177*FLEN/8, x4, x1, x2)

inst_1060:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45229a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x210a9b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7805dd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45229a; op2val:0x3fa10a9b;
op3val:0x3f7805dd; valaddr_reg:x3; val_offset:3180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3180*FLEN/8, x4, x1, x2)

inst_1061:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45229a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x210a9b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7805dd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45229a; op2val:0x3fa10a9b;
op3val:0x3f7805dd; valaddr_reg:x3; val_offset:3183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3183*FLEN/8, x4, x1, x2)

inst_1062:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45229a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x210a9b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7805dd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45229a; op2val:0x3fa10a9b;
op3val:0x3f7805dd; valaddr_reg:x3; val_offset:3186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3186*FLEN/8, x4, x1, x2)

inst_1063:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45229a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x210a9b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7805dd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45229a; op2val:0x3fa10a9b;
op3val:0x3f7805dd; valaddr_reg:x3; val_offset:3189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3189*FLEN/8, x4, x1, x2)

inst_1064:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45229a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x210a9b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7805dd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45229a; op2val:0x3fa10a9b;
op3val:0x3f7805dd; valaddr_reg:x3; val_offset:3192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3192*FLEN/8, x4, x1, x2)

inst_1065:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45f466 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1fb179 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x76f80e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45f466; op2val:0x3f1fb179;
op3val:0x3ef6f80e; valaddr_reg:x3; val_offset:3195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3195*FLEN/8, x4, x1, x2)

inst_1066:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45f466 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1fb179 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x76f80e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45f466; op2val:0x3f1fb179;
op3val:0x3ef6f80e; valaddr_reg:x3; val_offset:3198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3198*FLEN/8, x4, x1, x2)

inst_1067:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45f466 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1fb179 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x76f80e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45f466; op2val:0x3f1fb179;
op3val:0x3ef6f80e; valaddr_reg:x3; val_offset:3201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3201*FLEN/8, x4, x1, x2)

inst_1068:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45f466 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1fb179 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x76f80e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45f466; op2val:0x3f1fb179;
op3val:0x3ef6f80e; valaddr_reg:x3; val_offset:3204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3204*FLEN/8, x4, x1, x2)

inst_1069:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x45f466 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1fb179 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x76f80e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f45f466; op2val:0x3f1fb179;
op3val:0x3ef6f80e; valaddr_reg:x3; val_offset:3207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3207*FLEN/8, x4, x1, x2)

inst_1070:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x478fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7de756 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x45ed6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f478fc7; op2val:0x3f7de756;
op3val:0x3f45ed6e; valaddr_reg:x3; val_offset:3210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3210*FLEN/8, x4, x1, x2)

inst_1071:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x478fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7de756 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x45ed6e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f478fc7; op2val:0x3f7de756;
op3val:0x3f45ed6e; valaddr_reg:x3; val_offset:3213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3213*FLEN/8, x4, x1, x2)

inst_1072:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x478fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7de756 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x45ed6e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f478fc7; op2val:0x3f7de756;
op3val:0x3f45ed6e; valaddr_reg:x3; val_offset:3216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3216*FLEN/8, x4, x1, x2)

inst_1073:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x478fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7de756 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x45ed6e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f478fc7; op2val:0x3f7de756;
op3val:0x3f45ed6e; valaddr_reg:x3; val_offset:3219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3219*FLEN/8, x4, x1, x2)

inst_1074:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x478fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7de756 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x45ed6e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f478fc7; op2val:0x3f7de756;
op3val:0x3f45ed6e; valaddr_reg:x3; val_offset:3222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3222*FLEN/8, x4, x1, x2)

inst_1075:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x47c917 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x794851 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x428b07 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f47c917; op2val:0x3d794851;
op3val:0x3d428b07; valaddr_reg:x3; val_offset:3225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3225*FLEN/8, x4, x1, x2)

inst_1076:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x47c917 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x794851 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x428b07 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f47c917; op2val:0x3d794851;
op3val:0x3d428b07; valaddr_reg:x3; val_offset:3228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3228*FLEN/8, x4, x1, x2)

inst_1077:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x47c917 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x794851 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x428b07 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f47c917; op2val:0x3d794851;
op3val:0x3d428b07; valaddr_reg:x3; val_offset:3231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3231*FLEN/8, x4, x1, x2)

inst_1078:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x47c917 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x794851 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x428b07 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f47c917; op2val:0x3d794851;
op3val:0x3d428b07; valaddr_reg:x3; val_offset:3234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3234*FLEN/8, x4, x1, x2)

inst_1079:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x47c917 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x794851 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x428b07 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f47c917; op2val:0x3d794851;
op3val:0x3d428b07; valaddr_reg:x3; val_offset:3237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3237*FLEN/8, x4, x1, x2)

inst_1080:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4a8e7e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x078413 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56734c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4a8e7e; op2val:0x3f878413;
op3val:0x3f56734c; valaddr_reg:x3; val_offset:3240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3240*FLEN/8, x4, x1, x2)

inst_1081:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4a8e7e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x078413 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56734c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4a8e7e; op2val:0x3f878413;
op3val:0x3f56734c; valaddr_reg:x3; val_offset:3243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3243*FLEN/8, x4, x1, x2)

inst_1082:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4a8e7e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x078413 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56734c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4a8e7e; op2val:0x3f878413;
op3val:0x3f56734c; valaddr_reg:x3; val_offset:3246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3246*FLEN/8, x4, x1, x2)

inst_1083:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4a8e7e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x078413 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56734c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4a8e7e; op2val:0x3f878413;
op3val:0x3f56734c; valaddr_reg:x3; val_offset:3249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3249*FLEN/8, x4, x1, x2)

inst_1084:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4a8e7e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x078413 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56734c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4a8e7e; op2val:0x3f878413;
op3val:0x3f56734c; valaddr_reg:x3; val_offset:3252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3252*FLEN/8, x4, x1, x2)

inst_1085:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ac8dd and fs2 == 0 and fe2 == 0x7b and fm2 == 0x73229f and fs3 == 0 and fe3 == 0x7b and fm3 == 0x409817 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ac8dd; op2val:0x3df3229f;
op3val:0x3dc09817; valaddr_reg:x3; val_offset:3255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3255*FLEN/8, x4, x1, x2)

inst_1086:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ac8dd and fs2 == 0 and fe2 == 0x7b and fm2 == 0x73229f and fs3 == 0 and fe3 == 0x7b and fm3 == 0x409817 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ac8dd; op2val:0x3df3229f;
op3val:0x3dc09817; valaddr_reg:x3; val_offset:3258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3258*FLEN/8, x4, x1, x2)

inst_1087:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ac8dd and fs2 == 0 and fe2 == 0x7b and fm2 == 0x73229f and fs3 == 0 and fe3 == 0x7b and fm3 == 0x409817 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ac8dd; op2val:0x3df3229f;
op3val:0x3dc09817; valaddr_reg:x3; val_offset:3261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3261*FLEN/8, x4, x1, x2)

inst_1088:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ac8dd and fs2 == 0 and fe2 == 0x7b and fm2 == 0x73229f and fs3 == 0 and fe3 == 0x7b and fm3 == 0x409817 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ac8dd; op2val:0x3df3229f;
op3val:0x3dc09817; valaddr_reg:x3; val_offset:3264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3264*FLEN/8, x4, x1, x2)

inst_1089:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ac8dd and fs2 == 0 and fe2 == 0x7b and fm2 == 0x73229f and fs3 == 0 and fe3 == 0x7b and fm3 == 0x409817 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ac8dd; op2val:0x3df3229f;
op3val:0x3dc09817; valaddr_reg:x3; val_offset:3267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3267*FLEN/8, x4, x1, x2)

inst_1090:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4c8c92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1eadd2 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d934a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4c8c92; op2val:0x3f1eadd2;
op3val:0x3efd934a; valaddr_reg:x3; val_offset:3270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3270*FLEN/8, x4, x1, x2)

inst_1091:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4c8c92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1eadd2 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d934a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4c8c92; op2val:0x3f1eadd2;
op3val:0x3efd934a; valaddr_reg:x3; val_offset:3273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3273*FLEN/8, x4, x1, x2)

inst_1092:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4c8c92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1eadd2 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d934a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4c8c92; op2val:0x3f1eadd2;
op3val:0x3efd934a; valaddr_reg:x3; val_offset:3276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3276*FLEN/8, x4, x1, x2)

inst_1093:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4c8c92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1eadd2 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d934a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4c8c92; op2val:0x3f1eadd2;
op3val:0x3efd934a; valaddr_reg:x3; val_offset:3279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3279*FLEN/8, x4, x1, x2)

inst_1094:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4c8c92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1eadd2 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7d934a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4c8c92; op2val:0x3f1eadd2;
op3val:0x3efd934a; valaddr_reg:x3; val_offset:3282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3282*FLEN/8, x4, x1, x2)

inst_1095:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4da4aa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d8e7a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4bae2f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4da4aa; op2val:0x3f7d8e7a;
op3val:0x3f4bae2f; valaddr_reg:x3; val_offset:3285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3285*FLEN/8, x4, x1, x2)

inst_1096:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4da4aa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d8e7a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4bae2f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4da4aa; op2val:0x3f7d8e7a;
op3val:0x3f4bae2f; valaddr_reg:x3; val_offset:3288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3288*FLEN/8, x4, x1, x2)

inst_1097:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4da4aa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d8e7a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4bae2f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4da4aa; op2val:0x3f7d8e7a;
op3val:0x3f4bae2f; valaddr_reg:x3; val_offset:3291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3291*FLEN/8, x4, x1, x2)

inst_1098:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4da4aa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d8e7a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4bae2f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4da4aa; op2val:0x3f7d8e7a;
op3val:0x3f4bae2f; valaddr_reg:x3; val_offset:3294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3294*FLEN/8, x4, x1, x2)

inst_1099:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4da4aa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7d8e7a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4bae2f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4da4aa; op2val:0x3f7d8e7a;
op3val:0x3f4bae2f; valaddr_reg:x3; val_offset:3297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3297*FLEN/8, x4, x1, x2)

inst_1100:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4de3ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58eb01 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2e751b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4de3ad; op2val:0x3f58eb01;
op3val:0x3f2e751b; valaddr_reg:x3; val_offset:3300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3300*FLEN/8, x4, x1, x2)

inst_1101:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4de3ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58eb01 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2e751b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4de3ad; op2val:0x3f58eb01;
op3val:0x3f2e751b; valaddr_reg:x3; val_offset:3303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3303*FLEN/8, x4, x1, x2)

inst_1102:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4de3ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58eb01 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2e751b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4de3ad; op2val:0x3f58eb01;
op3val:0x3f2e751b; valaddr_reg:x3; val_offset:3306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3306*FLEN/8, x4, x1, x2)

inst_1103:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4de3ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58eb01 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2e751b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4de3ad; op2val:0x3f58eb01;
op3val:0x3f2e751b; valaddr_reg:x3; val_offset:3309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3309*FLEN/8, x4, x1, x2)

inst_1104:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4de3ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58eb01 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2e751b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4de3ad; op2val:0x3f58eb01;
op3val:0x3f2e751b; valaddr_reg:x3; val_offset:3312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3312*FLEN/8, x4, x1, x2)

inst_1105:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ebe68 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x101e2a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c6ef and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ebe68; op2val:0x3f901e2a;
op3val:0x3f68c6ef; valaddr_reg:x3; val_offset:3315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3315*FLEN/8, x4, x1, x2)

inst_1106:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ebe68 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x101e2a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c6ef and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ebe68; op2val:0x3f901e2a;
op3val:0x3f68c6ef; valaddr_reg:x3; val_offset:3318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3318*FLEN/8, x4, x1, x2)

inst_1107:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ebe68 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x101e2a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c6ef and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ebe68; op2val:0x3f901e2a;
op3val:0x3f68c6ef; valaddr_reg:x3; val_offset:3321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3321*FLEN/8, x4, x1, x2)

inst_1108:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ebe68 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x101e2a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c6ef and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ebe68; op2val:0x3f901e2a;
op3val:0x3f68c6ef; valaddr_reg:x3; val_offset:3324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3324*FLEN/8, x4, x1, x2)

inst_1109:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4ebe68 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x101e2a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c6ef and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4ebe68; op2val:0x3f901e2a;
op3val:0x3f68c6ef; valaddr_reg:x3; val_offset:3327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3327*FLEN/8, x4, x1, x2)

inst_1110:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4f7fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x25e3e8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x067616 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4f7fc7; op2val:0x3f25e3e8;
op3val:0x3f067616; valaddr_reg:x3; val_offset:3330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3330*FLEN/8, x4, x1, x2)

inst_1111:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4f7fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x25e3e8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x067616 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4f7fc7; op2val:0x3f25e3e8;
op3val:0x3f067616; valaddr_reg:x3; val_offset:3333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3333*FLEN/8, x4, x1, x2)

inst_1112:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4f7fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x25e3e8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x067616 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4f7fc7; op2val:0x3f25e3e8;
op3val:0x3f067616; valaddr_reg:x3; val_offset:3336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3336*FLEN/8, x4, x1, x2)

inst_1113:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4f7fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x25e3e8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x067616 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4f7fc7; op2val:0x3f25e3e8;
op3val:0x3f067616; valaddr_reg:x3; val_offset:3339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3339*FLEN/8, x4, x1, x2)

inst_1114:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x4f7fc7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x25e3e8 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x067616 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f4f7fc7; op2val:0x3f25e3e8;
op3val:0x3f067616; valaddr_reg:x3; val_offset:3342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3342*FLEN/8, x4, x1, x2)

inst_1115:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x51bbea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x02bcfa and fs3 == 0 and fe3 == 0x7d and fm3 == 0x563880 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f51bbea; op2val:0x3f02bcfa;
op3val:0x3ed63880; valaddr_reg:x3; val_offset:3345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3345*FLEN/8, x4, x1, x2)

inst_1116:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x51bbea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x02bcfa and fs3 == 0 and fe3 == 0x7d and fm3 == 0x563880 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f51bbea; op2val:0x3f02bcfa;
op3val:0x3ed63880; valaddr_reg:x3; val_offset:3348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3348*FLEN/8, x4, x1, x2)

inst_1117:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x51bbea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x02bcfa and fs3 == 0 and fe3 == 0x7d and fm3 == 0x563880 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f51bbea; op2val:0x3f02bcfa;
op3val:0x3ed63880; valaddr_reg:x3; val_offset:3351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3351*FLEN/8, x4, x1, x2)

inst_1118:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x51bbea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x02bcfa and fs3 == 0 and fe3 == 0x7d and fm3 == 0x563880 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f51bbea; op2val:0x3f02bcfa;
op3val:0x3ed63880; valaddr_reg:x3; val_offset:3354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3354*FLEN/8, x4, x1, x2)

inst_1119:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x51bbea and fs2 == 0 and fe2 == 0x7e and fm2 == 0x02bcfa and fs3 == 0 and fe3 == 0x7d and fm3 == 0x563880 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f51bbea; op2val:0x3f02bcfa;
op3val:0x3ed63880; valaddr_reg:x3; val_offset:3357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3357*FLEN/8, x4, x1, x2)

inst_1120:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x524c66 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x036cc2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x57ece1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f524c66; op2val:0x3e836cc2;
op3val:0x3e57ece1; valaddr_reg:x3; val_offset:3360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3360*FLEN/8, x4, x1, x2)

inst_1121:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x524c66 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x036cc2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x57ece1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f524c66; op2val:0x3e836cc2;
op3val:0x3e57ece1; valaddr_reg:x3; val_offset:3363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3363*FLEN/8, x4, x1, x2)

inst_1122:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x524c66 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x036cc2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x57ece1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f524c66; op2val:0x3e836cc2;
op3val:0x3e57ece1; valaddr_reg:x3; val_offset:3366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3366*FLEN/8, x4, x1, x2)

inst_1123:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x524c66 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x036cc2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x57ece1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f524c66; op2val:0x3e836cc2;
op3val:0x3e57ece1; valaddr_reg:x3; val_offset:3369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3369*FLEN/8, x4, x1, x2)

inst_1124:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x524c66 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x036cc2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x57ece1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f524c66; op2val:0x3e836cc2;
op3val:0x3e57ece1; valaddr_reg:x3; val_offset:3372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3372*FLEN/8, x4, x1, x2)

inst_1125:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x52e365 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6eadac and fs3 == 0 and fe3 == 0x7e and fm3 == 0x449e79 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f52e365; op2val:0x3f6eadac;
op3val:0x3f449e79; valaddr_reg:x3; val_offset:3375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3375*FLEN/8, x4, x1, x2)

inst_1126:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x52e365 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6eadac and fs3 == 0 and fe3 == 0x7e and fm3 == 0x449e79 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f52e365; op2val:0x3f6eadac;
op3val:0x3f449e79; valaddr_reg:x3; val_offset:3378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3378*FLEN/8, x4, x1, x2)

inst_1127:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x52e365 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6eadac and fs3 == 0 and fe3 == 0x7e and fm3 == 0x449e79 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f52e365; op2val:0x3f6eadac;
op3val:0x3f449e79; valaddr_reg:x3; val_offset:3381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3381*FLEN/8, x4, x1, x2)

inst_1128:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x52e365 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6eadac and fs3 == 0 and fe3 == 0x7e and fm3 == 0x449e79 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f52e365; op2val:0x3f6eadac;
op3val:0x3f449e79; valaddr_reg:x3; val_offset:3384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3384*FLEN/8, x4, x1, x2)

inst_1129:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x52e365 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6eadac and fs3 == 0 and fe3 == 0x7e and fm3 == 0x449e79 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f52e365; op2val:0x3f6eadac;
op3val:0x3f449e79; valaddr_reg:x3; val_offset:3387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3387*FLEN/8, x4, x1, x2)

inst_1130:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x53e115 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x22da5d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06c92a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f53e115; op2val:0x3f22da5d;
op3val:0x3f06c92a; valaddr_reg:x3; val_offset:3390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3390*FLEN/8, x4, x1, x2)

inst_1131:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x53e115 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x22da5d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06c92a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f53e115; op2val:0x3f22da5d;
op3val:0x3f06c92a; valaddr_reg:x3; val_offset:3393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3393*FLEN/8, x4, x1, x2)

inst_1132:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x53e115 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x22da5d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06c92a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f53e115; op2val:0x3f22da5d;
op3val:0x3f06c92a; valaddr_reg:x3; val_offset:3396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3396*FLEN/8, x4, x1, x2)

inst_1133:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x53e115 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x22da5d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06c92a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f53e115; op2val:0x3f22da5d;
op3val:0x3f06c92a; valaddr_reg:x3; val_offset:3399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3399*FLEN/8, x4, x1, x2)

inst_1134:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x53e115 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x22da5d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x06c92a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f53e115; op2val:0x3f22da5d;
op3val:0x3f06c92a; valaddr_reg:x3; val_offset:3402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3402*FLEN/8, x4, x1, x2)

inst_1135:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x54fac8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07d6dd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x620602 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f54fac8; op2val:0x3f87d6dd;
op3val:0x3f620602; valaddr_reg:x3; val_offset:3405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3405*FLEN/8, x4, x1, x2)

inst_1136:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x54fac8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07d6dd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x620602 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f54fac8; op2val:0x3f87d6dd;
op3val:0x3f620602; valaddr_reg:x3; val_offset:3408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3408*FLEN/8, x4, x1, x2)

inst_1137:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x54fac8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07d6dd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x620602 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f54fac8; op2val:0x3f87d6dd;
op3val:0x3f620602; valaddr_reg:x3; val_offset:3411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3411*FLEN/8, x4, x1, x2)

inst_1138:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x54fac8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07d6dd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x620602 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f54fac8; op2val:0x3f87d6dd;
op3val:0x3f620602; valaddr_reg:x3; val_offset:3414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3414*FLEN/8, x4, x1, x2)

inst_1139:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x54fac8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07d6dd and fs3 == 0 and fe3 == 0x7e and fm3 == 0x620602 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f54fac8; op2val:0x3f87d6dd;
op3val:0x3f620602; valaddr_reg:x3; val_offset:3417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3417*FLEN/8, x4, x1, x2)

inst_1140:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5529b3 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x00df59 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x569da6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5529b3; op2val:0x3f80df59;
op3val:0x3f569da6; valaddr_reg:x3; val_offset:3420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3420*FLEN/8, x4, x1, x2)

inst_1141:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5529b3 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x00df59 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x569da6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5529b3; op2val:0x3f80df59;
op3val:0x3f569da6; valaddr_reg:x3; val_offset:3423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3423*FLEN/8, x4, x1, x2)

inst_1142:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5529b3 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x00df59 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x569da6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5529b3; op2val:0x3f80df59;
op3val:0x3f569da6; valaddr_reg:x3; val_offset:3426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3426*FLEN/8, x4, x1, x2)

inst_1143:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5529b3 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x00df59 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x569da6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5529b3; op2val:0x3f80df59;
op3val:0x3f569da6; valaddr_reg:x3; val_offset:3429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3429*FLEN/8, x4, x1, x2)

inst_1144:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5529b3 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x00df59 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x569da6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5529b3; op2val:0x3f80df59;
op3val:0x3f569da6; valaddr_reg:x3; val_offset:3432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3432*FLEN/8, x4, x1, x2)

inst_1145:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x553cbb and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0c2f3a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x69891b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f553cbb; op2val:0x3e8c2f3a;
op3val:0x3e69891b; valaddr_reg:x3; val_offset:3435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3435*FLEN/8, x4, x1, x2)

inst_1146:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x553cbb and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0c2f3a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x69891b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f553cbb; op2val:0x3e8c2f3a;
op3val:0x3e69891b; valaddr_reg:x3; val_offset:3438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3438*FLEN/8, x4, x1, x2)

inst_1147:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x553cbb and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0c2f3a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x69891b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f553cbb; op2val:0x3e8c2f3a;
op3val:0x3e69891b; valaddr_reg:x3; val_offset:3441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3441*FLEN/8, x4, x1, x2)

inst_1148:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x553cbb and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0c2f3a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x69891b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f553cbb; op2val:0x3e8c2f3a;
op3val:0x3e69891b; valaddr_reg:x3; val_offset:3444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3444*FLEN/8, x4, x1, x2)

inst_1149:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x553cbb and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0c2f3a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x69891b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f553cbb; op2val:0x3e8c2f3a;
op3val:0x3e69891b; valaddr_reg:x3; val_offset:3447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3447*FLEN/8, x4, x1, x2)

inst_1150:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x56aa29 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d8dab and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1187c9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f56aa29; op2val:0x3f2d8dab;
op3val:0x3f1187c9; valaddr_reg:x3; val_offset:3450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3450*FLEN/8, x4, x1, x2)

inst_1151:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x56aa29 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d8dab and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1187c9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f56aa29; op2val:0x3f2d8dab;
op3val:0x3f1187c9; valaddr_reg:x3; val_offset:3453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3453*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_1152:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x56aa29 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d8dab and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1187c9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f56aa29; op2val:0x3f2d8dab;
op3val:0x3f1187c9; valaddr_reg:x3; val_offset:3456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3456*FLEN/8, x4, x1, x2)

inst_1153:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x56aa29 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d8dab and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1187c9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f56aa29; op2val:0x3f2d8dab;
op3val:0x3f1187c9; valaddr_reg:x3; val_offset:3459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3459*FLEN/8, x4, x1, x2)

inst_1154:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x56aa29 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d8dab and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1187c9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f56aa29; op2val:0x3f2d8dab;
op3val:0x3f1187c9; valaddr_reg:x3; val_offset:3462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3462*FLEN/8, x4, x1, x2)

inst_1155:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x57abeb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28659f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0dde70 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f57abeb; op2val:0x3f28659f;
op3val:0x3f0dde70; valaddr_reg:x3; val_offset:3465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3465*FLEN/8, x4, x1, x2)

inst_1156:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x57abeb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28659f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0dde70 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f57abeb; op2val:0x3f28659f;
op3val:0x3f0dde70; valaddr_reg:x3; val_offset:3468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3468*FLEN/8, x4, x1, x2)

inst_1157:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x57abeb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28659f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0dde70 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f57abeb; op2val:0x3f28659f;
op3val:0x3f0dde70; valaddr_reg:x3; val_offset:3471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3471*FLEN/8, x4, x1, x2)

inst_1158:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x57abeb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28659f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0dde70 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f57abeb; op2val:0x3f28659f;
op3val:0x3f0dde70; valaddr_reg:x3; val_offset:3474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3474*FLEN/8, x4, x1, x2)

inst_1159:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x57abeb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28659f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0dde70 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f57abeb; op2val:0x3f28659f;
op3val:0x3f0dde70; valaddr_reg:x3; val_offset:3477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3477*FLEN/8, x4, x1, x2)

inst_1160:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x58762f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2be52f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1158bc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f58762f; op2val:0x3eabe52f;
op3val:0x3e9158bc; valaddr_reg:x3; val_offset:3480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3480*FLEN/8, x4, x1, x2)

inst_1161:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x58762f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2be52f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1158bc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f58762f; op2val:0x3eabe52f;
op3val:0x3e9158bc; valaddr_reg:x3; val_offset:3483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3483*FLEN/8, x4, x1, x2)

inst_1162:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x58762f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2be52f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1158bc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f58762f; op2val:0x3eabe52f;
op3val:0x3e9158bc; valaddr_reg:x3; val_offset:3486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3486*FLEN/8, x4, x1, x2)

inst_1163:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x58762f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2be52f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1158bc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f58762f; op2val:0x3eabe52f;
op3val:0x3e9158bc; valaddr_reg:x3; val_offset:3489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3489*FLEN/8, x4, x1, x2)

inst_1164:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x58762f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2be52f and fs3 == 0 and fe3 == 0x7d and fm3 == 0x1158bc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f58762f; op2val:0x3eabe52f;
op3val:0x3e9158bc; valaddr_reg:x3; val_offset:3492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3492*FLEN/8, x4, x1, x2)

inst_1165:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59178a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1a45c1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x02d350 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59178a; op2val:0x3f1a45c1;
op3val:0x3f02d350; valaddr_reg:x3; val_offset:3495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3495*FLEN/8, x4, x1, x2)

inst_1166:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59178a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1a45c1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x02d350 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59178a; op2val:0x3f1a45c1;
op3val:0x3f02d350; valaddr_reg:x3; val_offset:3498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3498*FLEN/8, x4, x1, x2)

inst_1167:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59178a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1a45c1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x02d350 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59178a; op2val:0x3f1a45c1;
op3val:0x3f02d350; valaddr_reg:x3; val_offset:3501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3501*FLEN/8, x4, x1, x2)

inst_1168:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59178a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1a45c1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x02d350 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59178a; op2val:0x3f1a45c1;
op3val:0x3f02d350; valaddr_reg:x3; val_offset:3504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3504*FLEN/8, x4, x1, x2)

inst_1169:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59178a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1a45c1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x02d350 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59178a; op2val:0x3f1a45c1;
op3val:0x3f02d350; valaddr_reg:x3; val_offset:3507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3507*FLEN/8, x4, x1, x2)

inst_1170:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59c305 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x429aba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x258968 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59c305; op2val:0x3dc29aba;
op3val:0x3da58968; valaddr_reg:x3; val_offset:3510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3510*FLEN/8, x4, x1, x2)

inst_1171:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59c305 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x429aba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x258968 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59c305; op2val:0x3dc29aba;
op3val:0x3da58968; valaddr_reg:x3; val_offset:3513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3513*FLEN/8, x4, x1, x2)

inst_1172:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59c305 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x429aba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x258968 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59c305; op2val:0x3dc29aba;
op3val:0x3da58968; valaddr_reg:x3; val_offset:3516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3516*FLEN/8, x4, x1, x2)

inst_1173:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59c305 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x429aba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x258968 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59c305; op2val:0x3dc29aba;
op3val:0x3da58968; valaddr_reg:x3; val_offset:3519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3519*FLEN/8, x4, x1, x2)

inst_1174:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x59c305 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x429aba and fs3 == 0 and fe3 == 0x7b and fm3 == 0x258968 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f59c305; op2val:0x3dc29aba;
op3val:0x3da58968; valaddr_reg:x3; val_offset:3522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3522*FLEN/8, x4, x1, x2)

inst_1175:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a4259 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x60045a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3efdc5 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a4259; op2val:0x3f60045a;
op3val:0x3f3efdc5; valaddr_reg:x3; val_offset:3525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3525*FLEN/8, x4, x1, x2)

inst_1176:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a4259 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x60045a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3efdc5 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a4259; op2val:0x3f60045a;
op3val:0x3f3efdc5; valaddr_reg:x3; val_offset:3528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3528*FLEN/8, x4, x1, x2)

inst_1177:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a4259 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x60045a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3efdc5 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a4259; op2val:0x3f60045a;
op3val:0x3f3efdc5; valaddr_reg:x3; val_offset:3531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3531*FLEN/8, x4, x1, x2)

inst_1178:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a4259 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x60045a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3efdc5 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a4259; op2val:0x3f60045a;
op3val:0x3f3efdc5; valaddr_reg:x3; val_offset:3534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3534*FLEN/8, x4, x1, x2)

inst_1179:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a4259 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x60045a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3efdc5 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a4259; op2val:0x3f60045a;
op3val:0x3f3efdc5; valaddr_reg:x3; val_offset:3537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3537*FLEN/8, x4, x1, x2)

inst_1180:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a9452 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x50113f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31a73c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a9452; op2val:0x3e50113f;
op3val:0x3e31a73c; valaddr_reg:x3; val_offset:3540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3540*FLEN/8, x4, x1, x2)

inst_1181:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a9452 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x50113f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31a73c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a9452; op2val:0x3e50113f;
op3val:0x3e31a73c; valaddr_reg:x3; val_offset:3543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3543*FLEN/8, x4, x1, x2)

inst_1182:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a9452 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x50113f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31a73c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a9452; op2val:0x3e50113f;
op3val:0x3e31a73c; valaddr_reg:x3; val_offset:3546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3546*FLEN/8, x4, x1, x2)

inst_1183:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a9452 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x50113f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31a73c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a9452; op2val:0x3e50113f;
op3val:0x3e31a73c; valaddr_reg:x3; val_offset:3549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3549*FLEN/8, x4, x1, x2)

inst_1184:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5a9452 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x50113f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x31a73c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5a9452; op2val:0x3e50113f;
op3val:0x3e31a73c; valaddr_reg:x3; val_offset:3552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3552*FLEN/8, x4, x1, x2)

inst_1185:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5b1219 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f54f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61d85e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5b1219; op2val:0x3f83f54f;
op3val:0x3f61d85e; valaddr_reg:x3; val_offset:3555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3555*FLEN/8, x4, x1, x2)

inst_1186:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5b1219 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f54f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61d85e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5b1219; op2val:0x3f83f54f;
op3val:0x3f61d85e; valaddr_reg:x3; val_offset:3558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3558*FLEN/8, x4, x1, x2)

inst_1187:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5b1219 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f54f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61d85e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5b1219; op2val:0x3f83f54f;
op3val:0x3f61d85e; valaddr_reg:x3; val_offset:3561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3561*FLEN/8, x4, x1, x2)

inst_1188:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5b1219 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f54f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61d85e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5b1219; op2val:0x3f83f54f;
op3val:0x3f61d85e; valaddr_reg:x3; val_offset:3564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3564*FLEN/8, x4, x1, x2)

inst_1189:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5b1219 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03f54f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x61d85e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5b1219; op2val:0x3f83f54f;
op3val:0x3f61d85e; valaddr_reg:x3; val_offset:3567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3567*FLEN/8, x4, x1, x2)

inst_1190:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5c5656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0da6b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73d615 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5c5656; op2val:0x3f0da6b6;
op3val:0x3ef3d615; valaddr_reg:x3; val_offset:3570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3570*FLEN/8, x4, x1, x2)

inst_1191:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5c5656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0da6b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73d615 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5c5656; op2val:0x3f0da6b6;
op3val:0x3ef3d615; valaddr_reg:x3; val_offset:3573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3573*FLEN/8, x4, x1, x2)

inst_1192:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5c5656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0da6b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73d615 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5c5656; op2val:0x3f0da6b6;
op3val:0x3ef3d615; valaddr_reg:x3; val_offset:3576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3576*FLEN/8, x4, x1, x2)

inst_1193:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5c5656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0da6b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73d615 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5c5656; op2val:0x3f0da6b6;
op3val:0x3ef3d615; valaddr_reg:x3; val_offset:3579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3579*FLEN/8, x4, x1, x2)

inst_1194:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5c5656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0da6b6 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x73d615 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5c5656; op2val:0x3f0da6b6;
op3val:0x3ef3d615; valaddr_reg:x3; val_offset:3582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3582*FLEN/8, x4, x1, x2)

inst_1195:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ded9a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cc8ed and fs3 == 0 and fe3 == 0x7e and fm3 == 0x23a8ac and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ded9a; op2val:0x3f3cc8ed;
op3val:0x3f23a8ac; valaddr_reg:x3; val_offset:3585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3585*FLEN/8, x4, x1, x2)

inst_1196:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ded9a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cc8ed and fs3 == 0 and fe3 == 0x7e and fm3 == 0x23a8ac and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ded9a; op2val:0x3f3cc8ed;
op3val:0x3f23a8ac; valaddr_reg:x3; val_offset:3588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3588*FLEN/8, x4, x1, x2)

inst_1197:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ded9a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cc8ed and fs3 == 0 and fe3 == 0x7e and fm3 == 0x23a8ac and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ded9a; op2val:0x3f3cc8ed;
op3val:0x3f23a8ac; valaddr_reg:x3; val_offset:3591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3591*FLEN/8, x4, x1, x2)

inst_1198:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ded9a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cc8ed and fs3 == 0 and fe3 == 0x7e and fm3 == 0x23a8ac and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ded9a; op2val:0x3f3cc8ed;
op3val:0x3f23a8ac; valaddr_reg:x3; val_offset:3594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3594*FLEN/8, x4, x1, x2)

inst_1199:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ded9a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cc8ed and fs3 == 0 and fe3 == 0x7e and fm3 == 0x23a8ac and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ded9a; op2val:0x3f3cc8ed;
op3val:0x3f23a8ac; valaddr_reg:x3; val_offset:3597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3597*FLEN/8, x4, x1, x2)

inst_1200:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e71f4 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x54156a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x3848fa and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e71f4; op2val:0x3dd4156a;
op3val:0x3db848fa; valaddr_reg:x3; val_offset:3600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3600*FLEN/8, x4, x1, x2)

inst_1201:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e71f4 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x54156a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x3848fa and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e71f4; op2val:0x3dd4156a;
op3val:0x3db848fa; valaddr_reg:x3; val_offset:3603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3603*FLEN/8, x4, x1, x2)

inst_1202:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e71f4 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x54156a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x3848fa and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e71f4; op2val:0x3dd4156a;
op3val:0x3db848fa; valaddr_reg:x3; val_offset:3606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3606*FLEN/8, x4, x1, x2)

inst_1203:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e71f4 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x54156a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x3848fa and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e71f4; op2val:0x3dd4156a;
op3val:0x3db848fa; valaddr_reg:x3; val_offset:3609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3609*FLEN/8, x4, x1, x2)

inst_1204:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e71f4 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x54156a and fs3 == 0 and fe3 == 0x7b and fm3 == 0x3848fa and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e71f4; op2val:0x3dd4156a;
op3val:0x3db848fa; valaddr_reg:x3; val_offset:3612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3612*FLEN/8, x4, x1, x2)

inst_1205:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e77d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1131f3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c5a93 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e77d7; op2val:0x3f9131f3;
op3val:0x3f7c5a93; valaddr_reg:x3; val_offset:3615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3615*FLEN/8, x4, x1, x2)

inst_1206:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e77d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1131f3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c5a93 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e77d7; op2val:0x3f9131f3;
op3val:0x3f7c5a93; valaddr_reg:x3; val_offset:3618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3618*FLEN/8, x4, x1, x2)

inst_1207:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e77d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1131f3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c5a93 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e77d7; op2val:0x3f9131f3;
op3val:0x3f7c5a93; valaddr_reg:x3; val_offset:3621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3621*FLEN/8, x4, x1, x2)

inst_1208:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e77d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1131f3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c5a93 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e77d7; op2val:0x3f9131f3;
op3val:0x3f7c5a93; valaddr_reg:x3; val_offset:3624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3624*FLEN/8, x4, x1, x2)

inst_1209:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5e77d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1131f3 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7c5a93 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5e77d7; op2val:0x3f9131f3;
op3val:0x3f7c5a93; valaddr_reg:x3; val_offset:3627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3627*FLEN/8, x4, x1, x2)

inst_1210:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ee38f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5d3946 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x409c50 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ee38f; op2val:0x3f5d3946;
op3val:0x3f409c50; valaddr_reg:x3; val_offset:3630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3630*FLEN/8, x4, x1, x2)

inst_1211:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ee38f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5d3946 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x409c50 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ee38f; op2val:0x3f5d3946;
op3val:0x3f409c50; valaddr_reg:x3; val_offset:3633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3633*FLEN/8, x4, x1, x2)

inst_1212:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ee38f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5d3946 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x409c50 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ee38f; op2val:0x3f5d3946;
op3val:0x3f409c50; valaddr_reg:x3; val_offset:3636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3636*FLEN/8, x4, x1, x2)

inst_1213:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ee38f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5d3946 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x409c50 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ee38f; op2val:0x3f5d3946;
op3val:0x3f409c50; valaddr_reg:x3; val_offset:3639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3639*FLEN/8, x4, x1, x2)

inst_1214:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5ee38f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5d3946 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x409c50 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5ee38f; op2val:0x3f5d3946;
op3val:0x3f409c50; valaddr_reg:x3; val_offset:3642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3642*FLEN/8, x4, x1, x2)

inst_1215:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f3d90 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ba602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f8a6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f3d90; op2val:0x3f5ba602;
op3val:0x3f3f8a6e; valaddr_reg:x3; val_offset:3645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3645*FLEN/8, x4, x1, x2)

inst_1216:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f3d90 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ba602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f8a6e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f3d90; op2val:0x3f5ba602;
op3val:0x3f3f8a6e; valaddr_reg:x3; val_offset:3648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3648*FLEN/8, x4, x1, x2)

inst_1217:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f3d90 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ba602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f8a6e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f3d90; op2val:0x3f5ba602;
op3val:0x3f3f8a6e; valaddr_reg:x3; val_offset:3651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3651*FLEN/8, x4, x1, x2)

inst_1218:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f3d90 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ba602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f8a6e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f3d90; op2val:0x3f5ba602;
op3val:0x3f3f8a6e; valaddr_reg:x3; val_offset:3654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3654*FLEN/8, x4, x1, x2)

inst_1219:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f3d90 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ba602 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3f8a6e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f3d90; op2val:0x3f5ba602;
op3val:0x3f3f8a6e; valaddr_reg:x3; val_offset:3657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3657*FLEN/8, x4, x1, x2)

inst_1220:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f7a69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x78edcf and fs3 == 0 and fe3 == 0x7e and fm3 == 0x594e30 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f7a69; op2val:0x3f78edcf;
op3val:0x3f594e30; valaddr_reg:x3; val_offset:3660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3660*FLEN/8, x4, x1, x2)

inst_1221:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f7a69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x78edcf and fs3 == 0 and fe3 == 0x7e and fm3 == 0x594e30 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f7a69; op2val:0x3f78edcf;
op3val:0x3f594e30; valaddr_reg:x3; val_offset:3663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3663*FLEN/8, x4, x1, x2)

inst_1222:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f7a69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x78edcf and fs3 == 0 and fe3 == 0x7e and fm3 == 0x594e30 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f7a69; op2val:0x3f78edcf;
op3val:0x3f594e30; valaddr_reg:x3; val_offset:3666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3666*FLEN/8, x4, x1, x2)

inst_1223:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f7a69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x78edcf and fs3 == 0 and fe3 == 0x7e and fm3 == 0x594e30 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f7a69; op2val:0x3f78edcf;
op3val:0x3f594e30; valaddr_reg:x3; val_offset:3669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3669*FLEN/8, x4, x1, x2)

inst_1224:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x5f7a69 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x78edcf and fs3 == 0 and fe3 == 0x7e and fm3 == 0x594e30 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f5f7a69; op2val:0x3f78edcf;
op3val:0x3f594e30; valaddr_reg:x3; val_offset:3672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3672*FLEN/8, x4, x1, x2)

inst_1225:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x604e83 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x62f285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46d9cf and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f604e83; op2val:0x3f62f285;
op3val:0x3f46d9cf; valaddr_reg:x3; val_offset:3675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3675*FLEN/8, x4, x1, x2)

inst_1226:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x604e83 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x62f285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46d9cf and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f604e83; op2val:0x3f62f285;
op3val:0x3f46d9cf; valaddr_reg:x3; val_offset:3678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3678*FLEN/8, x4, x1, x2)

inst_1227:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x604e83 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x62f285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46d9cf and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f604e83; op2val:0x3f62f285;
op3val:0x3f46d9cf; valaddr_reg:x3; val_offset:3681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3681*FLEN/8, x4, x1, x2)

inst_1228:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x604e83 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x62f285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46d9cf and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f604e83; op2val:0x3f62f285;
op3val:0x3f46d9cf; valaddr_reg:x3; val_offset:3684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3684*FLEN/8, x4, x1, x2)

inst_1229:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x604e83 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x62f285 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x46d9cf and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f604e83; op2val:0x3f62f285;
op3val:0x3f46d9cf; valaddr_reg:x3; val_offset:3687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3687*FLEN/8, x4, x1, x2)

inst_1230:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x60dd62 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2297b4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ed159 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f60dd62; op2val:0x3f2297b4;
op3val:0x3f0ed159; valaddr_reg:x3; val_offset:3690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3690*FLEN/8, x4, x1, x2)

inst_1231:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x60dd62 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2297b4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ed159 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f60dd62; op2val:0x3f2297b4;
op3val:0x3f0ed159; valaddr_reg:x3; val_offset:3693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3693*FLEN/8, x4, x1, x2)

inst_1232:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x60dd62 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2297b4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ed159 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f60dd62; op2val:0x3f2297b4;
op3val:0x3f0ed159; valaddr_reg:x3; val_offset:3696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3696*FLEN/8, x4, x1, x2)

inst_1233:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x60dd62 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2297b4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ed159 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f60dd62; op2val:0x3f2297b4;
op3val:0x3f0ed159; valaddr_reg:x3; val_offset:3699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3699*FLEN/8, x4, x1, x2)

inst_1234:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x60dd62 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2297b4 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0ed159 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f60dd62; op2val:0x3f2297b4;
op3val:0x3f0ed159; valaddr_reg:x3; val_offset:3702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3702*FLEN/8, x4, x1, x2)

inst_1235:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x63fafd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x710d76 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56ab45 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f63fafd; op2val:0x3f710d76;
op3val:0x3f56ab45; valaddr_reg:x3; val_offset:3705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3705*FLEN/8, x4, x1, x2)

inst_1236:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x63fafd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x710d76 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56ab45 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f63fafd; op2val:0x3f710d76;
op3val:0x3f56ab45; valaddr_reg:x3; val_offset:3708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3708*FLEN/8, x4, x1, x2)

inst_1237:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x63fafd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x710d76 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56ab45 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f63fafd; op2val:0x3f710d76;
op3val:0x3f56ab45; valaddr_reg:x3; val_offset:3711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3711*FLEN/8, x4, x1, x2)

inst_1238:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x63fafd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x710d76 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56ab45 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f63fafd; op2val:0x3f710d76;
op3val:0x3f56ab45; valaddr_reg:x3; val_offset:3714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3714*FLEN/8, x4, x1, x2)

inst_1239:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x63fafd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x710d76 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x56ab45 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f63fafd; op2val:0x3f710d76;
op3val:0x3f56ab45; valaddr_reg:x3; val_offset:3717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3717*FLEN/8, x4, x1, x2)

inst_1240:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64158f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x72f97b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x587aa8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64158f; op2val:0x3f72f97b;
op3val:0x3f587aa8; valaddr_reg:x3; val_offset:3720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3720*FLEN/8, x4, x1, x2)

inst_1241:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64158f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x72f97b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x587aa8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64158f; op2val:0x3f72f97b;
op3val:0x3f587aa8; valaddr_reg:x3; val_offset:3723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3723*FLEN/8, x4, x1, x2)

inst_1242:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64158f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x72f97b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x587aa8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64158f; op2val:0x3f72f97b;
op3val:0x3f587aa8; valaddr_reg:x3; val_offset:3726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3726*FLEN/8, x4, x1, x2)

inst_1243:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64158f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x72f97b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x587aa8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64158f; op2val:0x3f72f97b;
op3val:0x3f587aa8; valaddr_reg:x3; val_offset:3729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3729*FLEN/8, x4, x1, x2)

inst_1244:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64158f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x72f97b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x587aa8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64158f; op2val:0x3f72f97b;
op3val:0x3f587aa8; valaddr_reg:x3; val_offset:3732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3732*FLEN/8, x4, x1, x2)

inst_1245:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64d603 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7bda2e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6120dd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64d603; op2val:0x3efbda2e;
op3val:0x3ee120dd; valaddr_reg:x3; val_offset:3735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3735*FLEN/8, x4, x1, x2)

inst_1246:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64d603 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7bda2e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6120dd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64d603; op2val:0x3efbda2e;
op3val:0x3ee120dd; valaddr_reg:x3; val_offset:3738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3738*FLEN/8, x4, x1, x2)

inst_1247:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64d603 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7bda2e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6120dd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64d603; op2val:0x3efbda2e;
op3val:0x3ee120dd; valaddr_reg:x3; val_offset:3741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3741*FLEN/8, x4, x1, x2)

inst_1248:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64d603 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7bda2e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6120dd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64d603; op2val:0x3efbda2e;
op3val:0x3ee120dd; valaddr_reg:x3; val_offset:3744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3744*FLEN/8, x4, x1, x2)

inst_1249:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x64d603 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7bda2e and fs3 == 0 and fe3 == 0x7d and fm3 == 0x6120dd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f64d603; op2val:0x3efbda2e;
op3val:0x3ee120dd; valaddr_reg:x3; val_offset:3747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3747*FLEN/8, x4, x1, x2)

inst_1250:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652431 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x3bd335 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x281e7c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652431; op2val:0x3e3bd335;
op3val:0x3e281e7c; valaddr_reg:x3; val_offset:3750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3750*FLEN/8, x4, x1, x2)

inst_1251:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652431 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x3bd335 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x281e7c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652431; op2val:0x3e3bd335;
op3val:0x3e281e7c; valaddr_reg:x3; val_offset:3753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3753*FLEN/8, x4, x1, x2)

inst_1252:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652431 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x3bd335 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x281e7c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652431; op2val:0x3e3bd335;
op3val:0x3e281e7c; valaddr_reg:x3; val_offset:3756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3756*FLEN/8, x4, x1, x2)

inst_1253:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652431 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x3bd335 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x281e7c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652431; op2val:0x3e3bd335;
op3val:0x3e281e7c; valaddr_reg:x3; val_offset:3759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3759*FLEN/8, x4, x1, x2)

inst_1254:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652431 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x3bd335 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x281e7c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652431; op2val:0x3e3bd335;
op3val:0x3e281e7c; valaddr_reg:x3; val_offset:3762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3762*FLEN/8, x4, x1, x2)

inst_1255:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652d2a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x520582 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c03fa and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652d2a; op2val:0x3f520582;
op3val:0x3f3c03fa; valaddr_reg:x3; val_offset:3765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3765*FLEN/8, x4, x1, x2)

inst_1256:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652d2a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x520582 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c03fa and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652d2a; op2val:0x3f520582;
op3val:0x3f3c03fa; valaddr_reg:x3; val_offset:3768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3768*FLEN/8, x4, x1, x2)

inst_1257:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652d2a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x520582 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c03fa and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652d2a; op2val:0x3f520582;
op3val:0x3f3c03fa; valaddr_reg:x3; val_offset:3771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3771*FLEN/8, x4, x1, x2)

inst_1258:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652d2a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x520582 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c03fa and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652d2a; op2val:0x3f520582;
op3val:0x3f3c03fa; valaddr_reg:x3; val_offset:3774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3774*FLEN/8, x4, x1, x2)

inst_1259:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x652d2a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x520582 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c03fa and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f652d2a; op2val:0x3f520582;
op3val:0x3f3c03fa; valaddr_reg:x3; val_offset:3777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3777*FLEN/8, x4, x1, x2)

inst_1260:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x657e97 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x50de96 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3b3e65 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f657e97; op2val:0x3ed0de96;
op3val:0x3ebb3e65; valaddr_reg:x3; val_offset:3780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3780*FLEN/8, x4, x1, x2)

inst_1261:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x657e97 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x50de96 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3b3e65 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f657e97; op2val:0x3ed0de96;
op3val:0x3ebb3e65; valaddr_reg:x3; val_offset:3783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3783*FLEN/8, x4, x1, x2)

inst_1262:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x657e97 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x50de96 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3b3e65 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f657e97; op2val:0x3ed0de96;
op3val:0x3ebb3e65; valaddr_reg:x3; val_offset:3786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3786*FLEN/8, x4, x1, x2)

inst_1263:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x657e97 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x50de96 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3b3e65 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f657e97; op2val:0x3ed0de96;
op3val:0x3ebb3e65; valaddr_reg:x3; val_offset:3789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3789*FLEN/8, x4, x1, x2)

inst_1264:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x657e97 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x50de96 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x3b3e65 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f657e97; op2val:0x3ed0de96;
op3val:0x3ebb3e65; valaddr_reg:x3; val_offset:3792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3792*FLEN/8, x4, x1, x2)

inst_1265:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x66066e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x355008 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22ea75 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f66066e; op2val:0x3f355008;
op3val:0x3f22ea75; valaddr_reg:x3; val_offset:3795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3795*FLEN/8, x4, x1, x2)

inst_1266:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x66066e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x355008 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22ea75 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f66066e; op2val:0x3f355008;
op3val:0x3f22ea75; valaddr_reg:x3; val_offset:3798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3798*FLEN/8, x4, x1, x2)

inst_1267:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x66066e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x355008 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22ea75 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f66066e; op2val:0x3f355008;
op3val:0x3f22ea75; valaddr_reg:x3; val_offset:3801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3801*FLEN/8, x4, x1, x2)

inst_1268:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x66066e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x355008 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22ea75 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f66066e; op2val:0x3f355008;
op3val:0x3f22ea75; valaddr_reg:x3; val_offset:3804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3804*FLEN/8, x4, x1, x2)

inst_1269:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x66066e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x355008 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x22ea75 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f66066e; op2val:0x3f355008;
op3val:0x3f22ea75; valaddr_reg:x3; val_offset:3807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3807*FLEN/8, x4, x1, x2)

inst_1270:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6905eb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28e209 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19b9a2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6905eb; op2val:0x3f28e209;
op3val:0x3f19b9a2; valaddr_reg:x3; val_offset:3810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3810*FLEN/8, x4, x1, x2)

inst_1271:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6905eb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28e209 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19b9a2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6905eb; op2val:0x3f28e209;
op3val:0x3f19b9a2; valaddr_reg:x3; val_offset:3813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3813*FLEN/8, x4, x1, x2)

inst_1272:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6905eb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28e209 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19b9a2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6905eb; op2val:0x3f28e209;
op3val:0x3f19b9a2; valaddr_reg:x3; val_offset:3816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3816*FLEN/8, x4, x1, x2)

inst_1273:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6905eb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28e209 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19b9a2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6905eb; op2val:0x3f28e209;
op3val:0x3f19b9a2; valaddr_reg:x3; val_offset:3819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3819*FLEN/8, x4, x1, x2)

inst_1274:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6905eb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x28e209 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x19b9a2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6905eb; op2val:0x3f28e209;
op3val:0x3f19b9a2; valaddr_reg:x3; val_offset:3822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3822*FLEN/8, x4, x1, x2)

inst_1275:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x691901 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x047d49 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7145f1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f691901; op2val:0x3f847d49;
op3val:0x3f7145f1; valaddr_reg:x3; val_offset:3825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3825*FLEN/8, x4, x1, x2)

inst_1276:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x691901 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x047d49 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7145f1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f691901; op2val:0x3f847d49;
op3val:0x3f7145f1; valaddr_reg:x3; val_offset:3828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3828*FLEN/8, x4, x1, x2)

inst_1277:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x691901 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x047d49 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7145f1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f691901; op2val:0x3f847d49;
op3val:0x3f7145f1; valaddr_reg:x3; val_offset:3831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3831*FLEN/8, x4, x1, x2)

inst_1278:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x691901 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x047d49 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7145f1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f691901; op2val:0x3f847d49;
op3val:0x3f7145f1; valaddr_reg:x3; val_offset:3834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3834*FLEN/8, x4, x1, x2)

inst_1279:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x691901 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x047d49 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7145f1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f691901; op2val:0x3f847d49;
op3val:0x3f7145f1; valaddr_reg:x3; val_offset:3837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3837*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_11)

inst_1280:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a0376 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7b6f2f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x65d708 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a0376; op2val:0x3f7b6f2f;
op3val:0x3f65d708; valaddr_reg:x3; val_offset:3840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3840*FLEN/8, x4, x1, x2)

inst_1281:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a0376 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7b6f2f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x65d708 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a0376; op2val:0x3f7b6f2f;
op3val:0x3f65d708; valaddr_reg:x3; val_offset:3843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3843*FLEN/8, x4, x1, x2)

inst_1282:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a0376 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7b6f2f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x65d708 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a0376; op2val:0x3f7b6f2f;
op3val:0x3f65d708; valaddr_reg:x3; val_offset:3846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3846*FLEN/8, x4, x1, x2)

inst_1283:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a0376 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7b6f2f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x65d708 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a0376; op2val:0x3f7b6f2f;
op3val:0x3f65d708; valaddr_reg:x3; val_offset:3849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3849*FLEN/8, x4, x1, x2)

inst_1284:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a0376 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7b6f2f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x65d708 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a0376; op2val:0x3f7b6f2f;
op3val:0x3f65d708; valaddr_reg:x3; val_offset:3852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3852*FLEN/8, x4, x1, x2)

inst_1285:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a4bf5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3de0b0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2dc7b7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a4bf5; op2val:0x3ebde0b0;
op3val:0x3eadc7b7; valaddr_reg:x3; val_offset:3855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3855*FLEN/8, x4, x1, x2)

inst_1286:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a4bf5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3de0b0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2dc7b7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a4bf5; op2val:0x3ebde0b0;
op3val:0x3eadc7b7; valaddr_reg:x3; val_offset:3858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3858*FLEN/8, x4, x1, x2)

inst_1287:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a4bf5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3de0b0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2dc7b7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a4bf5; op2val:0x3ebde0b0;
op3val:0x3eadc7b7; valaddr_reg:x3; val_offset:3861*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3861*FLEN/8, x4, x1, x2)

inst_1288:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a4bf5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3de0b0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2dc7b7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a4bf5; op2val:0x3ebde0b0;
op3val:0x3eadc7b7; valaddr_reg:x3; val_offset:3864*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3864*FLEN/8, x4, x1, x2)

inst_1289:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a4bf5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3de0b0 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2dc7b7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a4bf5; op2val:0x3ebde0b0;
op3val:0x3eadc7b7; valaddr_reg:x3; val_offset:3867*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3867*FLEN/8, x4, x1, x2)

inst_1290:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a5f33 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x318a3d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x228a62 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a5f33; op2val:0x3e318a3d;
op3val:0x3e228a62; valaddr_reg:x3; val_offset:3870*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3870*FLEN/8, x4, x1, x2)

inst_1291:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a5f33 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x318a3d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x228a62 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a5f33; op2val:0x3e318a3d;
op3val:0x3e228a62; valaddr_reg:x3; val_offset:3873*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3873*FLEN/8, x4, x1, x2)

inst_1292:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a5f33 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x318a3d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x228a62 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a5f33; op2val:0x3e318a3d;
op3val:0x3e228a62; valaddr_reg:x3; val_offset:3876*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3876*FLEN/8, x4, x1, x2)

inst_1293:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a5f33 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x318a3d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x228a62 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a5f33; op2val:0x3e318a3d;
op3val:0x3e228a62; valaddr_reg:x3; val_offset:3879*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3879*FLEN/8, x4, x1, x2)

inst_1294:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a5f33 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x318a3d and fs3 == 0 and fe3 == 0x7c and fm3 == 0x228a62 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a5f33; op2val:0x3e318a3d;
op3val:0x3e228a62; valaddr_reg:x3; val_offset:3882*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3882*FLEN/8, x4, x1, x2)

inst_1295:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a8fd9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x20ad6a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1338cc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a8fd9; op2val:0x3e20ad6a;
op3val:0x3e1338cc; valaddr_reg:x3; val_offset:3885*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3885*FLEN/8, x4, x1, x2)

inst_1296:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a8fd9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x20ad6a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1338cc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a8fd9; op2val:0x3e20ad6a;
op3val:0x3e1338cc; valaddr_reg:x3; val_offset:3888*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3888*FLEN/8, x4, x1, x2)

inst_1297:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a8fd9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x20ad6a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1338cc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a8fd9; op2val:0x3e20ad6a;
op3val:0x3e1338cc; valaddr_reg:x3; val_offset:3891*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3891*FLEN/8, x4, x1, x2)

inst_1298:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a8fd9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x20ad6a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1338cc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a8fd9; op2val:0x3e20ad6a;
op3val:0x3e1338cc; valaddr_reg:x3; val_offset:3894*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3894*FLEN/8, x4, x1, x2)

inst_1299:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6a8fd9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x20ad6a and fs3 == 0 and fe3 == 0x7c and fm3 == 0x1338cc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6a8fd9; op2val:0x3e20ad6a;
op3val:0x3e1338cc; valaddr_reg:x3; val_offset:3897*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3897*FLEN/8, x4, x1, x2)

inst_1300:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6b5f06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x195dd2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d020d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6b5f06; op2val:0x3f195dd2;
op3val:0x3f0d020d; valaddr_reg:x3; val_offset:3900*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3900*FLEN/8, x4, x1, x2)

inst_1301:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6b5f06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x195dd2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d020d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6b5f06; op2val:0x3f195dd2;
op3val:0x3f0d020d; valaddr_reg:x3; val_offset:3903*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3903*FLEN/8, x4, x1, x2)

inst_1302:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6b5f06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x195dd2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d020d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6b5f06; op2val:0x3f195dd2;
op3val:0x3f0d020d; valaddr_reg:x3; val_offset:3906*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3906*FLEN/8, x4, x1, x2)

inst_1303:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6b5f06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x195dd2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d020d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6b5f06; op2val:0x3f195dd2;
op3val:0x3f0d020d; valaddr_reg:x3; val_offset:3909*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3909*FLEN/8, x4, x1, x2)

inst_1304:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6b5f06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x195dd2 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x0d020d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6b5f06; op2val:0x3f195dd2;
op3val:0x3f0d020d; valaddr_reg:x3; val_offset:3912*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3912*FLEN/8, x4, x1, x2)

inst_1305:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6cf0d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b2414 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c0460 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6cf0d8; op2val:0x3f4b2414;
op3val:0x3f3c0460; valaddr_reg:x3; val_offset:3915*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3915*FLEN/8, x4, x1, x2)

inst_1306:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6cf0d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b2414 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c0460 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6cf0d8; op2val:0x3f4b2414;
op3val:0x3f3c0460; valaddr_reg:x3; val_offset:3918*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3918*FLEN/8, x4, x1, x2)

inst_1307:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6cf0d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b2414 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c0460 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6cf0d8; op2val:0x3f4b2414;
op3val:0x3f3c0460; valaddr_reg:x3; val_offset:3921*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3921*FLEN/8, x4, x1, x2)

inst_1308:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6cf0d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b2414 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c0460 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6cf0d8; op2val:0x3f4b2414;
op3val:0x3f3c0460; valaddr_reg:x3; val_offset:3924*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3924*FLEN/8, x4, x1, x2)

inst_1309:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6cf0d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b2414 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c0460 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6cf0d8; op2val:0x3f4b2414;
op3val:0x3f3c0460; valaddr_reg:x3; val_offset:3927*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3927*FLEN/8, x4, x1, x2)

inst_1310:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d47f5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3694a8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x293af2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d47f5; op2val:0x3eb694a8;
op3val:0x3ea93af2; valaddr_reg:x3; val_offset:3930*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3930*FLEN/8, x4, x1, x2)

inst_1311:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d47f5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3694a8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x293af2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d47f5; op2val:0x3eb694a8;
op3val:0x3ea93af2; valaddr_reg:x3; val_offset:3933*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3933*FLEN/8, x4, x1, x2)

inst_1312:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d47f5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3694a8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x293af2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d47f5; op2val:0x3eb694a8;
op3val:0x3ea93af2; valaddr_reg:x3; val_offset:3936*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3936*FLEN/8, x4, x1, x2)

inst_1313:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d47f5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3694a8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x293af2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d47f5; op2val:0x3eb694a8;
op3val:0x3ea93af2; valaddr_reg:x3; val_offset:3939*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3939*FLEN/8, x4, x1, x2)

inst_1314:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d47f5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3694a8 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x293af2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d47f5; op2val:0x3eb694a8;
op3val:0x3ea93af2; valaddr_reg:x3; val_offset:3942*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3942*FLEN/8, x4, x1, x2)

inst_1315:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d6d9e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x519a30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42657f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d6d9e; op2val:0x3f519a30;
op3val:0x3f42657f; valaddr_reg:x3; val_offset:3945*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3945*FLEN/8, x4, x1, x2)

inst_1316:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d6d9e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x519a30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42657f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d6d9e; op2val:0x3f519a30;
op3val:0x3f42657f; valaddr_reg:x3; val_offset:3948*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3948*FLEN/8, x4, x1, x2)

inst_1317:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d6d9e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x519a30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42657f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d6d9e; op2val:0x3f519a30;
op3val:0x3f42657f; valaddr_reg:x3; val_offset:3951*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3951*FLEN/8, x4, x1, x2)

inst_1318:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d6d9e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x519a30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42657f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d6d9e; op2val:0x3f519a30;
op3val:0x3f42657f; valaddr_reg:x3; val_offset:3954*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3954*FLEN/8, x4, x1, x2)

inst_1319:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d6d9e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x519a30 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x42657f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d6d9e; op2val:0x3f519a30;
op3val:0x3f42657f; valaddr_reg:x3; val_offset:3957*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3957*FLEN/8, x4, x1, x2)

inst_1320:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d7645 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x081dd6 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7c8503 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d7645; op2val:0x3d881dd6;
op3val:0x3d7c8503; valaddr_reg:x3; val_offset:3960*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3960*FLEN/8, x4, x1, x2)

inst_1321:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d7645 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x081dd6 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7c8503 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d7645; op2val:0x3d881dd6;
op3val:0x3d7c8503; valaddr_reg:x3; val_offset:3963*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3963*FLEN/8, x4, x1, x2)

inst_1322:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d7645 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x081dd6 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7c8503 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d7645; op2val:0x3d881dd6;
op3val:0x3d7c8503; valaddr_reg:x3; val_offset:3966*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3966*FLEN/8, x4, x1, x2)

inst_1323:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d7645 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x081dd6 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7c8503 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d7645; op2val:0x3d881dd6;
op3val:0x3d7c8503; valaddr_reg:x3; val_offset:3969*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3969*FLEN/8, x4, x1, x2)

inst_1324:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6d7645 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x081dd6 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7c8503 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6d7645; op2val:0x3d881dd6;
op3val:0x3d7c8503; valaddr_reg:x3; val_offset:3972*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3972*FLEN/8, x4, x1, x2)

inst_1325:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6de51c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0ec2de and fs3 == 0 and fe3 == 0x7d and fm3 == 0x04aa2b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6de51c; op2val:0x3e8ec2de;
op3val:0x3e84aa2b; valaddr_reg:x3; val_offset:3975*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3975*FLEN/8, x4, x1, x2)

inst_1326:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6de51c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0ec2de and fs3 == 0 and fe3 == 0x7d and fm3 == 0x04aa2b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6de51c; op2val:0x3e8ec2de;
op3val:0x3e84aa2b; valaddr_reg:x3; val_offset:3978*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3978*FLEN/8, x4, x1, x2)

inst_1327:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6de51c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0ec2de and fs3 == 0 and fe3 == 0x7d and fm3 == 0x04aa2b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6de51c; op2val:0x3e8ec2de;
op3val:0x3e84aa2b; valaddr_reg:x3; val_offset:3981*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3981*FLEN/8, x4, x1, x2)

inst_1328:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6de51c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0ec2de and fs3 == 0 and fe3 == 0x7d and fm3 == 0x04aa2b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6de51c; op2val:0x3e8ec2de;
op3val:0x3e84aa2b; valaddr_reg:x3; val_offset:3984*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3984*FLEN/8, x4, x1, x2)

inst_1329:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6de51c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0ec2de and fs3 == 0 and fe3 == 0x7d and fm3 == 0x04aa2b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6de51c; op2val:0x3e8ec2de;
op3val:0x3e84aa2b; valaddr_reg:x3; val_offset:3987*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 3987*FLEN/8, x4, x1, x2)

inst_1330:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6e1df4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a426b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c708 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6e1df4; op2val:0x3f7a426b;
op3val:0x3f68c708; valaddr_reg:x3; val_offset:3990*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3990*FLEN/8, x4, x1, x2)

inst_1331:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6e1df4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a426b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c708 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6e1df4; op2val:0x3f7a426b;
op3val:0x3f68c708; valaddr_reg:x3; val_offset:3993*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 3993*FLEN/8, x4, x1, x2)

inst_1332:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6e1df4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a426b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c708 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6e1df4; op2val:0x3f7a426b;
op3val:0x3f68c708; valaddr_reg:x3; val_offset:3996*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 3996*FLEN/8, x4, x1, x2)

inst_1333:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6e1df4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a426b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c708 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6e1df4; op2val:0x3f7a426b;
op3val:0x3f68c708; valaddr_reg:x3; val_offset:3999*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 3999*FLEN/8, x4, x1, x2)

inst_1334:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6e1df4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a426b and fs3 == 0 and fe3 == 0x7e and fm3 == 0x68c708 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6e1df4; op2val:0x3f7a426b;
op3val:0x3f68c708; valaddr_reg:x3; val_offset:4002*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4002*FLEN/8, x4, x1, x2)

inst_1335:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6ef1d3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x168c60 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0c84b7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6ef1d3; op2val:0x3e168c60;
op3val:0x3e0c84b7; valaddr_reg:x3; val_offset:4005*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4005*FLEN/8, x4, x1, x2)

inst_1336:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6ef1d3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x168c60 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0c84b7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6ef1d3; op2val:0x3e168c60;
op3val:0x3e0c84b7; valaddr_reg:x3; val_offset:4008*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4008*FLEN/8, x4, x1, x2)

inst_1337:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6ef1d3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x168c60 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0c84b7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6ef1d3; op2val:0x3e168c60;
op3val:0x3e0c84b7; valaddr_reg:x3; val_offset:4011*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4011*FLEN/8, x4, x1, x2)

inst_1338:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6ef1d3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x168c60 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0c84b7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6ef1d3; op2val:0x3e168c60;
op3val:0x3e0c84b7; valaddr_reg:x3; val_offset:4014*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4014*FLEN/8, x4, x1, x2)

inst_1339:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6ef1d3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x168c60 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x0c84b7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6ef1d3; op2val:0x3e168c60;
op3val:0x3e0c84b7; valaddr_reg:x3; val_offset:4017*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4017*FLEN/8, x4, x1, x2)

inst_1340:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6f8aa3 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x029814 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x746568 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6f8aa3; op2val:0x3c829814;
op3val:0x3c746568; valaddr_reg:x3; val_offset:4020*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4020*FLEN/8, x4, x1, x2)

inst_1341:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6f8aa3 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x029814 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x746568 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6f8aa3; op2val:0x3c829814;
op3val:0x3c746568; valaddr_reg:x3; val_offset:4023*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4023*FLEN/8, x4, x1, x2)

inst_1342:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6f8aa3 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x029814 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x746568 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6f8aa3; op2val:0x3c829814;
op3val:0x3c746568; valaddr_reg:x3; val_offset:4026*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4026*FLEN/8, x4, x1, x2)

inst_1343:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6f8aa3 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x029814 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x746568 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6f8aa3; op2val:0x3c829814;
op3val:0x3c746568; valaddr_reg:x3; val_offset:4029*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4029*FLEN/8, x4, x1, x2)

inst_1344:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x6f8aa3 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x029814 and fs3 == 0 and fe3 == 0x78 and fm3 == 0x746568 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f6f8aa3; op2val:0x3c829814;
op3val:0x3c746568; valaddr_reg:x3; val_offset:4032*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4032*FLEN/8, x4, x1, x2)

inst_1345:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701086 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7e9b98 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6ec24e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701086; op2val:0x3f7e9b98;
op3val:0x3f6ec24e; valaddr_reg:x3; val_offset:4035*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4035*FLEN/8, x4, x1, x2)

inst_1346:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701086 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7e9b98 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6ec24e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701086; op2val:0x3f7e9b98;
op3val:0x3f6ec24e; valaddr_reg:x3; val_offset:4038*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4038*FLEN/8, x4, x1, x2)

inst_1347:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701086 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7e9b98 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6ec24e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701086; op2val:0x3f7e9b98;
op3val:0x3f6ec24e; valaddr_reg:x3; val_offset:4041*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4041*FLEN/8, x4, x1, x2)

inst_1348:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701086 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7e9b98 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6ec24e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701086; op2val:0x3f7e9b98;
op3val:0x3f6ec24e; valaddr_reg:x3; val_offset:4044*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4044*FLEN/8, x4, x1, x2)

inst_1349:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701086 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7e9b98 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x6ec24e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701086; op2val:0x3f7e9b98;
op3val:0x3f6ec24e; valaddr_reg:x3; val_offset:4047*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4047*FLEN/8, x4, x1, x2)

inst_1350:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701cde and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45318c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x38f4b0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701cde; op2val:0x3f45318c;
op3val:0x3f38f4b0; valaddr_reg:x3; val_offset:4050*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4050*FLEN/8, x4, x1, x2)

inst_1351:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701cde and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45318c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x38f4b0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701cde; op2val:0x3f45318c;
op3val:0x3f38f4b0; valaddr_reg:x3; val_offset:4053*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4053*FLEN/8, x4, x1, x2)

inst_1352:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701cde and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45318c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x38f4b0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701cde; op2val:0x3f45318c;
op3val:0x3f38f4b0; valaddr_reg:x3; val_offset:4056*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4056*FLEN/8, x4, x1, x2)

inst_1353:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701cde and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45318c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x38f4b0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701cde; op2val:0x3f45318c;
op3val:0x3f38f4b0; valaddr_reg:x3; val_offset:4059*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4059*FLEN/8, x4, x1, x2)

inst_1354:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x701cde and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45318c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x38f4b0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f701cde; op2val:0x3f45318c;
op3val:0x3f38f4b0; valaddr_reg:x3; val_offset:4062*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4062*FLEN/8, x4, x1, x2)

inst_1355:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7077f7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x22b51b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x18d609 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7077f7; op2val:0x3ea2b51b;
op3val:0x3e98d609; valaddr_reg:x3; val_offset:4065*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4065*FLEN/8, x4, x1, x2)

inst_1356:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7077f7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x22b51b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x18d609 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7077f7; op2val:0x3ea2b51b;
op3val:0x3e98d609; valaddr_reg:x3; val_offset:4068*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4068*FLEN/8, x4, x1, x2)

inst_1357:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7077f7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x22b51b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x18d609 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7077f7; op2val:0x3ea2b51b;
op3val:0x3e98d609; valaddr_reg:x3; val_offset:4071*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4071*FLEN/8, x4, x1, x2)

inst_1358:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7077f7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x22b51b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x18d609 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7077f7; op2val:0x3ea2b51b;
op3val:0x3e98d609; valaddr_reg:x3; val_offset:4074*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4074*FLEN/8, x4, x1, x2)

inst_1359:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7077f7 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x22b51b and fs3 == 0 and fe3 == 0x7d and fm3 == 0x18d609 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7077f7; op2val:0x3ea2b51b;
op3val:0x3e98d609; valaddr_reg:x3; val_offset:4077*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4077*FLEN/8, x4, x1, x2)

inst_1360:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70bdfa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x582867 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b464a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70bdfa; op2val:0x3f582867;
op3val:0x3f4b464a; valaddr_reg:x3; val_offset:4080*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4080*FLEN/8, x4, x1, x2)

inst_1361:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70bdfa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x582867 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b464a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70bdfa; op2val:0x3f582867;
op3val:0x3f4b464a; valaddr_reg:x3; val_offset:4083*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4083*FLEN/8, x4, x1, x2)

inst_1362:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70bdfa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x582867 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b464a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70bdfa; op2val:0x3f582867;
op3val:0x3f4b464a; valaddr_reg:x3; val_offset:4086*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4086*FLEN/8, x4, x1, x2)

inst_1363:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70bdfa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x582867 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b464a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70bdfa; op2val:0x3f582867;
op3val:0x3f4b464a; valaddr_reg:x3; val_offset:4089*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4089*FLEN/8, x4, x1, x2)

inst_1364:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70bdfa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x582867 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4b464a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70bdfa; op2val:0x3f582867;
op3val:0x3f4b464a; valaddr_reg:x3; val_offset:4092*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4092*FLEN/8, x4, x1, x2)

inst_1365:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70e85c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x7c3294 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x6d5454 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70e85c; op2val:0x3e7c3294;
op3val:0x3e6d5454; valaddr_reg:x3; val_offset:4095*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4095*FLEN/8, x4, x1, x2)

inst_1366:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70e85c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x7c3294 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x6d5454 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70e85c; op2val:0x3e7c3294;
op3val:0x3e6d5454; valaddr_reg:x3; val_offset:4098*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4098*FLEN/8, x4, x1, x2)

inst_1367:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70e85c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x7c3294 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x6d5454 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70e85c; op2val:0x3e7c3294;
op3val:0x3e6d5454; valaddr_reg:x3; val_offset:4101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4101*FLEN/8, x4, x1, x2)

inst_1368:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70e85c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x7c3294 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x6d5454 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70e85c; op2val:0x3e7c3294;
op3val:0x3e6d5454; valaddr_reg:x3; val_offset:4104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4104*FLEN/8, x4, x1, x2)

inst_1369:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x70e85c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x7c3294 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x6d5454 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f70e85c; op2val:0x3e7c3294;
op3val:0x3e6d5454; valaddr_reg:x3; val_offset:4107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4107*FLEN/8, x4, x1, x2)

inst_1370:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7126fb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x05dc36 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c3162 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7126fb; op2val:0x3f05dc36;
op3val:0x3efc3162; valaddr_reg:x3; val_offset:4110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4110*FLEN/8, x4, x1, x2)

inst_1371:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7126fb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x05dc36 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c3162 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7126fb; op2val:0x3f05dc36;
op3val:0x3efc3162; valaddr_reg:x3; val_offset:4113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4113*FLEN/8, x4, x1, x2)

inst_1372:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7126fb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x05dc36 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c3162 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7126fb; op2val:0x3f05dc36;
op3val:0x3efc3162; valaddr_reg:x3; val_offset:4116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4116*FLEN/8, x4, x1, x2)

inst_1373:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7126fb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x05dc36 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c3162 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7126fb; op2val:0x3f05dc36;
op3val:0x3efc3162; valaddr_reg:x3; val_offset:4119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4119*FLEN/8, x4, x1, x2)

inst_1374:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7126fb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x05dc36 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7c3162 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7126fb; op2val:0x3f05dc36;
op3val:0x3efc3162; valaddr_reg:x3; val_offset:4122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4122*FLEN/8, x4, x1, x2)

inst_1375:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x721397 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b944a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ec435 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f721397; op2val:0x3f6b944a;
op3val:0x3f5ec435; valaddr_reg:x3; val_offset:4125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4125*FLEN/8, x4, x1, x2)

inst_1376:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x721397 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b944a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ec435 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f721397; op2val:0x3f6b944a;
op3val:0x3f5ec435; valaddr_reg:x3; val_offset:4128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4128*FLEN/8, x4, x1, x2)

inst_1377:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x721397 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b944a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ec435 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f721397; op2val:0x3f6b944a;
op3val:0x3f5ec435; valaddr_reg:x3; val_offset:4131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4131*FLEN/8, x4, x1, x2)

inst_1378:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x721397 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b944a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ec435 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f721397; op2val:0x3f6b944a;
op3val:0x3f5ec435; valaddr_reg:x3; val_offset:4134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4134*FLEN/8, x4, x1, x2)

inst_1379:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x721397 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b944a and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5ec435 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f721397; op2val:0x3f6b944a;
op3val:0x3f5ec435; valaddr_reg:x3; val_offset:4137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4137*FLEN/8, x4, x1, x2)

inst_1380:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x731a50 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57303f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4c58ea and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f731a50; op2val:0x3f57303f;
op3val:0x3f4c58ea; valaddr_reg:x3; val_offset:4140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4140*FLEN/8, x4, x1, x2)

inst_1381:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x731a50 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57303f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4c58ea and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f731a50; op2val:0x3f57303f;
op3val:0x3f4c58ea; valaddr_reg:x3; val_offset:4143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4143*FLEN/8, x4, x1, x2)

inst_1382:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x731a50 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57303f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4c58ea and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f731a50; op2val:0x3f57303f;
op3val:0x3f4c58ea; valaddr_reg:x3; val_offset:4146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4146*FLEN/8, x4, x1, x2)

inst_1383:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x731a50 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57303f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4c58ea and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f731a50; op2val:0x3f57303f;
op3val:0x3f4c58ea; valaddr_reg:x3; val_offset:4149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4149*FLEN/8, x4, x1, x2)

inst_1384:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x731a50 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57303f and fs3 == 0 and fe3 == 0x7e and fm3 == 0x4c58ea and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f731a50; op2val:0x3f57303f;
op3val:0x3f4c58ea; valaddr_reg:x3; val_offset:4152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4152*FLEN/8, x4, x1, x2)

inst_1385:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x74ca4e and fs2 == 0 and fe2 == 0x7c and fm2 == 0x30631c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x28a9db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f74ca4e; op2val:0x3e30631c;
op3val:0x3e28a9db; valaddr_reg:x3; val_offset:4155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4155*FLEN/8, x4, x1, x2)

inst_1386:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x74ca4e and fs2 == 0 and fe2 == 0x7c and fm2 == 0x30631c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x28a9db and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f74ca4e; op2val:0x3e30631c;
op3val:0x3e28a9db; valaddr_reg:x3; val_offset:4158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4158*FLEN/8, x4, x1, x2)

inst_1387:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x74ca4e and fs2 == 0 and fe2 == 0x7c and fm2 == 0x30631c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x28a9db and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f74ca4e; op2val:0x3e30631c;
op3val:0x3e28a9db; valaddr_reg:x3; val_offset:4161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4161*FLEN/8, x4, x1, x2)

inst_1388:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x74ca4e and fs2 == 0 and fe2 == 0x7c and fm2 == 0x30631c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x28a9db and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f74ca4e; op2val:0x3e30631c;
op3val:0x3e28a9db; valaddr_reg:x3; val_offset:4164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4164*FLEN/8, x4, x1, x2)

inst_1389:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x74ca4e and fs2 == 0 and fe2 == 0x7c and fm2 == 0x30631c and fs3 == 0 and fe3 == 0x7c and fm3 == 0x28a9db and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f74ca4e; op2val:0x3e30631c;
op3val:0x3e28a9db; valaddr_reg:x3; val_offset:4167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4167*FLEN/8, x4, x1, x2)

inst_1390:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x755550 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x028f91 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a3dd2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f755550; op2val:0x3f828f91;
op3val:0x3f7a3dd2; valaddr_reg:x3; val_offset:4170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4170*FLEN/8, x4, x1, x2)

inst_1391:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x755550 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x028f91 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a3dd2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f755550; op2val:0x3f828f91;
op3val:0x3f7a3dd2; valaddr_reg:x3; val_offset:4173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4173*FLEN/8, x4, x1, x2)

inst_1392:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x755550 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x028f91 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a3dd2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f755550; op2val:0x3f828f91;
op3val:0x3f7a3dd2; valaddr_reg:x3; val_offset:4176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4176*FLEN/8, x4, x1, x2)

inst_1393:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x755550 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x028f91 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a3dd2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f755550; op2val:0x3f828f91;
op3val:0x3f7a3dd2; valaddr_reg:x3; val_offset:4179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4179*FLEN/8, x4, x1, x2)

inst_1394:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x755550 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x028f91 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x7a3dd2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f755550; op2val:0x3f828f91;
op3val:0x3f7a3dd2; valaddr_reg:x3; val_offset:4182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4182*FLEN/8, x4, x1, x2)

inst_1395:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75dd8c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6ba28f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x624e7f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75dd8c; op2val:0x3e6ba28f;
op3val:0x3e624e7f; valaddr_reg:x3; val_offset:4185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4185*FLEN/8, x4, x1, x2)

inst_1396:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75dd8c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6ba28f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x624e7f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75dd8c; op2val:0x3e6ba28f;
op3val:0x3e624e7f; valaddr_reg:x3; val_offset:4188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4188*FLEN/8, x4, x1, x2)

inst_1397:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75dd8c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6ba28f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x624e7f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75dd8c; op2val:0x3e6ba28f;
op3val:0x3e624e7f; valaddr_reg:x3; val_offset:4191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4191*FLEN/8, x4, x1, x2)

inst_1398:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75dd8c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6ba28f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x624e7f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75dd8c; op2val:0x3e6ba28f;
op3val:0x3e624e7f; valaddr_reg:x3; val_offset:4194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4194*FLEN/8, x4, x1, x2)

inst_1399:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75dd8c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6ba28f and fs3 == 0 and fe3 == 0x7c and fm3 == 0x624e7f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75dd8c; op2val:0x3e6ba28f;
op3val:0x3e624e7f; valaddr_reg:x3; val_offset:4197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4197*FLEN/8, x4, x1, x2)

inst_1400:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75e04b and fs2 == 0 and fe2 == 0x7c and fm2 == 0x681ae8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eed1c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75e04b; op2val:0x3e681ae8;
op3val:0x3e5eed1c; valaddr_reg:x3; val_offset:4200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4200*FLEN/8, x4, x1, x2)

inst_1401:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75e04b and fs2 == 0 and fe2 == 0x7c and fm2 == 0x681ae8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eed1c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75e04b; op2val:0x3e681ae8;
op3val:0x3e5eed1c; valaddr_reg:x3; val_offset:4203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4203*FLEN/8, x4, x1, x2)

inst_1402:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75e04b and fs2 == 0 and fe2 == 0x7c and fm2 == 0x681ae8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eed1c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75e04b; op2val:0x3e681ae8;
op3val:0x3e5eed1c; valaddr_reg:x3; val_offset:4206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4206*FLEN/8, x4, x1, x2)

inst_1403:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75e04b and fs2 == 0 and fe2 == 0x7c and fm2 == 0x681ae8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eed1c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75e04b; op2val:0x3e681ae8;
op3val:0x3e5eed1c; valaddr_reg:x3; val_offset:4209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4209*FLEN/8, x4, x1, x2)

inst_1404:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75e04b and fs2 == 0 and fe2 == 0x7c and fm2 == 0x681ae8 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x5eed1c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75e04b; op2val:0x3e681ae8;
op3val:0x3e5eed1c; valaddr_reg:x3; val_offset:4212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4212*FLEN/8, x4, x1, x2)

inst_1405:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75f683 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30ce37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29df9c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75f683; op2val:0x3eb0ce37;
op3val:0x3ea9df9c; valaddr_reg:x3; val_offset:4215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4215*FLEN/8, x4, x1, x2)

inst_1406:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75f683 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30ce37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29df9c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75f683; op2val:0x3eb0ce37;
op3val:0x3ea9df9c; valaddr_reg:x3; val_offset:4218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4218*FLEN/8, x4, x1, x2)

inst_1407:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75f683 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30ce37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29df9c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75f683; op2val:0x3eb0ce37;
op3val:0x3ea9df9c; valaddr_reg:x3; val_offset:4221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4221*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_12)

inst_1408:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75f683 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30ce37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29df9c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75f683; op2val:0x3eb0ce37;
op3val:0x3ea9df9c; valaddr_reg:x3; val_offset:4224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4224*FLEN/8, x4, x1, x2)

inst_1409:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x75f683 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x30ce37 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x29df9c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f75f683; op2val:0x3eb0ce37;
op3val:0x3ea9df9c; valaddr_reg:x3; val_offset:4227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4227*FLEN/8, x4, x1, x2)

inst_1410:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7666af and fs2 == 0 and fe2 == 0x7e and fm2 == 0x16a286 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x10fc98 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7666af; op2val:0x3f16a286;
op3val:0x3f10fc98; valaddr_reg:x3; val_offset:4230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4230*FLEN/8, x4, x1, x2)

inst_1411:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7666af and fs2 == 0 and fe2 == 0x7e and fm2 == 0x16a286 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x10fc98 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7666af; op2val:0x3f16a286;
op3val:0x3f10fc98; valaddr_reg:x3; val_offset:4233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4233*FLEN/8, x4, x1, x2)

inst_1412:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7666af and fs2 == 0 and fe2 == 0x7e and fm2 == 0x16a286 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x10fc98 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7666af; op2val:0x3f16a286;
op3val:0x3f10fc98; valaddr_reg:x3; val_offset:4236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4236*FLEN/8, x4, x1, x2)

inst_1413:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7666af and fs2 == 0 and fe2 == 0x7e and fm2 == 0x16a286 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x10fc98 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7666af; op2val:0x3f16a286;
op3val:0x3f10fc98; valaddr_reg:x3; val_offset:4239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4239*FLEN/8, x4, x1, x2)

inst_1414:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7666af and fs2 == 0 and fe2 == 0x7e and fm2 == 0x16a286 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x10fc98 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7666af; op2val:0x3f16a286;
op3val:0x3f10fc98; valaddr_reg:x3; val_offset:4242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4242*FLEN/8, x4, x1, x2)

inst_1415:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x77bee3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19af70 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x14badf and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f77bee3; op2val:0x3e99af70;
op3val:0x3e94badf; valaddr_reg:x3; val_offset:4245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4245*FLEN/8, x4, x1, x2)

inst_1416:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x77bee3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19af70 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x14badf and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f77bee3; op2val:0x3e99af70;
op3val:0x3e94badf; valaddr_reg:x3; val_offset:4248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4248*FLEN/8, x4, x1, x2)

inst_1417:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x77bee3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19af70 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x14badf and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f77bee3; op2val:0x3e99af70;
op3val:0x3e94badf; valaddr_reg:x3; val_offset:4251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4251*FLEN/8, x4, x1, x2)

inst_1418:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x77bee3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19af70 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x14badf and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f77bee3; op2val:0x3e99af70;
op3val:0x3e94badf; valaddr_reg:x3; val_offset:4254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4254*FLEN/8, x4, x1, x2)

inst_1419:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x77bee3 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19af70 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x14badf and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f77bee3; op2val:0x3e99af70;
op3val:0x3e94badf; valaddr_reg:x3; val_offset:4257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4257*FLEN/8, x4, x1, x2)

inst_1420:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x78d91d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3dc53e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x387806 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f78d91d; op2val:0x3f3dc53e;
op3val:0x3f387806; valaddr_reg:x3; val_offset:4260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4260*FLEN/8, x4, x1, x2)

inst_1421:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x78d91d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3dc53e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x387806 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f78d91d; op2val:0x3f3dc53e;
op3val:0x3f387806; valaddr_reg:x3; val_offset:4263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4263*FLEN/8, x4, x1, x2)

inst_1422:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x78d91d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3dc53e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x387806 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f78d91d; op2val:0x3f3dc53e;
op3val:0x3f387806; valaddr_reg:x3; val_offset:4266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4266*FLEN/8, x4, x1, x2)

inst_1423:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x78d91d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3dc53e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x387806 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f78d91d; op2val:0x3f3dc53e;
op3val:0x3f387806; valaddr_reg:x3; val_offset:4269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4269*FLEN/8, x4, x1, x2)

inst_1424:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x78d91d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3dc53e and fs3 == 0 and fe3 == 0x7e and fm3 == 0x387806 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f78d91d; op2val:0x3f3dc53e;
op3val:0x3f387806; valaddr_reg:x3; val_offset:4272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4272*FLEN/8, x4, x1, x2)

inst_1425:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7978c6 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x040d12 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00af03 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7978c6; op2val:0x3e040d12;
op3val:0x3e00af03; valaddr_reg:x3; val_offset:4275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4275*FLEN/8, x4, x1, x2)

inst_1426:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7978c6 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x040d12 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00af03 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7978c6; op2val:0x3e040d12;
op3val:0x3e00af03; valaddr_reg:x3; val_offset:4278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4278*FLEN/8, x4, x1, x2)

inst_1427:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7978c6 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x040d12 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00af03 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7978c6; op2val:0x3e040d12;
op3val:0x3e00af03; valaddr_reg:x3; val_offset:4281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4281*FLEN/8, x4, x1, x2)

inst_1428:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7978c6 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x040d12 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00af03 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7978c6; op2val:0x3e040d12;
op3val:0x3e00af03; valaddr_reg:x3; val_offset:4284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4284*FLEN/8, x4, x1, x2)

inst_1429:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7978c6 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x040d12 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x00af03 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7978c6; op2val:0x3e040d12;
op3val:0x3e00af03; valaddr_reg:x3; val_offset:4287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4287*FLEN/8, x4, x1, x2)

inst_1430:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a1666 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4d826d and fs3 == 0 and fe3 == 0x7a and fm3 == 0x48c35a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a1666; op2val:0x3d4d826d;
op3val:0x3d48c35a; valaddr_reg:x3; val_offset:4290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4290*FLEN/8, x4, x1, x2)

inst_1431:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a1666 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4d826d and fs3 == 0 and fe3 == 0x7a and fm3 == 0x48c35a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a1666; op2val:0x3d4d826d;
op3val:0x3d48c35a; valaddr_reg:x3; val_offset:4293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4293*FLEN/8, x4, x1, x2)

inst_1432:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a1666 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4d826d and fs3 == 0 and fe3 == 0x7a and fm3 == 0x48c35a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a1666; op2val:0x3d4d826d;
op3val:0x3d48c35a; valaddr_reg:x3; val_offset:4296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4296*FLEN/8, x4, x1, x2)

inst_1433:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a1666 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4d826d and fs3 == 0 and fe3 == 0x7a and fm3 == 0x48c35a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a1666; op2val:0x3d4d826d;
op3val:0x3d48c35a; valaddr_reg:x3; val_offset:4299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4299*FLEN/8, x4, x1, x2)

inst_1434:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a1666 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4d826d and fs3 == 0 and fe3 == 0x7a and fm3 == 0x48c35a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a1666; op2val:0x3d4d826d;
op3val:0x3d48c35a; valaddr_reg:x3; val_offset:4302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4302*FLEN/8, x4, x1, x2)

inst_1435:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a3950 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0cfcb1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x09ce56 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a3950; op2val:0x3f0cfcb1;
op3val:0x3f09ce56; valaddr_reg:x3; val_offset:4305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4305*FLEN/8, x4, x1, x2)

inst_1436:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a3950 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0cfcb1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x09ce56 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a3950; op2val:0x3f0cfcb1;
op3val:0x3f09ce56; valaddr_reg:x3; val_offset:4308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4308*FLEN/8, x4, x1, x2)

inst_1437:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a3950 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0cfcb1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x09ce56 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a3950; op2val:0x3f0cfcb1;
op3val:0x3f09ce56; valaddr_reg:x3; val_offset:4311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4311*FLEN/8, x4, x1, x2)

inst_1438:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a3950 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0cfcb1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x09ce56 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a3950; op2val:0x3f0cfcb1;
op3val:0x3f09ce56; valaddr_reg:x3; val_offset:4314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4314*FLEN/8, x4, x1, x2)

inst_1439:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7a3950 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0cfcb1 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x09ce56 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7a3950; op2val:0x3f0cfcb1;
op3val:0x3f09ce56; valaddr_reg:x3; val_offset:4317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4317*FLEN/8, x4, x1, x2)

inst_1440:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7b5efa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2e49bb and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2b22f4 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7b5efa; op2val:0x3f2e49bb;
op3val:0x3f2b22f4; valaddr_reg:x3; val_offset:4320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4320*FLEN/8, x4, x1, x2)

inst_1441:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7b5efa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2e49bb and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2b22f4 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7b5efa; op2val:0x3f2e49bb;
op3val:0x3f2b22f4; valaddr_reg:x3; val_offset:4323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4323*FLEN/8, x4, x1, x2)

inst_1442:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7b5efa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2e49bb and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2b22f4 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7b5efa; op2val:0x3f2e49bb;
op3val:0x3f2b22f4; valaddr_reg:x3; val_offset:4326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4326*FLEN/8, x4, x1, x2)

inst_1443:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7b5efa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2e49bb and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2b22f4 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7b5efa; op2val:0x3f2e49bb;
op3val:0x3f2b22f4; valaddr_reg:x3; val_offset:4329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4329*FLEN/8, x4, x1, x2)

inst_1444:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7b5efa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2e49bb and fs3 == 0 and fe3 == 0x7e and fm3 == 0x2b22f4 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7b5efa; op2val:0x3f2e49bb;
op3val:0x3f2b22f4; valaddr_reg:x3; val_offset:4332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4332*FLEN/8, x4, x1, x2)

inst_1445:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ebb8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3d4f5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c5f70 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ebb8f; op2val:0x3f3d4f5c;
op3val:0x3f3c5f70; valaddr_reg:x3; val_offset:4335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4335*FLEN/8, x4, x1, x2)

inst_1446:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ebb8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3d4f5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c5f70 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ebb8f; op2val:0x3f3d4f5c;
op3val:0x3f3c5f70; valaddr_reg:x3; val_offset:4338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4338*FLEN/8, x4, x1, x2)

inst_1447:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ebb8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3d4f5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c5f70 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ebb8f; op2val:0x3f3d4f5c;
op3val:0x3f3c5f70; valaddr_reg:x3; val_offset:4341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4341*FLEN/8, x4, x1, x2)

inst_1448:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ebb8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3d4f5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c5f70 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ebb8f; op2val:0x3f3d4f5c;
op3val:0x3f3c5f70; valaddr_reg:x3; val_offset:4344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4344*FLEN/8, x4, x1, x2)

inst_1449:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ebb8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3d4f5c and fs3 == 0 and fe3 == 0x7e and fm3 == 0x3c5f70 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ebb8f; op2val:0x3f3d4f5c;
op3val:0x3f3c5f70; valaddr_reg:x3; val_offset:4347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4347*FLEN/8, x4, x1, x2)

inst_1450:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ef3b8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x155c72 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bfec and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ef3b8; op2val:0x3f155c72;
op3val:0x3f14bfec; valaddr_reg:x3; val_offset:4350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4350*FLEN/8, x4, x1, x2)

inst_1451:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ef3b8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x155c72 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bfec and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ef3b8; op2val:0x3f155c72;
op3val:0x3f14bfec; valaddr_reg:x3; val_offset:4353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4353*FLEN/8, x4, x1, x2)

inst_1452:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ef3b8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x155c72 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bfec and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ef3b8; op2val:0x3f155c72;
op3val:0x3f14bfec; valaddr_reg:x3; val_offset:4356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4356*FLEN/8, x4, x1, x2)

inst_1453:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ef3b8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x155c72 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bfec and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ef3b8; op2val:0x3f155c72;
op3val:0x3f14bfec; valaddr_reg:x3; val_offset:4359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4359*FLEN/8, x4, x1, x2)

inst_1454:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ef3b8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x155c72 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x14bfec and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ef3b8; op2val:0x3f155c72;
op3val:0x3f14bfec; valaddr_reg:x3; val_offset:4362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4362*FLEN/8, x4, x1, x2)

inst_1455:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7efe47 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4e761b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4da642 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7efe47; op2val:0x3e4e761b;
op3val:0x3e4da642; valaddr_reg:x3; val_offset:4365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4365*FLEN/8, x4, x1, x2)

inst_1456:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7efe47 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4e761b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4da642 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7efe47; op2val:0x3e4e761b;
op3val:0x3e4da642; valaddr_reg:x3; val_offset:4368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4368*FLEN/8, x4, x1, x2)

inst_1457:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7efe47 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4e761b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4da642 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7efe47; op2val:0x3e4e761b;
op3val:0x3e4da642; valaddr_reg:x3; val_offset:4371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4371*FLEN/8, x4, x1, x2)

inst_1458:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7efe47 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4e761b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4da642 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7efe47; op2val:0x3e4e761b;
op3val:0x3e4da642; valaddr_reg:x3; val_offset:4374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4374*FLEN/8, x4, x1, x2)

inst_1459:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7efe47 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4e761b and fs3 == 0 and fe3 == 0x7c and fm3 == 0x4da642 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7efe47; op2val:0x3e4e761b;
op3val:0x3e4da642; valaddr_reg:x3; val_offset:4377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4377*FLEN/8, x4, x1, x2)

inst_1460:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7fb9f2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e7915 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e4db7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7fb9f2; op2val:0x3f1e7915;
op3val:0x3f1e4db7; valaddr_reg:x3; val_offset:4380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4380*FLEN/8, x4, x1, x2)

inst_1461:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7fb9f2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e7915 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e4db7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7fb9f2; op2val:0x3f1e7915;
op3val:0x3f1e4db7; valaddr_reg:x3; val_offset:4383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4383*FLEN/8, x4, x1, x2)

inst_1462:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7fb9f2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e7915 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e4db7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7fb9f2; op2val:0x3f1e7915;
op3val:0x3f1e4db7; valaddr_reg:x3; val_offset:4386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4386*FLEN/8, x4, x1, x2)

inst_1463:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7fb9f2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e7915 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e4db7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7fb9f2; op2val:0x3f1e7915;
op3val:0x3f1e4db7; valaddr_reg:x3; val_offset:4389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4389*FLEN/8, x4, x1, x2)

inst_1464:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7fb9f2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e7915 and fs3 == 0 and fe3 == 0x7e and fm3 == 0x1e4db7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7fb9f2; op2val:0x3f1e7915;
op3val:0x3f1e4db7; valaddr_reg:x3; val_offset:4392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4392*FLEN/8, x4, x1, x2)

inst_1465:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ff0b6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5953ae and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5946b3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ff0b6; op2val:0x3f5953ae;
op3val:0x3f5946b3; valaddr_reg:x3; val_offset:4395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4395*FLEN/8, x4, x1, x2)

inst_1466:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ff0b6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5953ae and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5946b3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ff0b6; op2val:0x3f5953ae;
op3val:0x3f5946b3; valaddr_reg:x3; val_offset:4398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4398*FLEN/8, x4, x1, x2)

inst_1467:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ff0b6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5953ae and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5946b3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ff0b6; op2val:0x3f5953ae;
op3val:0x3f5946b3; valaddr_reg:x3; val_offset:4401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4401*FLEN/8, x4, x1, x2)

inst_1468:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ff0b6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5953ae and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5946b3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ff0b6; op2val:0x3f5953ae;
op3val:0x3f5946b3; valaddr_reg:x3; val_offset:4404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4404*FLEN/8, x4, x1, x2)

inst_1469:
// fs1 == 0 and fe1 == 0x7e and fm1 == 0x7ff0b6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5953ae and fs3 == 0 and fe3 == 0x7e and fm3 == 0x5946b3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f7ff0b6; op2val:0x3f5953ae;
op3val:0x3f5946b3; valaddr_reg:x3; val_offset:4407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4407*FLEN/8, x4, x1, x2)

inst_1470:
// fs1 == 0 and fe1 == 0xa0 and fm1 == 0x643f15 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x7b57b6 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x40301b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50643f15; op2val:0x447b57b6;
op3val:0x54c0301b; valaddr_reg:x3; val_offset:4410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4410*FLEN/8, x4, x1, x2)

inst_1471:
// fs1 == 0 and fe1 == 0xa0 and fm1 == 0x643f15 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x7b57b6 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x40301b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50643f15; op2val:0x447b57b6;
op3val:0x54c0301b; valaddr_reg:x3; val_offset:4413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4413*FLEN/8, x4, x1, x2)

inst_1472:
// fs1 == 0 and fe1 == 0xa0 and fm1 == 0x643f15 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x7b57b6 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x40301b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50643f15; op2val:0x447b57b6;
op3val:0x54c0301b; valaddr_reg:x3; val_offset:4416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4416*FLEN/8, x4, x1, x2)

inst_1473:
// fs1 == 0 and fe1 == 0xa0 and fm1 == 0x643f15 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x7b57b6 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x40301b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50643f15; op2val:0x447b57b6;
op3val:0x54c0301b; valaddr_reg:x3; val_offset:4419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4419*FLEN/8, x4, x1, x2)

inst_1474:
// fs1 == 0 and fe1 == 0xa0 and fm1 == 0x643f15 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x7b57b6 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x40301b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50643f15; op2val:0x447b57b6;
op3val:0x54c0301b; valaddr_reg:x3; val_offset:4422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4422*FLEN/8, x4, x1, x2)

inst_1475:
// fs1 == 0 and fe1 == 0xa1 and fm1 == 0x6b4e1e and fs2 == 0 and fe2 == 0x87 and fm2 == 0x4fbad5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x7bbf98 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50eb4e1e; op2val:0x43cfbad5;
op3val:0x547bbf98; valaddr_reg:x3; val_offset:4425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4425*FLEN/8, x4, x1, x2)

inst_1476:
// fs1 == 0 and fe1 == 0xa1 and fm1 == 0x6b4e1e and fs2 == 0 and fe2 == 0x87 and fm2 == 0x4fbad5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x7bbf98 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50eb4e1e; op2val:0x43cfbad5;
op3val:0x547bbf98; valaddr_reg:x3; val_offset:4428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4428*FLEN/8, x4, x1, x2)

inst_1477:
// fs1 == 0 and fe1 == 0xa1 and fm1 == 0x6b4e1e and fs2 == 0 and fe2 == 0x87 and fm2 == 0x4fbad5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x7bbf98 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50eb4e1e; op2val:0x43cfbad5;
op3val:0x547bbf98; valaddr_reg:x3; val_offset:4431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4431*FLEN/8, x4, x1, x2)

inst_1478:
// fs1 == 0 and fe1 == 0xa1 and fm1 == 0x6b4e1e and fs2 == 0 and fe2 == 0x87 and fm2 == 0x4fbad5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x7bbf98 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50eb4e1e; op2val:0x43cfbad5;
op3val:0x547bbf98; valaddr_reg:x3; val_offset:4434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4434*FLEN/8, x4, x1, x2)

inst_1479:
// fs1 == 0 and fe1 == 0xa1 and fm1 == 0x6b4e1e and fs2 == 0 and fe2 == 0x87 and fm2 == 0x4fbad5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x7bbf98 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50eb4e1e; op2val:0x43cfbad5;
op3val:0x547bbf98; valaddr_reg:x3; val_offset:4437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4437*FLEN/8, x4, x1, x2)

inst_1480:
// fs1 == 0 and fe1 == 0xa4 and fm1 == 0x0f6581 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x26b273 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6afe39 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x520f6581; op2val:0x42a6b273;
op3val:0x546afe39; valaddr_reg:x3; val_offset:4440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4440*FLEN/8, x4, x1, x2)

inst_1481:
// fs1 == 0 and fe1 == 0xa4 and fm1 == 0x0f6581 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x26b273 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6afe39 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x520f6581; op2val:0x42a6b273;
op3val:0x546afe39; valaddr_reg:x3; val_offset:4443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4443*FLEN/8, x4, x1, x2)

inst_1482:
// fs1 == 0 and fe1 == 0xa4 and fm1 == 0x0f6581 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x26b273 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6afe39 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x520f6581; op2val:0x42a6b273;
op3val:0x546afe39; valaddr_reg:x3; val_offset:4446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4446*FLEN/8, x4, x1, x2)

inst_1483:
// fs1 == 0 and fe1 == 0xa4 and fm1 == 0x0f6581 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x26b273 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6afe39 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x520f6581; op2val:0x42a6b273;
op3val:0x546afe39; valaddr_reg:x3; val_offset:4449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4449*FLEN/8, x4, x1, x2)

inst_1484:
// fs1 == 0 and fe1 == 0xa4 and fm1 == 0x0f6581 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x26b273 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6afe39 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x520f6581; op2val:0x42a6b273;
op3val:0x546afe39; valaddr_reg:x3; val_offset:4452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4452*FLEN/8, x4, x1, x2)

inst_1485:
// fs1 == 0 and fe1 == 0xa5 and fm1 == 0x7877af and fs2 == 0 and fe2 == 0x83 and fm2 == 0x275387 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x099c95 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x52f877af; op2val:0x41a75387;
op3val:0x54099c95; valaddr_reg:x3; val_offset:4455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4455*FLEN/8, x4, x1, x2)

inst_1486:
// fs1 == 0 and fe1 == 0xa5 and fm1 == 0x7877af and fs2 == 0 and fe2 == 0x83 and fm2 == 0x275387 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x099c95 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x52f877af; op2val:0x41a75387;
op3val:0x54099c95; valaddr_reg:x3; val_offset:4458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4458*FLEN/8, x4, x1, x2)

inst_1487:
// fs1 == 0 and fe1 == 0xa5 and fm1 == 0x7877af and fs2 == 0 and fe2 == 0x83 and fm2 == 0x275387 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x099c95 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x52f877af; op2val:0x41a75387;
op3val:0x54099c95; valaddr_reg:x3; val_offset:4461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4461*FLEN/8, x4, x1, x2)

inst_1488:
// fs1 == 0 and fe1 == 0xa5 and fm1 == 0x7877af and fs2 == 0 and fe2 == 0x83 and fm2 == 0x275387 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x099c95 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x52f877af; op2val:0x41a75387;
op3val:0x54099c95; valaddr_reg:x3; val_offset:4464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4464*FLEN/8, x4, x1, x2)

inst_1489:
// fs1 == 0 and fe1 == 0xa5 and fm1 == 0x7877af and fs2 == 0 and fe2 == 0x83 and fm2 == 0x275387 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x099c95 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x52f877af; op2val:0x41a75387;
op3val:0x54099c95; valaddr_reg:x3; val_offset:4467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4467*FLEN/8, x4, x1, x2)

inst_1490:
// fs1 == 0 and fe1 == 0xa6 and fm1 == 0x504d42 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x104e80 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x55ad53 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53504d42; op2val:0x41904e80;
op3val:0x54d5ad53; valaddr_reg:x3; val_offset:4470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4470*FLEN/8, x4, x1, x2)

inst_1491:
// fs1 == 0 and fe1 == 0xa6 and fm1 == 0x504d42 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x104e80 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x55ad53 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53504d42; op2val:0x41904e80;
op3val:0x54d5ad53; valaddr_reg:x3; val_offset:4473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4473*FLEN/8, x4, x1, x2)

inst_1492:
// fs1 == 0 and fe1 == 0xa6 and fm1 == 0x504d42 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x104e80 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x55ad53 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53504d42; op2val:0x41904e80;
op3val:0x54d5ad53; valaddr_reg:x3; val_offset:4476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4476*FLEN/8, x4, x1, x2)

inst_1493:
// fs1 == 0 and fe1 == 0xa6 and fm1 == 0x504d42 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x104e80 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x55ad53 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53504d42; op2val:0x41904e80;
op3val:0x54d5ad53; valaddr_reg:x3; val_offset:4479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4479*FLEN/8, x4, x1, x2)

inst_1494:
// fs1 == 0 and fe1 == 0xa6 and fm1 == 0x504d42 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x104e80 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x55ad53 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53504d42; op2val:0x41904e80;
op3val:0x54d5ad53; valaddr_reg:x3; val_offset:4482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4482*FLEN/8, x4, x1, x2)

inst_1495:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x10158d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x18d2cd and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x301b8b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5390158d; op2val:0x4118d2cd;
op3val:0x54301b8b; valaddr_reg:x3; val_offset:4485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4485*FLEN/8, x4, x1, x2)

inst_1496:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x10158d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x18d2cd and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x301b8b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5390158d; op2val:0x4118d2cd;
op3val:0x54301b8b; valaddr_reg:x3; val_offset:4488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4488*FLEN/8, x4, x1, x2)

inst_1497:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x10158d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x18d2cd and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x301b8b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5390158d; op2val:0x4118d2cd;
op3val:0x54301b8b; valaddr_reg:x3; val_offset:4491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4491*FLEN/8, x4, x1, x2)

inst_1498:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x10158d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x18d2cd and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x301b8b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5390158d; op2val:0x4118d2cd;
op3val:0x54301b8b; valaddr_reg:x3; val_offset:4494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4494*FLEN/8, x4, x1, x2)

inst_1499:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x10158d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x18d2cd and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x301b8b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5390158d; op2val:0x4118d2cd;
op3val:0x54301b8b; valaddr_reg:x3; val_offset:4497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4497*FLEN/8, x4, x1, x2)

inst_1500:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x112478 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2c0a36 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x06292c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53912478; op2val:0x412c0a36;
op3val:0x5486292c; valaddr_reg:x3; val_offset:4500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4500*FLEN/8, x4, x1, x2)

inst_1501:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x112478 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2c0a36 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x06292c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53912478; op2val:0x412c0a36;
op3val:0x5486292c; valaddr_reg:x3; val_offset:4503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4503*FLEN/8, x4, x1, x2)

inst_1502:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x112478 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2c0a36 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x06292c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53912478; op2val:0x412c0a36;
op3val:0x5486292c; valaddr_reg:x3; val_offset:4506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4506*FLEN/8, x4, x1, x2)

inst_1503:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x112478 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2c0a36 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x06292c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53912478; op2val:0x412c0a36;
op3val:0x5486292c; valaddr_reg:x3; val_offset:4509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4509*FLEN/8, x4, x1, x2)

inst_1504:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x112478 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2c0a36 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x06292c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53912478; op2val:0x412c0a36;
op3val:0x5486292c; valaddr_reg:x3; val_offset:4512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4512*FLEN/8, x4, x1, x2)

inst_1505:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x56df92 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1459a7 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x721202 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d6df92; op2val:0x411459a7;
op3val:0x54f21202; valaddr_reg:x3; val_offset:4515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4515*FLEN/8, x4, x1, x2)

inst_1506:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x56df92 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1459a7 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x721202 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d6df92; op2val:0x411459a7;
op3val:0x54f21202; valaddr_reg:x3; val_offset:4518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4518*FLEN/8, x4, x1, x2)

inst_1507:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x56df92 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1459a7 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x721202 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d6df92; op2val:0x411459a7;
op3val:0x54f21202; valaddr_reg:x3; val_offset:4521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4521*FLEN/8, x4, x1, x2)

inst_1508:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x56df92 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1459a7 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x721202 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d6df92; op2val:0x411459a7;
op3val:0x54f21202; valaddr_reg:x3; val_offset:4524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4524*FLEN/8, x4, x1, x2)

inst_1509:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x56df92 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1459a7 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x721202 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d6df92; op2val:0x411459a7;
op3val:0x54f21202; valaddr_reg:x3; val_offset:4527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4527*FLEN/8, x4, x1, x2)

inst_1510:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x57c40c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x702cf5 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x14db60 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d7c40c; op2val:0x40f02cf5;
op3val:0x5494db60; valaddr_reg:x3; val_offset:4530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4530*FLEN/8, x4, x1, x2)

inst_1511:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x57c40c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x702cf5 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x14db60 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d7c40c; op2val:0x40f02cf5;
op3val:0x5494db60; valaddr_reg:x3; val_offset:4533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4533*FLEN/8, x4, x1, x2)

inst_1512:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x57c40c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x702cf5 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x14db60 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d7c40c; op2val:0x40f02cf5;
op3val:0x5494db60; valaddr_reg:x3; val_offset:4536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4536*FLEN/8, x4, x1, x2)

inst_1513:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x57c40c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x702cf5 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x14db60 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d7c40c; op2val:0x40f02cf5;
op3val:0x5494db60; valaddr_reg:x3; val_offset:4539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4539*FLEN/8, x4, x1, x2)

inst_1514:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x57c40c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x702cf5 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x14db60 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53d7c40c; op2val:0x40f02cf5;
op3val:0x5494db60; valaddr_reg:x3; val_offset:4542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4542*FLEN/8, x4, x1, x2)

inst_1515:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x6cefd2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x033993 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x65d00a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ecefd2; op2val:0x41033993;
op3val:0x54e5d00a; valaddr_reg:x3; val_offset:4545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4545*FLEN/8, x4, x1, x2)

inst_1516:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x6cefd2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x033993 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x65d00a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ecefd2; op2val:0x41033993;
op3val:0x54e5d00a; valaddr_reg:x3; val_offset:4548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4548*FLEN/8, x4, x1, x2)

inst_1517:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x6cefd2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x033993 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x65d00a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ecefd2; op2val:0x41033993;
op3val:0x54e5d00a; valaddr_reg:x3; val_offset:4551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4551*FLEN/8, x4, x1, x2)

inst_1518:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x6cefd2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x033993 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x65d00a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ecefd2; op2val:0x41033993;
op3val:0x54e5d00a; valaddr_reg:x3; val_offset:4554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4554*FLEN/8, x4, x1, x2)

inst_1519:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x6cefd2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x033993 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x65d00a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ecefd2; op2val:0x41033993;
op3val:0x54e5d00a; valaddr_reg:x3; val_offset:4557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4557*FLEN/8, x4, x1, x2)

inst_1520:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x7f4efa and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2273b5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x080d80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ff4efa; op2val:0x40a273b5;
op3val:0x54080d80; valaddr_reg:x3; val_offset:4560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4560*FLEN/8, x4, x1, x2)

inst_1521:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x7f4efa and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2273b5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x080d80 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ff4efa; op2val:0x40a273b5;
op3val:0x54080d80; valaddr_reg:x3; val_offset:4563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4563*FLEN/8, x4, x1, x2)

inst_1522:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x7f4efa and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2273b5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x080d80 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ff4efa; op2val:0x40a273b5;
op3val:0x54080d80; valaddr_reg:x3; val_offset:4566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4566*FLEN/8, x4, x1, x2)

inst_1523:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x7f4efa and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2273b5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x080d80 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ff4efa; op2val:0x40a273b5;
op3val:0x54080d80; valaddr_reg:x3; val_offset:4569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4569*FLEN/8, x4, x1, x2)

inst_1524:
// fs1 == 0 and fe1 == 0xa7 and fm1 == 0x7f4efa and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2273b5 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x080d80 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53ff4efa; op2val:0x40a273b5;
op3val:0x54080d80; valaddr_reg:x3; val_offset:4572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4572*FLEN/8, x4, x1, x2)

inst_1525:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x0ce126 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73d2ab and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x45b4c4 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x540ce126; op2val:0x4073d2ab;
op3val:0x52c5b4c4; valaddr_reg:x3; val_offset:4575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4575*FLEN/8, x4, x1, x2)

inst_1526:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x0ce126 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73d2ab and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x45b4c4 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x540ce126; op2val:0x4073d2ab;
op3val:0x52c5b4c4; valaddr_reg:x3; val_offset:4578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4578*FLEN/8, x4, x1, x2)

inst_1527:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x0ce126 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73d2ab and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x45b4c4 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x540ce126; op2val:0x4073d2ab;
op3val:0x52c5b4c4; valaddr_reg:x3; val_offset:4581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4581*FLEN/8, x4, x1, x2)

inst_1528:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x0ce126 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73d2ab and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x45b4c4 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x540ce126; op2val:0x4073d2ab;
op3val:0x52c5b4c4; valaddr_reg:x3; val_offset:4584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4584*FLEN/8, x4, x1, x2)

inst_1529:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x0ce126 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73d2ab and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x45b4c4 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x540ce126; op2val:0x4073d2ab;
op3val:0x52c5b4c4; valaddr_reg:x3; val_offset:4587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4587*FLEN/8, x4, x1, x2)

inst_1530:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x123d34 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x58daee and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6f82d1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54123d34; op2val:0x40d8daee;
op3val:0x54ef82d1; valaddr_reg:x3; val_offset:4590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4590*FLEN/8, x4, x1, x2)

inst_1531:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x123d34 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x58daee and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6f82d1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54123d34; op2val:0x40d8daee;
op3val:0x54ef82d1; valaddr_reg:x3; val_offset:4593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4593*FLEN/8, x4, x1, x2)

inst_1532:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x123d34 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x58daee and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6f82d1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54123d34; op2val:0x40d8daee;
op3val:0x54ef82d1; valaddr_reg:x3; val_offset:4596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4596*FLEN/8, x4, x1, x2)

inst_1533:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x123d34 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x58daee and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6f82d1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54123d34; op2val:0x40d8daee;
op3val:0x54ef82d1; valaddr_reg:x3; val_offset:4599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4599*FLEN/8, x4, x1, x2)

inst_1534:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x123d34 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x58daee and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6f82d1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54123d34; op2val:0x40d8daee;
op3val:0x54ef82d1; valaddr_reg:x3; val_offset:4602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4602*FLEN/8, x4, x1, x2)

inst_1535:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x1289e6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6a90b3 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x489c02 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x541289e6; op2val:0x406a90b3;
op3val:0x52c89c02; valaddr_reg:x3; val_offset:4605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4605*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_13)

inst_1536:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x1289e6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6a90b3 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x489c02 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x541289e6; op2val:0x406a90b3;
op3val:0x52c89c02; valaddr_reg:x3; val_offset:4608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4608*FLEN/8, x4, x1, x2)

inst_1537:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x1289e6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6a90b3 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x489c02 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x541289e6; op2val:0x406a90b3;
op3val:0x52c89c02; valaddr_reg:x3; val_offset:4611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4611*FLEN/8, x4, x1, x2)

inst_1538:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x1289e6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6a90b3 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x489c02 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x541289e6; op2val:0x406a90b3;
op3val:0x52c89c02; valaddr_reg:x3; val_offset:4614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4614*FLEN/8, x4, x1, x2)

inst_1539:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x1289e6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6a90b3 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x489c02 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x541289e6; op2val:0x406a90b3;
op3val:0x52c89c02; valaddr_reg:x3; val_offset:4617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4617*FLEN/8, x4, x1, x2)

inst_1540:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x21d4fb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3a4e76 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x571962 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5421d4fb; op2val:0x40ba4e76;
op3val:0x54d71962; valaddr_reg:x3; val_offset:4620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4620*FLEN/8, x4, x1, x2)

inst_1541:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x21d4fb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3a4e76 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x571962 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5421d4fb; op2val:0x40ba4e76;
op3val:0x54d71962; valaddr_reg:x3; val_offset:4623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4623*FLEN/8, x4, x1, x2)

inst_1542:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x21d4fb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3a4e76 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x571962 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5421d4fb; op2val:0x40ba4e76;
op3val:0x54d71962; valaddr_reg:x3; val_offset:4626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4626*FLEN/8, x4, x1, x2)

inst_1543:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x21d4fb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3a4e76 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x571962 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5421d4fb; op2val:0x40ba4e76;
op3val:0x54d71962; valaddr_reg:x3; val_offset:4629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4629*FLEN/8, x4, x1, x2)

inst_1544:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x21d4fb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3a4e76 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x571962 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5421d4fb; op2val:0x40ba4e76;
op3val:0x54d71962; valaddr_reg:x3; val_offset:4632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4632*FLEN/8, x4, x1, x2)

inst_1545:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x38aee4 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7d6076 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x5b29bb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5438aee4; op2val:0x407d6076;
op3val:0x545b29bb; valaddr_reg:x3; val_offset:4635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4635*FLEN/8, x4, x1, x2)

inst_1546:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x38aee4 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7d6076 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x5b29bb and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5438aee4; op2val:0x407d6076;
op3val:0x545b29bb; valaddr_reg:x3; val_offset:4638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4638*FLEN/8, x4, x1, x2)

inst_1547:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x38aee4 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7d6076 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x5b29bb and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5438aee4; op2val:0x407d6076;
op3val:0x545b29bb; valaddr_reg:x3; val_offset:4641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4641*FLEN/8, x4, x1, x2)

inst_1548:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x38aee4 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7d6076 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x5b29bb and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5438aee4; op2val:0x407d6076;
op3val:0x545b29bb; valaddr_reg:x3; val_offset:4644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4644*FLEN/8, x4, x1, x2)

inst_1549:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x38aee4 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7d6076 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x5b29bb and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5438aee4; op2val:0x407d6076;
op3val:0x545b29bb; valaddr_reg:x3; val_offset:4647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4647*FLEN/8, x4, x1, x2)

inst_1550:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3e93e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6f7ee4 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x492a1c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543e93e2; op2val:0x406f7ee4;
op3val:0x54492a1c; valaddr_reg:x3; val_offset:4650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4650*FLEN/8, x4, x1, x2)

inst_1551:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3e93e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6f7ee4 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x492a1c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543e93e2; op2val:0x406f7ee4;
op3val:0x54492a1c; valaddr_reg:x3; val_offset:4653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4653*FLEN/8, x4, x1, x2)

inst_1552:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3e93e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6f7ee4 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x492a1c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543e93e2; op2val:0x406f7ee4;
op3val:0x54492a1c; valaddr_reg:x3; val_offset:4656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4656*FLEN/8, x4, x1, x2)

inst_1553:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3e93e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6f7ee4 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x492a1c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543e93e2; op2val:0x406f7ee4;
op3val:0x54492a1c; valaddr_reg:x3; val_offset:4659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4659*FLEN/8, x4, x1, x2)

inst_1554:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3e93e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6f7ee4 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x492a1c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543e93e2; op2val:0x406f7ee4;
op3val:0x54492a1c; valaddr_reg:x3; val_offset:4662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4662*FLEN/8, x4, x1, x2)

inst_1555:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3f27a3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x27aa05 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x74c73f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543f27a3; op2val:0x40a7aa05;
op3val:0x54f4c73f; valaddr_reg:x3; val_offset:4665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4665*FLEN/8, x4, x1, x2)

inst_1556:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3f27a3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x27aa05 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x74c73f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543f27a3; op2val:0x40a7aa05;
op3val:0x54f4c73f; valaddr_reg:x3; val_offset:4668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4668*FLEN/8, x4, x1, x2)

inst_1557:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3f27a3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x27aa05 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x74c73f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543f27a3; op2val:0x40a7aa05;
op3val:0x54f4c73f; valaddr_reg:x3; val_offset:4671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4671*FLEN/8, x4, x1, x2)

inst_1558:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3f27a3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x27aa05 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x74c73f and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543f27a3; op2val:0x40a7aa05;
op3val:0x54f4c73f; valaddr_reg:x3; val_offset:4674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4674*FLEN/8, x4, x1, x2)

inst_1559:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x3f27a3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x27aa05 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x74c73f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x543f27a3; op2val:0x40a7aa05;
op3val:0x54f4c73f; valaddr_reg:x3; val_offset:4677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4677*FLEN/8, x4, x1, x2)

inst_1560:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x661e70 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x34a6d3 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x098d71 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54661e70; op2val:0x4034a6d3;
op3val:0x54098d71; valaddr_reg:x3; val_offset:4680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4680*FLEN/8, x4, x1, x2)

inst_1561:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x661e70 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x34a6d3 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x098d71 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54661e70; op2val:0x4034a6d3;
op3val:0x54098d71; valaddr_reg:x3; val_offset:4683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4683*FLEN/8, x4, x1, x2)

inst_1562:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x661e70 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x34a6d3 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x098d71 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54661e70; op2val:0x4034a6d3;
op3val:0x54098d71; valaddr_reg:x3; val_offset:4686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4686*FLEN/8, x4, x1, x2)

inst_1563:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x661e70 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x34a6d3 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x098d71 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54661e70; op2val:0x4034a6d3;
op3val:0x54098d71; valaddr_reg:x3; val_offset:4689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4689*FLEN/8, x4, x1, x2)

inst_1564:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x661e70 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x34a6d3 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x098d71 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54661e70; op2val:0x4034a6d3;
op3val:0x54098d71; valaddr_reg:x3; val_offset:4692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4692*FLEN/8, x4, x1, x2)

inst_1565:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x66ca0e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38daa2 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1a9953 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5466ca0e; op2val:0x4038daa2;
op3val:0x541a9953; valaddr_reg:x3; val_offset:4695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4695*FLEN/8, x4, x1, x2)

inst_1566:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x66ca0e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38daa2 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1a9953 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5466ca0e; op2val:0x4038daa2;
op3val:0x541a9953; valaddr_reg:x3; val_offset:4698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4698*FLEN/8, x4, x1, x2)

inst_1567:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x66ca0e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38daa2 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1a9953 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5466ca0e; op2val:0x4038daa2;
op3val:0x541a9953; valaddr_reg:x3; val_offset:4701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4701*FLEN/8, x4, x1, x2)

inst_1568:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x66ca0e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38daa2 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1a9953 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5466ca0e; op2val:0x4038daa2;
op3val:0x541a9953; valaddr_reg:x3; val_offset:4704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4704*FLEN/8, x4, x1, x2)

inst_1569:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x66ca0e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38daa2 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1a9953 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5466ca0e; op2val:0x4038daa2;
op3val:0x541a9953; valaddr_reg:x3; val_offset:4707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4707*FLEN/8, x4, x1, x2)

inst_1570:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x6ec401 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19809d and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x72b1a1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x546ec401; op2val:0x4019809d;
op3val:0x5372b1a1; valaddr_reg:x3; val_offset:4710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4710*FLEN/8, x4, x1, x2)

inst_1571:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x6ec401 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19809d and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x72b1a1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x546ec401; op2val:0x4019809d;
op3val:0x5372b1a1; valaddr_reg:x3; val_offset:4713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4713*FLEN/8, x4, x1, x2)

inst_1572:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x6ec401 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19809d and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x72b1a1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x546ec401; op2val:0x4019809d;
op3val:0x5372b1a1; valaddr_reg:x3; val_offset:4716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4716*FLEN/8, x4, x1, x2)

inst_1573:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x6ec401 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19809d and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x72b1a1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x546ec401; op2val:0x4019809d;
op3val:0x5372b1a1; valaddr_reg:x3; val_offset:4719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4719*FLEN/8, x4, x1, x2)

inst_1574:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x6ec401 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19809d and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x72b1a1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x546ec401; op2val:0x4019809d;
op3val:0x5372b1a1; valaddr_reg:x3; val_offset:4722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4722*FLEN/8, x4, x1, x2)

inst_1575:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x78e76d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x06eb27 and fs3 == 0 and fe3 == 0xa4 and fm3 == 0x4b7184 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5478e76d; op2val:0x4006eb27;
op3val:0x524b7184; valaddr_reg:x3; val_offset:4725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4725*FLEN/8, x4, x1, x2)

inst_1576:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x78e76d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x06eb27 and fs3 == 0 and fe3 == 0xa4 and fm3 == 0x4b7184 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5478e76d; op2val:0x4006eb27;
op3val:0x524b7184; valaddr_reg:x3; val_offset:4728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4728*FLEN/8, x4, x1, x2)

inst_1577:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x78e76d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x06eb27 and fs3 == 0 and fe3 == 0xa4 and fm3 == 0x4b7184 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5478e76d; op2val:0x4006eb27;
op3val:0x524b7184; valaddr_reg:x3; val_offset:4731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4731*FLEN/8, x4, x1, x2)

inst_1578:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x78e76d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x06eb27 and fs3 == 0 and fe3 == 0xa4 and fm3 == 0x4b7184 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5478e76d; op2val:0x4006eb27;
op3val:0x524b7184; valaddr_reg:x3; val_offset:4734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4734*FLEN/8, x4, x1, x2)

inst_1579:
// fs1 == 0 and fe1 == 0xa8 and fm1 == 0x78e76d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x06eb27 and fs3 == 0 and fe3 == 0xa4 and fm3 == 0x4b7184 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5478e76d; op2val:0x4006eb27;
op3val:0x524b7184; valaddr_reg:x3; val_offset:4737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4737*FLEN/8, x4, x1, x2)

inst_1580:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x02ce78 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150871 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4267ca and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5482ce78; op2val:0x40150871;
op3val:0x53c267ca; valaddr_reg:x3; val_offset:4740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4740*FLEN/8, x4, x1, x2)

inst_1581:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x02ce78 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150871 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4267ca and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5482ce78; op2val:0x40150871;
op3val:0x53c267ca; valaddr_reg:x3; val_offset:4743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4743*FLEN/8, x4, x1, x2)

inst_1582:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x02ce78 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150871 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4267ca and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5482ce78; op2val:0x40150871;
op3val:0x53c267ca; valaddr_reg:x3; val_offset:4746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4746*FLEN/8, x4, x1, x2)

inst_1583:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x02ce78 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150871 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4267ca and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5482ce78; op2val:0x40150871;
op3val:0x53c267ca; valaddr_reg:x3; val_offset:4749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4749*FLEN/8, x4, x1, x2)

inst_1584:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x02ce78 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150871 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4267ca and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5482ce78; op2val:0x40150871;
op3val:0x53c267ca; valaddr_reg:x3; val_offset:4752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4752*FLEN/8, x4, x1, x2)

inst_1585:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x043baf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3579a7 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6de84a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54843baf; op2val:0x403579a7;
op3val:0x546de84a; valaddr_reg:x3; val_offset:4755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4755*FLEN/8, x4, x1, x2)

inst_1586:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x043baf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3579a7 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6de84a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54843baf; op2val:0x403579a7;
op3val:0x546de84a; valaddr_reg:x3; val_offset:4758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4758*FLEN/8, x4, x1, x2)

inst_1587:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x043baf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3579a7 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6de84a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54843baf; op2val:0x403579a7;
op3val:0x546de84a; valaddr_reg:x3; val_offset:4761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4761*FLEN/8, x4, x1, x2)

inst_1588:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x043baf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3579a7 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6de84a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54843baf; op2val:0x403579a7;
op3val:0x546de84a; valaddr_reg:x3; val_offset:4764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4764*FLEN/8, x4, x1, x2)

inst_1589:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x043baf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3579a7 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x6de84a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54843baf; op2val:0x403579a7;
op3val:0x546de84a; valaddr_reg:x3; val_offset:4767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4767*FLEN/8, x4, x1, x2)

inst_1590:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x218263 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x421a83 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x69d626 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54a18263; op2val:0x40421a83;
op3val:0x54e9d626; valaddr_reg:x3; val_offset:4770*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4770*FLEN/8, x4, x1, x2)

inst_1591:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x218263 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x421a83 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x69d626 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54a18263; op2val:0x40421a83;
op3val:0x54e9d626; valaddr_reg:x3; val_offset:4773*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4773*FLEN/8, x4, x1, x2)

inst_1592:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x218263 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x421a83 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x69d626 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54a18263; op2val:0x40421a83;
op3val:0x54e9d626; valaddr_reg:x3; val_offset:4776*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4776*FLEN/8, x4, x1, x2)

inst_1593:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x218263 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x421a83 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x69d626 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54a18263; op2val:0x40421a83;
op3val:0x54e9d626; valaddr_reg:x3; val_offset:4779*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4779*FLEN/8, x4, x1, x2)

inst_1594:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x218263 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x421a83 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x69d626 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54a18263; op2val:0x40421a83;
op3val:0x54e9d626; valaddr_reg:x3; val_offset:4782*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4782*FLEN/8, x4, x1, x2)

inst_1595:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2c084b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2128fd and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x31330c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ac084b; op2val:0x402128fd;
op3val:0x54b1330c; valaddr_reg:x3; val_offset:4785*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4785*FLEN/8, x4, x1, x2)

inst_1596:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2c084b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2128fd and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x31330c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ac084b; op2val:0x402128fd;
op3val:0x54b1330c; valaddr_reg:x3; val_offset:4788*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4788*FLEN/8, x4, x1, x2)

inst_1597:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2c084b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2128fd and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x31330c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ac084b; op2val:0x402128fd;
op3val:0x54b1330c; valaddr_reg:x3; val_offset:4791*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4791*FLEN/8, x4, x1, x2)

inst_1598:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2c084b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2128fd and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x31330c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ac084b; op2val:0x402128fd;
op3val:0x54b1330c; valaddr_reg:x3; val_offset:4794*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4794*FLEN/8, x4, x1, x2)

inst_1599:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2c084b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2128fd and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x31330c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ac084b; op2val:0x402128fd;
op3val:0x54b1330c; valaddr_reg:x3; val_offset:4797*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4797*FLEN/8, x4, x1, x2)

inst_1600:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2cfb2d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x74873d and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x14eb24 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54acfb2d; op2val:0x3ff4873d;
op3val:0x5414eb24; valaddr_reg:x3; val_offset:4800*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4800*FLEN/8, x4, x1, x2)

inst_1601:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2cfb2d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x74873d and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x14eb24 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54acfb2d; op2val:0x3ff4873d;
op3val:0x5414eb24; valaddr_reg:x3; val_offset:4803*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4803*FLEN/8, x4, x1, x2)

inst_1602:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2cfb2d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x74873d and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x14eb24 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54acfb2d; op2val:0x3ff4873d;
op3val:0x5414eb24; valaddr_reg:x3; val_offset:4806*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4806*FLEN/8, x4, x1, x2)

inst_1603:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2cfb2d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x74873d and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x14eb24 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54acfb2d; op2val:0x3ff4873d;
op3val:0x5414eb24; valaddr_reg:x3; val_offset:4809*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4809*FLEN/8, x4, x1, x2)

inst_1604:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x2cfb2d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x74873d and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x14eb24 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54acfb2d; op2val:0x3ff4873d;
op3val:0x5414eb24; valaddr_reg:x3; val_offset:4812*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4812*FLEN/8, x4, x1, x2)

inst_1605:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3835e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3aaf30 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x4aa762 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54b835e9; op2val:0x3fbaaf30;
op3val:0x52caa762; valaddr_reg:x3; val_offset:4815*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4815*FLEN/8, x4, x1, x2)

inst_1606:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3835e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3aaf30 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x4aa762 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54b835e9; op2val:0x3fbaaf30;
op3val:0x52caa762; valaddr_reg:x3; val_offset:4818*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4818*FLEN/8, x4, x1, x2)

inst_1607:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3835e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3aaf30 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x4aa762 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54b835e9; op2val:0x3fbaaf30;
op3val:0x52caa762; valaddr_reg:x3; val_offset:4821*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4821*FLEN/8, x4, x1, x2)

inst_1608:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3835e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3aaf30 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x4aa762 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54b835e9; op2val:0x3fbaaf30;
op3val:0x52caa762; valaddr_reg:x3; val_offset:4824*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4824*FLEN/8, x4, x1, x2)

inst_1609:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3835e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3aaf30 and fs3 == 0 and fe3 == 0xa5 and fm3 == 0x4aa762 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54b835e9; op2val:0x3fbaaf30;
op3val:0x52caa762; valaddr_reg:x3; val_offset:4827*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4827*FLEN/8, x4, x1, x2)

inst_1610:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3b7b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d948c and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x66d72e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54bb7b74; op2val:0x3ffd948c;
op3val:0x5466d72e; valaddr_reg:x3; val_offset:4830*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4830*FLEN/8, x4, x1, x2)

inst_1611:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3b7b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d948c and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x66d72e and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54bb7b74; op2val:0x3ffd948c;
op3val:0x5466d72e; valaddr_reg:x3; val_offset:4833*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4833*FLEN/8, x4, x1, x2)

inst_1612:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3b7b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d948c and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x66d72e and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54bb7b74; op2val:0x3ffd948c;
op3val:0x5466d72e; valaddr_reg:x3; val_offset:4836*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4836*FLEN/8, x4, x1, x2)

inst_1613:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3b7b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d948c and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x66d72e and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54bb7b74; op2val:0x3ffd948c;
op3val:0x5466d72e; valaddr_reg:x3; val_offset:4839*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4839*FLEN/8, x4, x1, x2)

inst_1614:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x3b7b74 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d948c and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x66d72e and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54bb7b74; op2val:0x3ffd948c;
op3val:0x5466d72e; valaddr_reg:x3; val_offset:4842*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4842*FLEN/8, x4, x1, x2)

inst_1615:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x40aeda and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0bd51a and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x24fd58 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54c0aeda; op2val:0x400bd51a;
op3val:0x54a4fd58; valaddr_reg:x3; val_offset:4845*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4845*FLEN/8, x4, x1, x2)

inst_1616:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x40aeda and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0bd51a and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x24fd58 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54c0aeda; op2val:0x400bd51a;
op3val:0x54a4fd58; valaddr_reg:x3; val_offset:4848*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4848*FLEN/8, x4, x1, x2)

inst_1617:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x40aeda and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0bd51a and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x24fd58 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54c0aeda; op2val:0x400bd51a;
op3val:0x54a4fd58; valaddr_reg:x3; val_offset:4851*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4851*FLEN/8, x4, x1, x2)

inst_1618:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x40aeda and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0bd51a and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x24fd58 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54c0aeda; op2val:0x400bd51a;
op3val:0x54a4fd58; valaddr_reg:x3; val_offset:4854*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4854*FLEN/8, x4, x1, x2)

inst_1619:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x40aeda and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0bd51a and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x24fd58 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54c0aeda; op2val:0x400bd51a;
op3val:0x54a4fd58; valaddr_reg:x3; val_offset:4857*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4857*FLEN/8, x4, x1, x2)

inst_1620:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51e4d1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19a0ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x77d5f1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1e4d1; op2val:0x4019a0ab;
op3val:0x54f7d5f1; valaddr_reg:x3; val_offset:4860*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4860*FLEN/8, x4, x1, x2)

inst_1621:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51e4d1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19a0ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x77d5f1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1e4d1; op2val:0x4019a0ab;
op3val:0x54f7d5f1; valaddr_reg:x3; val_offset:4863*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4863*FLEN/8, x4, x1, x2)

inst_1622:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51e4d1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19a0ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x77d5f1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1e4d1; op2val:0x4019a0ab;
op3val:0x54f7d5f1; valaddr_reg:x3; val_offset:4866*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4866*FLEN/8, x4, x1, x2)

inst_1623:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51e4d1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19a0ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x77d5f1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1e4d1; op2val:0x4019a0ab;
op3val:0x54f7d5f1; valaddr_reg:x3; val_offset:4869*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4869*FLEN/8, x4, x1, x2)

inst_1624:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51e4d1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x19a0ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x77d5f1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1e4d1; op2val:0x4019a0ab;
op3val:0x54f7d5f1; valaddr_reg:x3; val_offset:4872*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4872*FLEN/8, x4, x1, x2)

inst_1625:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51f9be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6b72f1 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x023d11 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1f9be; op2val:0x3feb72f1;
op3val:0x54823d11; valaddr_reg:x3; val_offset:4875*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4875*FLEN/8, x4, x1, x2)

inst_1626:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51f9be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6b72f1 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x023d11 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1f9be; op2val:0x3feb72f1;
op3val:0x54823d11; valaddr_reg:x3; val_offset:4878*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4878*FLEN/8, x4, x1, x2)

inst_1627:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51f9be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6b72f1 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x023d11 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1f9be; op2val:0x3feb72f1;
op3val:0x54823d11; valaddr_reg:x3; val_offset:4881*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4881*FLEN/8, x4, x1, x2)

inst_1628:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51f9be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6b72f1 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x023d11 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1f9be; op2val:0x3feb72f1;
op3val:0x54823d11; valaddr_reg:x3; val_offset:4884*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4884*FLEN/8, x4, x1, x2)

inst_1629:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x51f9be and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6b72f1 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x023d11 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d1f9be; op2val:0x3feb72f1;
op3val:0x54823d11; valaddr_reg:x3; val_offset:4887*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4887*FLEN/8, x4, x1, x2)

inst_1630:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x56cff7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ada94 and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x75d83d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d6cff7; op2val:0x3faada94;
op3val:0x5375d83d; valaddr_reg:x3; val_offset:4890*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4890*FLEN/8, x4, x1, x2)

inst_1631:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x56cff7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ada94 and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x75d83d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d6cff7; op2val:0x3faada94;
op3val:0x5375d83d; valaddr_reg:x3; val_offset:4893*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4893*FLEN/8, x4, x1, x2)

inst_1632:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x56cff7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ada94 and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x75d83d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d6cff7; op2val:0x3faada94;
op3val:0x5375d83d; valaddr_reg:x3; val_offset:4896*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4896*FLEN/8, x4, x1, x2)

inst_1633:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x56cff7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ada94 and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x75d83d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d6cff7; op2val:0x3faada94;
op3val:0x5375d83d; valaddr_reg:x3; val_offset:4899*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4899*FLEN/8, x4, x1, x2)

inst_1634:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x56cff7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ada94 and fs3 == 0 and fe3 == 0xa6 and fm3 == 0x75d83d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54d6cff7; op2val:0x3faada94;
op3val:0x5375d83d; valaddr_reg:x3; val_offset:4902*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4902*FLEN/8, x4, x1, x2)

inst_1635:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x625f4b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0324ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x4fdcc2 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e25f4b; op2val:0x400324ab;
op3val:0x54cfdcc2; valaddr_reg:x3; val_offset:4905*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4905*FLEN/8, x4, x1, x2)

inst_1636:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x625f4b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0324ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x4fdcc2 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e25f4b; op2val:0x400324ab;
op3val:0x54cfdcc2; valaddr_reg:x3; val_offset:4908*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4908*FLEN/8, x4, x1, x2)

inst_1637:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x625f4b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0324ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x4fdcc2 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e25f4b; op2val:0x400324ab;
op3val:0x54cfdcc2; valaddr_reg:x3; val_offset:4911*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4911*FLEN/8, x4, x1, x2)

inst_1638:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x625f4b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0324ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x4fdcc2 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e25f4b; op2val:0x400324ab;
op3val:0x54cfdcc2; valaddr_reg:x3; val_offset:4914*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4914*FLEN/8, x4, x1, x2)

inst_1639:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x625f4b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0324ab and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x4fdcc2 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e25f4b; op2val:0x400324ab;
op3val:0x54cfdcc2; valaddr_reg:x3; val_offset:4917*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4917*FLEN/8, x4, x1, x2)

inst_1640:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x630966 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x75d750 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x340de5 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e30966; op2val:0x3ff5d750;
op3val:0x54b40de5; valaddr_reg:x3; val_offset:4920*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4920*FLEN/8, x4, x1, x2)

inst_1641:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x630966 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x75d750 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x340de5 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e30966; op2val:0x3ff5d750;
op3val:0x54b40de5; valaddr_reg:x3; val_offset:4923*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4923*FLEN/8, x4, x1, x2)

inst_1642:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x630966 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x75d750 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x340de5 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e30966; op2val:0x3ff5d750;
op3val:0x54b40de5; valaddr_reg:x3; val_offset:4926*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4926*FLEN/8, x4, x1, x2)

inst_1643:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x630966 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x75d750 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x340de5 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e30966; op2val:0x3ff5d750;
op3val:0x54b40de5; valaddr_reg:x3; val_offset:4929*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4929*FLEN/8, x4, x1, x2)

inst_1644:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x630966 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x75d750 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x340de5 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e30966; op2val:0x3ff5d750;
op3val:0x54b40de5; valaddr_reg:x3; val_offset:4932*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4932*FLEN/8, x4, x1, x2)

inst_1645:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x64c718 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2bc4fb and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4c0833 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e4c718; op2val:0x3fabc4fb;
op3val:0x53cc0833; valaddr_reg:x3; val_offset:4935*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4935*FLEN/8, x4, x1, x2)

inst_1646:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x64c718 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2bc4fb and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4c0833 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e4c718; op2val:0x3fabc4fb;
op3val:0x53cc0833; valaddr_reg:x3; val_offset:4938*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4938*FLEN/8, x4, x1, x2)

inst_1647:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x64c718 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2bc4fb and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4c0833 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e4c718; op2val:0x3fabc4fb;
op3val:0x53cc0833; valaddr_reg:x3; val_offset:4941*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4941*FLEN/8, x4, x1, x2)

inst_1648:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x64c718 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2bc4fb and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4c0833 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e4c718; op2val:0x3fabc4fb;
op3val:0x53cc0833; valaddr_reg:x3; val_offset:4944*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4944*FLEN/8, x4, x1, x2)

inst_1649:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x64c718 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2bc4fb and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x4c0833 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e4c718; op2val:0x3fabc4fb;
op3val:0x53cc0833; valaddr_reg:x3; val_offset:4947*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4947*FLEN/8, x4, x1, x2)

inst_1650:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x66cd11 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x371fc8 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1464fc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e6cd11; op2val:0x3fb71fc8;
op3val:0x541464fc; valaddr_reg:x3; val_offset:4950*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4950*FLEN/8, x4, x1, x2)

inst_1651:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x66cd11 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x371fc8 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1464fc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e6cd11; op2val:0x3fb71fc8;
op3val:0x541464fc; valaddr_reg:x3; val_offset:4953*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4953*FLEN/8, x4, x1, x2)

inst_1652:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x66cd11 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x371fc8 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1464fc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e6cd11; op2val:0x3fb71fc8;
op3val:0x541464fc; valaddr_reg:x3; val_offset:4956*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4956*FLEN/8, x4, x1, x2)

inst_1653:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x66cd11 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x371fc8 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1464fc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e6cd11; op2val:0x3fb71fc8;
op3val:0x541464fc; valaddr_reg:x3; val_offset:4959*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4959*FLEN/8, x4, x1, x2)

inst_1654:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x66cd11 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x371fc8 and fs3 == 0 and fe3 == 0xa8 and fm3 == 0x1464fc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54e6cd11; op2val:0x3fb71fc8;
op3val:0x541464fc; valaddr_reg:x3; val_offset:4962*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4962*FLEN/8, x4, x1, x2)

inst_1655:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x6d287a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6cafff and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x3688b6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ed287a; op2val:0x3fecafff;
op3val:0x54b688b6; valaddr_reg:x3; val_offset:4965*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4965*FLEN/8, x4, x1, x2)

inst_1656:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x6d287a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6cafff and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x3688b6 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ed287a; op2val:0x3fecafff;
op3val:0x54b688b6; valaddr_reg:x3; val_offset:4968*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4968*FLEN/8, x4, x1, x2)

inst_1657:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x6d287a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6cafff and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x3688b6 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ed287a; op2val:0x3fecafff;
op3val:0x54b688b6; valaddr_reg:x3; val_offset:4971*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4971*FLEN/8, x4, x1, x2)

inst_1658:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x6d287a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6cafff and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x3688b6 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ed287a; op2val:0x3fecafff;
op3val:0x54b688b6; valaddr_reg:x3; val_offset:4974*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4974*FLEN/8, x4, x1, x2)

inst_1659:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x6d287a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6cafff and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x3688b6 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ed287a; op2val:0x3fecafff;
op3val:0x54b688b6; valaddr_reg:x3; val_offset:4977*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4977*FLEN/8, x4, x1, x2)

inst_1660:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x70d1ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x52cd49 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x0c9a37 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f0d1ac; op2val:0x3fd2cd49;
op3val:0x548c9a37; valaddr_reg:x3; val_offset:4980*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4980*FLEN/8, x4, x1, x2)

inst_1661:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x70d1ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x52cd49 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x0c9a37 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f0d1ac; op2val:0x3fd2cd49;
op3val:0x548c9a37; valaddr_reg:x3; val_offset:4983*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4983*FLEN/8, x4, x1, x2)

inst_1662:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x70d1ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x52cd49 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x0c9a37 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f0d1ac; op2val:0x3fd2cd49;
op3val:0x548c9a37; valaddr_reg:x3; val_offset:4986*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 4986*FLEN/8, x4, x1, x2)

inst_1663:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x70d1ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x52cd49 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x0c9a37 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f0d1ac; op2val:0x3fd2cd49;
op3val:0x548c9a37; valaddr_reg:x3; val_offset:4989*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 4989*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_14)

inst_1664:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x70d1ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x52cd49 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x0c9a37 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f0d1ac; op2val:0x3fd2cd49;
op3val:0x548c9a37; valaddr_reg:x3; val_offset:4992*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 4992*FLEN/8, x4, x1, x2)

inst_1665:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x73e6cb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x182a29 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x07c9a0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f3e6cb; op2val:0x3f982a29;
op3val:0x5387c9a0; valaddr_reg:x3; val_offset:4995*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4995*FLEN/8, x4, x1, x2)

inst_1666:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x73e6cb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x182a29 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x07c9a0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f3e6cb; op2val:0x3f982a29;
op3val:0x5387c9a0; valaddr_reg:x3; val_offset:4998*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 4998*FLEN/8, x4, x1, x2)

inst_1667:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x73e6cb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x182a29 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x07c9a0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f3e6cb; op2val:0x3f982a29;
op3val:0x5387c9a0; valaddr_reg:x3; val_offset:5001*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 5001*FLEN/8, x4, x1, x2)

inst_1668:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x73e6cb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x182a29 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x07c9a0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f3e6cb; op2val:0x3f982a29;
op3val:0x5387c9a0; valaddr_reg:x3; val_offset:5004*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 5004*FLEN/8, x4, x1, x2)

inst_1669:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x73e6cb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x182a29 and fs3 == 0 and fe3 == 0xa7 and fm3 == 0x07c9a0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54f3e6cb; op2val:0x3f982a29;
op3val:0x5387c9a0; valaddr_reg:x3; val_offset:5007*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 5007*FLEN/8, x4, x1, x2)

inst_1670:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7a6673 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d6214 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6fae5d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54fa6673; op2val:0x3ffd6214;
op3val:0x54efae5d; valaddr_reg:x3; val_offset:5010*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 5010*FLEN/8, x4, x1, x2)

inst_1671:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7a6673 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d6214 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6fae5d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54fa6673; op2val:0x3ffd6214;
op3val:0x54efae5d; valaddr_reg:x3; val_offset:5013*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 5013*FLEN/8, x4, x1, x2)

inst_1672:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7a6673 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d6214 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6fae5d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54fa6673; op2val:0x3ffd6214;
op3val:0x54efae5d; valaddr_reg:x3; val_offset:5016*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 5016*FLEN/8, x4, x1, x2)

inst_1673:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7a6673 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d6214 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6fae5d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54fa6673; op2val:0x3ffd6214;
op3val:0x54efae5d; valaddr_reg:x3; val_offset:5019*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 5019*FLEN/8, x4, x1, x2)

inst_1674:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7a6673 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7d6214 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x6fae5d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54fa6673; op2val:0x3ffd6214;
op3val:0x54efae5d; valaddr_reg:x3; val_offset:5022*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 5022*FLEN/8, x4, x1, x2)

inst_1675:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7fb0de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ba918 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x16d448 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ffb0de; op2val:0x3fcba918;
op3val:0x5496d448; valaddr_reg:x3; val_offset:5025*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 5025*FLEN/8, x4, x1, x2)

inst_1676:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7fb0de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ba918 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x16d448 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ffb0de; op2val:0x3fcba918;
op3val:0x5496d448; valaddr_reg:x3; val_offset:5028*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 5028*FLEN/8, x4, x1, x2)

inst_1677:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7fb0de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ba918 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x16d448 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ffb0de; op2val:0x3fcba918;
op3val:0x5496d448; valaddr_reg:x3; val_offset:5031*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 5031*FLEN/8, x4, x1, x2)

inst_1678:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7fb0de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ba918 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x16d448 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ffb0de; op2val:0x3fcba918;
op3val:0x5496d448; valaddr_reg:x3; val_offset:5034*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 5034*FLEN/8, x4, x1, x2)

inst_1679:
// fs1 == 0 and fe1 == 0xa9 and fm1 == 0x7fb0de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ba918 and fs3 == 0 and fe3 == 0xa9 and fm3 == 0x16d448 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54ffb0de; op2val:0x3fcba918;
op3val:0x5496d448; valaddr_reg:x3; val_offset:5037*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 5037*FLEN/8, x4, x1, x2)

inst_1680:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3e2b939f; valaddr_reg:x3; val_offset:5040*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 5040*FLEN/8, x4, x1, x2)

inst_1681:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3e2b939f; valaddr_reg:x3; val_offset:5043*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 5043*FLEN/8, x4, x1, x2)

inst_1682:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3e2b939f; valaddr_reg:x3; val_offset:5046*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 5046*FLEN/8, x4, x1, x2)

inst_1683:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x25f232 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0457d2 and fs3 == 0 and fe3 == 0x7c and fm3 == 0x2b939f and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c25f232; op2val:0x418457d2;
op3val:0x3e2b939f; valaddr_reg:x3; val_offset:5049*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 5049*FLEN/8, x4, x1, x2)

inst_1684:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x3f59bcc8; valaddr_reg:x3; val_offset:5052*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 5052*FLEN/8, x4, x1, x2)

inst_1685:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x3f59bcc8; valaddr_reg:x3; val_offset:5055*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 5055*FLEN/8, x4, x1, x2)

inst_1686:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x3f59bcc8; valaddr_reg:x3; val_offset:5058*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 64, 0, x3, 5058*FLEN/8, x4, x1, x2)

inst_1687:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x3f59bcc8; valaddr_reg:x3; val_offset:5061*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 96, 0, x3, 5061*FLEN/8, x4, x1, x2)

inst_1688:
// fs1 == 0 and fe1 == 0x78 and fm1 == 0x7a32dc and fs2 == 0 and fe2 == 0x84 and fm2 == 0x5ec93d and fs3 == 0 and fe3 == 0x7e and fm3 == 0x59bcc8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c7a32dc; op2val:0x425ec93d;
op3val:0x3f59bcc8; valaddr_reg:x3; val_offset:5064*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 128, 0, x3, 5064*FLEN/8, x4, x1, x2)

inst_1689:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x21556e and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0b38ee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f7a87 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ca1556e; op2val:0x418b38ee;
op3val:0x3eaf7a87; valaddr_reg:x3; val_offset:5067*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 5067*FLEN/8, x4, x1, x2)

inst_1690:
// fs1 == 0 and fe1 == 0x79 and fm1 == 0x21556e and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0b38ee and fs3 == 0 and fe3 == 0x7d and fm3 == 0x2f7a87 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3ca1556e; op2val:0x418b38ee;
op3val:0x3eaf7a87; valaddr_reg:x3; val_offset:5070*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 32, 0, x3, 5070*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1043043231,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1043043231,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1062845640,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1062845640,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1051687559,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1051687559,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1099643118,32,FLEN)
NAN_BOXED(1051687559,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1099643118,32,FLEN)
NAN_BOXED(1051687559,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1099643118,32,FLEN)
NAN_BOXED(1051687559,32,FLEN)
NAN_BOXED(1017276507,32,FLEN)
NAN_BOXED(1110569286,32,FLEN)
NAN_BOXED(1063372400,32,FLEN)
NAN_BOXED(1017276507,32,FLEN)
NAN_BOXED(1110569286,32,FLEN)
NAN_BOXED(1063372400,32,FLEN)
NAN_BOXED(1017276507,32,FLEN)
NAN_BOXED(1110569286,32,FLEN)
NAN_BOXED(1063372400,32,FLEN)
NAN_BOXED(1017276507,32,FLEN)
NAN_BOXED(1110569286,32,FLEN)
NAN_BOXED(1063372400,32,FLEN)
NAN_BOXED(1017276507,32,FLEN)
NAN_BOXED(1110569286,32,FLEN)
NAN_BOXED(1063372400,32,FLEN)
NAN_BOXED(1019358853,32,FLEN)
NAN_BOXED(1106882834,32,FLEN)
NAN_BOXED(1060988303,32,FLEN)
NAN_BOXED(1019358853,32,FLEN)
NAN_BOXED(1106882834,32,FLEN)
NAN_BOXED(1060988303,32,FLEN)
NAN_BOXED(1019358853,32,FLEN)
NAN_BOXED(1106882834,32,FLEN)
NAN_BOXED(1060988303,32,FLEN)
NAN_BOXED(1019358853,32,FLEN)
NAN_BOXED(1106882834,32,FLEN)
NAN_BOXED(1060988303,32,FLEN)
NAN_BOXED(1019358853,32,FLEN)
NAN_BOXED(1106882834,32,FLEN)
NAN_BOXED(1060988303,32,FLEN)
NAN_BOXED(1019380903,32,FLEN)
NAN_BOXED(1109433389,32,FLEN)
NAN_BOXED(1064571688,32,FLEN)
NAN_BOXED(1019380903,32,FLEN)
NAN_BOXED(1109433389,32,FLEN)
NAN_BOXED(1064571688,32,FLEN)
NAN_BOXED(1019380903,32,FLEN)
NAN_BOXED(1109433389,32,FLEN)
NAN_BOXED(1064571688,32,FLEN)
NAN_BOXED(1019380903,32,FLEN)
NAN_BOXED(1109433389,32,FLEN)
NAN_BOXED(1064571688,32,FLEN)
NAN_BOXED(1019380903,32,FLEN)
NAN_BOXED(1109433389,32,FLEN)
NAN_BOXED(1064571688,32,FLEN)
NAN_BOXED(1021330876,32,FLEN)
NAN_BOXED(1099192889,32,FLEN)
NAN_BOXED(1055385087,32,FLEN)
NAN_BOXED(1021330876,32,FLEN)
NAN_BOXED(1099192889,32,FLEN)
NAN_BOXED(1055385087,32,FLEN)
NAN_BOXED(1021330876,32,FLEN)
NAN_BOXED(1099192889,32,FLEN)
NAN_BOXED(1055385087,32,FLEN)
NAN_BOXED(1021330876,32,FLEN)
NAN_BOXED(1099192889,32,FLEN)
NAN_BOXED(1055385087,32,FLEN)
NAN_BOXED(1021330876,32,FLEN)
NAN_BOXED(1099192889,32,FLEN)
NAN_BOXED(1055385087,32,FLEN)
NAN_BOXED(1021535894,32,FLEN)
NAN_BOXED(1104713440,32,FLEN)
NAN_BOXED(1061184660,32,FLEN)
NAN_BOXED(1021535894,32,FLEN)
NAN_BOXED(1104713440,32,FLEN)
NAN_BOXED(1061184660,32,FLEN)
NAN_BOXED(1021535894,32,FLEN)
NAN_BOXED(1104713440,32,FLEN)
NAN_BOXED(1061184660,32,FLEN)
NAN_BOXED(1021535894,32,FLEN)
NAN_BOXED(1104713440,32,FLEN)
NAN_BOXED(1061184660,32,FLEN)
NAN_BOXED(1021535894,32,FLEN)
NAN_BOXED(1104713440,32,FLEN)
NAN_BOXED(1061184660,32,FLEN)
NAN_BOXED(1021849337,32,FLEN)
NAN_BOXED(1101694916,32,FLEN)
NAN_BOXED(1058712148,32,FLEN)
NAN_BOXED(1021849337,32,FLEN)
NAN_BOXED(1101694916,32,FLEN)
NAN_BOXED(1058712148,32,FLEN)
NAN_BOXED(1021849337,32,FLEN)
NAN_BOXED(1101694916,32,FLEN)
NAN_BOXED(1058712148,32,FLEN)
NAN_BOXED(1021849337,32,FLEN)
NAN_BOXED(1101694916,32,FLEN)
NAN_BOXED(1058712148,32,FLEN)
NAN_BOXED(1021849337,32,FLEN)
NAN_BOXED(1101694916,32,FLEN)
NAN_BOXED(1058712148,32,FLEN)
NAN_BOXED(1022261177,32,FLEN)
NAN_BOXED(1094749633,32,FLEN)
NAN_BOXED(1051942359,32,FLEN)
NAN_BOXED(1022261177,32,FLEN)
NAN_BOXED(1094749633,32,FLEN)
NAN_BOXED(1051942359,32,FLEN)
NAN_BOXED(1022261177,32,FLEN)
NAN_BOXED(1094749633,32,FLEN)
NAN_BOXED(1051942359,32,FLEN)
NAN_BOXED(1022261177,32,FLEN)
NAN_BOXED(1094749633,32,FLEN)
NAN_BOXED(1051942359,32,FLEN)
NAN_BOXED(1022261177,32,FLEN)
NAN_BOXED(1094749633,32,FLEN)
NAN_BOXED(1051942359,32,FLEN)
NAN_BOXED(1023695989,32,FLEN)
NAN_BOXED(1104701234,32,FLEN)
NAN_BOXED(1063241404,32,FLEN)
NAN_BOXED(1023695989,32,FLEN)
NAN_BOXED(1104701234,32,FLEN)
NAN_BOXED(1063241404,32,FLEN)
NAN_BOXED(1023695989,32,FLEN)
NAN_BOXED(1104701234,32,FLEN)
NAN_BOXED(1063241404,32,FLEN)
NAN_BOXED(1023695989,32,FLEN)
NAN_BOXED(1104701234,32,FLEN)
NAN_BOXED(1063241404,32,FLEN)
NAN_BOXED(1023695989,32,FLEN)
NAN_BOXED(1104701234,32,FLEN)
NAN_BOXED(1063241404,32,FLEN)
NAN_BOXED(1026368011,32,FLEN)
NAN_BOXED(1101050732,32,FLEN)
NAN_BOXED(1062821183,32,FLEN)
NAN_BOXED(1026368011,32,FLEN)
NAN_BOXED(1101050732,32,FLEN)
NAN_BOXED(1062821183,32,FLEN)
NAN_BOXED(1026368011,32,FLEN)
NAN_BOXED(1101050732,32,FLEN)
NAN_BOXED(1062821183,32,FLEN)
NAN_BOXED(1026368011,32,FLEN)
NAN_BOXED(1101050732,32,FLEN)
NAN_BOXED(1062821183,32,FLEN)
NAN_BOXED(1026368011,32,FLEN)
NAN_BOXED(1101050732,32,FLEN)
NAN_BOXED(1062821183,32,FLEN)
NAN_BOXED(1026694463,32,FLEN)
NAN_BOXED(1095459736,32,FLEN)
NAN_BOXED(1057849980,32,FLEN)
NAN_BOXED(1026694463,32,FLEN)
NAN_BOXED(1095459736,32,FLEN)
NAN_BOXED(1057849980,32,FLEN)
NAN_BOXED(1026694463,32,FLEN)
NAN_BOXED(1095459736,32,FLEN)
NAN_BOXED(1057849980,32,FLEN)
NAN_BOXED(1026694463,32,FLEN)
NAN_BOXED(1095459736,32,FLEN)
NAN_BOXED(1057849980,32,FLEN)
NAN_BOXED(1026694463,32,FLEN)
NAN_BOXED(1095459736,32,FLEN)
NAN_BOXED(1057849980,32,FLEN)
NAN_BOXED(1027100994,32,FLEN)
NAN_BOXED(1096935696,32,FLEN)
NAN_BOXED(1059235640,32,FLEN)
NAN_BOXED(1027100994,32,FLEN)
NAN_BOXED(1096935696,32,FLEN)
NAN_BOXED(1059235640,32,FLEN)
NAN_BOXED(1027100994,32,FLEN)
NAN_BOXED(1096935696,32,FLEN)
NAN_BOXED(1059235640,32,FLEN)
NAN_BOXED(1027100994,32,FLEN)
NAN_BOXED(1096935696,32,FLEN)
NAN_BOXED(1059235640,32,FLEN)
NAN_BOXED(1027100994,32,FLEN)
NAN_BOXED(1096935696,32,FLEN)
NAN_BOXED(1059235640,32,FLEN)
NAN_BOXED(1027384745,32,FLEN)
NAN_BOXED(1079133414,32,FLEN)
NAN_BOXED(1041953450,32,FLEN)
NAN_BOXED(1027384745,32,FLEN)
NAN_BOXED(1079133414,32,FLEN)
NAN_BOXED(1041953450,32,FLEN)
NAN_BOXED(1027384745,32,FLEN)
NAN_BOXED(1079133414,32,FLEN)
NAN_BOXED(1041953450,32,FLEN)
NAN_BOXED(1027384745,32,FLEN)
NAN_BOXED(1079133414,32,FLEN)
NAN_BOXED(1041953450,32,FLEN)
NAN_BOXED(1027384745,32,FLEN)
NAN_BOXED(1079133414,32,FLEN)
NAN_BOXED(1041953450,32,FLEN)
NAN_BOXED(1027611747,32,FLEN)
NAN_BOXED(1087580910,32,FLEN)
NAN_BOXED(1050572701,32,FLEN)
NAN_BOXED(1027611747,32,FLEN)
NAN_BOXED(1087580910,32,FLEN)
NAN_BOXED(1050572701,32,FLEN)
NAN_BOXED(1027611747,32,FLEN)
NAN_BOXED(1087580910,32,FLEN)
NAN_BOXED(1050572701,32,FLEN)
NAN_BOXED(1027611747,32,FLEN)
NAN_BOXED(1087580910,32,FLEN)
NAN_BOXED(1050572701,32,FLEN)
NAN_BOXED(1027611747,32,FLEN)
NAN_BOXED(1087580910,32,FLEN)
NAN_BOXED(1050572701,32,FLEN)
NAN_BOXED(1030542348,32,FLEN)
NAN_BOXED(1095557994,32,FLEN)
NAN_BOXED(1060997980,32,FLEN)
NAN_BOXED(1030542348,32,FLEN)
NAN_BOXED(1095557994,32,FLEN)
NAN_BOXED(1060997980,32,FLEN)
NAN_BOXED(1030542348,32,FLEN)
NAN_BOXED(1095557994,32,FLEN)
NAN_BOXED(1060997980,32,FLEN)
NAN_BOXED(1030542348,32,FLEN)
NAN_BOXED(1095557994,32,FLEN)
NAN_BOXED(1060997980,32,FLEN)
NAN_BOXED(1030542348,32,FLEN)
NAN_BOXED(1095557994,32,FLEN)
NAN_BOXED(1060997980,32,FLEN)
NAN_BOXED(1030727576,32,FLEN)
NAN_BOXED(1083715657,32,FLEN)
NAN_BOXED(1049524406,32,FLEN)
NAN_BOXED(1030727576,32,FLEN)
NAN_BOXED(1083715657,32,FLEN)
NAN_BOXED(1049524406,32,FLEN)
NAN_BOXED(1030727576,32,FLEN)
NAN_BOXED(1083715657,32,FLEN)
NAN_BOXED(1049524406,32,FLEN)
NAN_BOXED(1030727576,32,FLEN)
NAN_BOXED(1083715657,32,FLEN)
NAN_BOXED(1049524406,32,FLEN)
NAN_BOXED(1030727576,32,FLEN)
NAN_BOXED(1083715657,32,FLEN)
NAN_BOXED(1049524406,32,FLEN)
NAN_BOXED(1031863047,32,FLEN)
NAN_BOXED(1044545173,32,FLEN)
NAN_BOXED(1011088389,32,FLEN)
NAN_BOXED(1031863047,32,FLEN)
NAN_BOXED(1044545173,32,FLEN)
NAN_BOXED(1011088389,32,FLEN)
NAN_BOXED(1031863047,32,FLEN)
NAN_BOXED(1044545173,32,FLEN)
NAN_BOXED(1011088389,32,FLEN)
NAN_BOXED(1031863047,32,FLEN)
NAN_BOXED(1044545173,32,FLEN)
NAN_BOXED(1011088389,32,FLEN)
NAN_BOXED(1031863047,32,FLEN)
NAN_BOXED(1044545173,32,FLEN)
NAN_BOXED(1011088389,32,FLEN)
NAN_BOXED(1032182265,32,FLEN)
NAN_BOXED(1096469058,32,FLEN)
NAN_BOXED(1063570110,32,FLEN)
NAN_BOXED(1032182265,32,FLEN)
NAN_BOXED(1096469058,32,FLEN)
NAN_BOXED(1063570110,32,FLEN)
NAN_BOXED(1032182265,32,FLEN)
NAN_BOXED(1096469058,32,FLEN)
NAN_BOXED(1063570110,32,FLEN)
NAN_BOXED(1032182265,32,FLEN)
NAN_BOXED(1096469058,32,FLEN)
NAN_BOXED(1063570110,32,FLEN)
NAN_BOXED(1032182265,32,FLEN)
NAN_BOXED(1096469058,32,FLEN)
NAN_BOXED(1063570110,32,FLEN)
NAN_BOXED(1033237994,32,FLEN)
NAN_BOXED(1094627611,32,FLEN)
NAN_BOXED(1063217286,32,FLEN)
NAN_BOXED(1033237994,32,FLEN)
NAN_BOXED(1094627611,32,FLEN)
NAN_BOXED(1063217286,32,FLEN)
NAN_BOXED(1033237994,32,FLEN)
NAN_BOXED(1094627611,32,FLEN)
NAN_BOXED(1063217286,32,FLEN)
NAN_BOXED(1033237994,32,FLEN)
NAN_BOXED(1094627611,32,FLEN)
NAN_BOXED(1063217286,32,FLEN)
NAN_BOXED(1033237994,32,FLEN)
NAN_BOXED(1094627611,32,FLEN)
NAN_BOXED(1063217286,32,FLEN)
NAN_BOXED(1035155832,32,FLEN)
NAN_BOXED(1087083916,32,FLEN)
NAN_BOXED(1057916741,32,FLEN)
NAN_BOXED(1035155832,32,FLEN)
NAN_BOXED(1087083916,32,FLEN)
NAN_BOXED(1057916741,32,FLEN)
NAN_BOXED(1035155832,32,FLEN)
NAN_BOXED(1087083916,32,FLEN)
NAN_BOXED(1057916741,32,FLEN)
NAN_BOXED(1035155832,32,FLEN)
NAN_BOXED(1087083916,32,FLEN)
NAN_BOXED(1057916741,32,FLEN)
NAN_BOXED(1035155832,32,FLEN)
NAN_BOXED(1087083916,32,FLEN)
NAN_BOXED(1057916741,32,FLEN)
NAN_BOXED(1035519683,32,FLEN)
NAN_BOXED(1075473576,32,FLEN)
NAN_BOXED(1046408190,32,FLEN)
NAN_BOXED(1035519683,32,FLEN)
NAN_BOXED(1075473576,32,FLEN)
NAN_BOXED(1046408190,32,FLEN)
NAN_BOXED(1035519683,32,FLEN)
NAN_BOXED(1075473576,32,FLEN)
NAN_BOXED(1046408190,32,FLEN)
NAN_BOXED(1035519683,32,FLEN)
NAN_BOXED(1075473576,32,FLEN)
NAN_BOXED(1046408190,32,FLEN)
NAN_BOXED(1035519683,32,FLEN)
NAN_BOXED(1075473576,32,FLEN)
NAN_BOXED(1046408190,32,FLEN)
NAN_BOXED(1035991827,32,FLEN)
NAN_BOXED(1025115426,32,FLEN)
NAN_BOXED(996606407,32,FLEN)
NAN_BOXED(1035991827,32,FLEN)
NAN_BOXED(1025115426,32,FLEN)
NAN_BOXED(996606407,32,FLEN)
NAN_BOXED(1035991827,32,FLEN)
NAN_BOXED(1025115426,32,FLEN)
NAN_BOXED(996606407,32,FLEN)
NAN_BOXED(1035991827,32,FLEN)
NAN_BOXED(1025115426,32,FLEN)
NAN_BOXED(996606407,32,FLEN)
NAN_BOXED(1035991827,32,FLEN)
NAN_BOXED(1025115426,32,FLEN)
NAN_BOXED(996606407,32,FLEN)
NAN_BOXED(1036180711,32,FLEN)
NAN_BOXED(1073882983,32,FLEN)
NAN_BOXED(1044784216,32,FLEN)
NAN_BOXED(1036180711,32,FLEN)
NAN_BOXED(1073882983,32,FLEN)
NAN_BOXED(1044784216,32,FLEN)
NAN_BOXED(1036180711,32,FLEN)
NAN_BOXED(1073882983,32,FLEN)
NAN_BOXED(1044784216,32,FLEN)
NAN_BOXED(1036180711,32,FLEN)
NAN_BOXED(1073882983,32,FLEN)
NAN_BOXED(1044784216,32,FLEN)
NAN_BOXED(1036180711,32,FLEN)
NAN_BOXED(1073882983,32,FLEN)
NAN_BOXED(1044784216,32,FLEN)
NAN_BOXED(1036894627,32,FLEN)
NAN_BOXED(1074539067,32,FLEN)
NAN_BOXED(1046564781,32,FLEN)
NAN_BOXED(1036894627,32,FLEN)
NAN_BOXED(1074539067,32,FLEN)
NAN_BOXED(1046564781,32,FLEN)
NAN_BOXED(1036894627,32,FLEN)
NAN_BOXED(1074539067,32,FLEN)
NAN_BOXED(1046564781,32,FLEN)
NAN_BOXED(1036894627,32,FLEN)
NAN_BOXED(1074539067,32,FLEN)
NAN_BOXED(1046564781,32,FLEN)
NAN_BOXED(1036894627,32,FLEN)
NAN_BOXED(1074539067,32,FLEN)
NAN_BOXED(1046564781,32,FLEN)
NAN_BOXED(1037409552,32,FLEN)
NAN_BOXED(1084332424,32,FLEN)
NAN_BOXED(1057413091,32,FLEN)
NAN_BOXED(1037409552,32,FLEN)
NAN_BOXED(1084332424,32,FLEN)
NAN_BOXED(1057413091,32,FLEN)
NAN_BOXED(1037409552,32,FLEN)
NAN_BOXED(1084332424,32,FLEN)
NAN_BOXED(1057413091,32,FLEN)
NAN_BOXED(1037409552,32,FLEN)
NAN_BOXED(1084332424,32,FLEN)
NAN_BOXED(1057413091,32,FLEN)
NAN_BOXED(1037409552,32,FLEN)
NAN_BOXED(1084332424,32,FLEN)
NAN_BOXED(1057413091,32,FLEN)
NAN_BOXED(1037913427,32,FLEN)
NAN_BOXED(1079818480,32,FLEN)
NAN_BOXED(1052692050,32,FLEN)
NAN_BOXED(1037913427,32,FLEN)
NAN_BOXED(1079818480,32,FLEN)
NAN_BOXED(1052692050,32,FLEN)
NAN_BOXED(1037913427,32,FLEN)
NAN_BOXED(1079818480,32,FLEN)
NAN_BOXED(1052692050,32,FLEN)
NAN_BOXED(1037913427,32,FLEN)
NAN_BOXED(1079818480,32,FLEN)
NAN_BOXED(1052692050,32,FLEN)
NAN_BOXED(1037913427,32,FLEN)
NAN_BOXED(1079818480,32,FLEN)
NAN_BOXED(1052692050,32,FLEN)
NAN_BOXED(1039136086,32,FLEN)
NAN_BOXED(1049481944,32,FLEN)
NAN_BOXED(1023733699,32,FLEN)
NAN_BOXED(1039136086,32,FLEN)
NAN_BOXED(1049481944,32,FLEN)
NAN_BOXED(1023733699,32,FLEN)
NAN_BOXED(1039136086,32,FLEN)
NAN_BOXED(1049481944,32,FLEN)
NAN_BOXED(1023733699,32,FLEN)
NAN_BOXED(1039136086,32,FLEN)
NAN_BOXED(1049481944,32,FLEN)
NAN_BOXED(1023733699,32,FLEN)
NAN_BOXED(1039136086,32,FLEN)
NAN_BOXED(1049481944,32,FLEN)
NAN_BOXED(1023733699,32,FLEN)
NAN_BOXED(1040123261,32,FLEN)
NAN_BOXED(1085299409,32,FLEN)
NAN_BOXED(1060089406,32,FLEN)
NAN_BOXED(1040123261,32,FLEN)
NAN_BOXED(1085299409,32,FLEN)
NAN_BOXED(1060089406,32,FLEN)
NAN_BOXED(1040123261,32,FLEN)
NAN_BOXED(1085299409,32,FLEN)
NAN_BOXED(1060089406,32,FLEN)
NAN_BOXED(1040123261,32,FLEN)
NAN_BOXED(1085299409,32,FLEN)
NAN_BOXED(1060089406,32,FLEN)
NAN_BOXED(1040123261,32,FLEN)
NAN_BOXED(1085299409,32,FLEN)
NAN_BOXED(1060089406,32,FLEN)
NAN_BOXED(1040220061,32,FLEN)
NAN_BOXED(1070476490,32,FLEN)
NAN_BOXED(1045363289,32,FLEN)
NAN_BOXED(1040220061,32,FLEN)
NAN_BOXED(1070476490,32,FLEN)
NAN_BOXED(1045363289,32,FLEN)
NAN_BOXED(1040220061,32,FLEN)
NAN_BOXED(1070476490,32,FLEN)
NAN_BOXED(1045363289,32,FLEN)
NAN_BOXED(1040220061,32,FLEN)
NAN_BOXED(1070476490,32,FLEN)
NAN_BOXED(1045363289,32,FLEN)
NAN_BOXED(1040220061,32,FLEN)
NAN_BOXED(1070476490,32,FLEN)
NAN_BOXED(1045363289,32,FLEN)
NAN_BOXED(1040328925,32,FLEN)
NAN_BOXED(1089880821,32,FLEN)
NAN_BOXED(1064987296,32,FLEN)
NAN_BOXED(1040328925,32,FLEN)
NAN_BOXED(1089880821,32,FLEN)
NAN_BOXED(1064987296,32,FLEN)
NAN_BOXED(1040328925,32,FLEN)
NAN_BOXED(1089880821,32,FLEN)
NAN_BOXED(1064987296,32,FLEN)
NAN_BOXED(1040328925,32,FLEN)
NAN_BOXED(1089880821,32,FLEN)
NAN_BOXED(1064987296,32,FLEN)
NAN_BOXED(1040328925,32,FLEN)
NAN_BOXED(1089880821,32,FLEN)
NAN_BOXED(1064987296,32,FLEN)
NAN_BOXED(1040486843,32,FLEN)
NAN_BOXED(1076026924,32,FLEN)
NAN_BOXED(1051242124,32,FLEN)
NAN_BOXED(1040486843,32,FLEN)
NAN_BOXED(1076026924,32,FLEN)
NAN_BOXED(1051242124,32,FLEN)
NAN_BOXED(1040486843,32,FLEN)
NAN_BOXED(1076026924,32,FLEN)
NAN_BOXED(1051242124,32,FLEN)
NAN_BOXED(1040486843,32,FLEN)
NAN_BOXED(1076026924,32,FLEN)
NAN_BOXED(1051242124,32,FLEN)
NAN_BOXED(1040486843,32,FLEN)
NAN_BOXED(1076026924,32,FLEN)
NAN_BOXED(1051242124,32,FLEN)
NAN_BOXED(1040970885,32,FLEN)
NAN_BOXED(1074676379,32,FLEN)
NAN_BOXED(1050381336,32,FLEN)
NAN_BOXED(1040970885,32,FLEN)
NAN_BOXED(1074676379,32,FLEN)
NAN_BOXED(1050381336,32,FLEN)
NAN_BOXED(1040970885,32,FLEN)
NAN_BOXED(1074676379,32,FLEN)
NAN_BOXED(1050381336,32,FLEN)
NAN_BOXED(1040970885,32,FLEN)
NAN_BOXED(1074676379,32,FLEN)
NAN_BOXED(1050381336,32,FLEN)
NAN_BOXED(1040970885,32,FLEN)
NAN_BOXED(1074676379,32,FLEN)
NAN_BOXED(1050381336,32,FLEN)
NAN_BOXED(1041002003,32,FLEN)
NAN_BOXED(1085731474,32,FLEN)
NAN_BOXED(1061729955,32,FLEN)
NAN_BOXED(1041002003,32,FLEN)
NAN_BOXED(1085731474,32,FLEN)
NAN_BOXED(1061729955,32,FLEN)
NAN_BOXED(1041002003,32,FLEN)
NAN_BOXED(1085731474,32,FLEN)
NAN_BOXED(1061729955,32,FLEN)
NAN_BOXED(1041002003,32,FLEN)
NAN_BOXED(1085731474,32,FLEN)
NAN_BOXED(1061729955,32,FLEN)
NAN_BOXED(1041002003,32,FLEN)
NAN_BOXED(1085731474,32,FLEN)
NAN_BOXED(1061729955,32,FLEN)
NAN_BOXED(1041296804,32,FLEN)
NAN_BOXED(1084268080,32,FLEN)
NAN_BOXED(1060494378,32,FLEN)
NAN_BOXED(1041296804,32,FLEN)
NAN_BOXED(1084268080,32,FLEN)
NAN_BOXED(1060494378,32,FLEN)
NAN_BOXED(1041296804,32,FLEN)
NAN_BOXED(1084268080,32,FLEN)
NAN_BOXED(1060494378,32,FLEN)
NAN_BOXED(1041296804,32,FLEN)
NAN_BOXED(1084268080,32,FLEN)
NAN_BOXED(1060494378,32,FLEN)
NAN_BOXED(1041296804,32,FLEN)
NAN_BOXED(1084268080,32,FLEN)
NAN_BOXED(1060494378,32,FLEN)
NAN_BOXED(1041688697,32,FLEN)
NAN_BOXED(1068002929,32,FLEN)
NAN_BOXED(1044812629,32,FLEN)
NAN_BOXED(1041688697,32,FLEN)
NAN_BOXED(1068002929,32,FLEN)
NAN_BOXED(1044812629,32,FLEN)
NAN_BOXED(1041688697,32,FLEN)
NAN_BOXED(1068002929,32,FLEN)
NAN_BOXED(1044812629,32,FLEN)
NAN_BOXED(1041688697,32,FLEN)
NAN_BOXED(1068002929,32,FLEN)
NAN_BOXED(1044812629,32,FLEN)
NAN_BOXED(1041688697,32,FLEN)
NAN_BOXED(1068002929,32,FLEN)
NAN_BOXED(1044812629,32,FLEN)
NAN_BOXED(1041936455,32,FLEN)
NAN_BOXED(1027277865,32,FLEN)
NAN_BOXED(1004667536,32,FLEN)
NAN_BOXED(1041936455,32,FLEN)
NAN_BOXED(1027277865,32,FLEN)
NAN_BOXED(1004667536,32,FLEN)
NAN_BOXED(1041936455,32,FLEN)
NAN_BOXED(1027277865,32,FLEN)
NAN_BOXED(1004667536,32,FLEN)
NAN_BOXED(1041936455,32,FLEN)
NAN_BOXED(1027277865,32,FLEN)
NAN_BOXED(1004667536,32,FLEN)
NAN_BOXED(1041936455,32,FLEN)
NAN_BOXED(1027277865,32,FLEN)
NAN_BOXED(1004667536,32,FLEN)
NAN_BOXED(1042506974,32,FLEN)
NAN_BOXED(1079035752,32,FLEN)
NAN_BOXED(1057308986,32,FLEN)
NAN_BOXED(1042506974,32,FLEN)
NAN_BOXED(1079035752,32,FLEN)
NAN_BOXED(1057308986,32,FLEN)
NAN_BOXED(1042506974,32,FLEN)
NAN_BOXED(1079035752,32,FLEN)
NAN_BOXED(1057308986,32,FLEN)
NAN_BOXED(1042506974,32,FLEN)
NAN_BOXED(1079035752,32,FLEN)
NAN_BOXED(1057308986,32,FLEN)
NAN_BOXED(1042506974,32,FLEN)
NAN_BOXED(1079035752,32,FLEN)
NAN_BOXED(1057308986,32,FLEN)
NAN_BOXED(1042536216,32,FLEN)
NAN_BOXED(1085051560,32,FLEN)
NAN_BOXED(1063052481,32,FLEN)
NAN_BOXED(1042536216,32,FLEN)
NAN_BOXED(1085051560,32,FLEN)
NAN_BOXED(1063052481,32,FLEN)
NAN_BOXED(1042536216,32,FLEN)
NAN_BOXED(1085051560,32,FLEN)
NAN_BOXED(1063052481,32,FLEN)
NAN_BOXED(1042536216,32,FLEN)
NAN_BOXED(1085051560,32,FLEN)
NAN_BOXED(1063052481,32,FLEN)
NAN_BOXED(1042536216,32,FLEN)
NAN_BOXED(1085051560,32,FLEN)
NAN_BOXED(1063052481,32,FLEN)
NAN_BOXED(1042538364,32,FLEN)
NAN_BOXED(1051786271,32,FLEN)
NAN_BOXED(1029871123,32,FLEN)
NAN_BOXED(1042538364,32,FLEN)
NAN_BOXED(1051786271,32,FLEN)
NAN_BOXED(1029871123,32,FLEN)
NAN_BOXED(1042538364,32,FLEN)
NAN_BOXED(1051786271,32,FLEN)
NAN_BOXED(1029871123,32,FLEN)
NAN_BOXED(1042538364,32,FLEN)
NAN_BOXED(1051786271,32,FLEN)
NAN_BOXED(1029871123,32,FLEN)
NAN_BOXED(1042538364,32,FLEN)
NAN_BOXED(1051786271,32,FLEN)
NAN_BOXED(1029871123,32,FLEN)
NAN_BOXED(1043284105,32,FLEN)
NAN_BOXED(1084017289,32,FLEN)
NAN_BOXED(1062644725,32,FLEN)
NAN_BOXED(1043284105,32,FLEN)
NAN_BOXED(1084017289,32,FLEN)
NAN_BOXED(1062644725,32,FLEN)
NAN_BOXED(1043284105,32,FLEN)
NAN_BOXED(1084017289,32,FLEN)
NAN_BOXED(1062644725,32,FLEN)
NAN_BOXED(1043284105,32,FLEN)
NAN_BOXED(1084017289,32,FLEN)
NAN_BOXED(1062644725,32,FLEN)
NAN_BOXED(1043284105,32,FLEN)
NAN_BOXED(1084017289,32,FLEN)
NAN_BOXED(1062644725,32,FLEN)
NAN_BOXED(1043465307,32,FLEN)
NAN_BOXED(1083259305,32,FLEN)
NAN_BOXED(1061812513,32,FLEN)
NAN_BOXED(1043465307,32,FLEN)
NAN_BOXED(1083259305,32,FLEN)
NAN_BOXED(1061812513,32,FLEN)
NAN_BOXED(1043465307,32,FLEN)
NAN_BOXED(1083259305,32,FLEN)
NAN_BOXED(1061812513,32,FLEN)
NAN_BOXED(1043465307,32,FLEN)
NAN_BOXED(1083259305,32,FLEN)
NAN_BOXED(1061812513,32,FLEN)
NAN_BOXED(1043465307,32,FLEN)
NAN_BOXED(1083259305,32,FLEN)
NAN_BOXED(1061812513,32,FLEN)
NAN_BOXED(1043503294,32,FLEN)
NAN_BOXED(1062479577,32,FLEN)
NAN_BOXED(1041498519,32,FLEN)
NAN_BOXED(1043503294,32,FLEN)
NAN_BOXED(1062479577,32,FLEN)
NAN_BOXED(1041498519,32,FLEN)
NAN_BOXED(1043503294,32,FLEN)
NAN_BOXED(1062479577,32,FLEN)
NAN_BOXED(1041498519,32,FLEN)
NAN_BOXED(1043503294,32,FLEN)
NAN_BOXED(1062479577,32,FLEN)
NAN_BOXED(1041498519,32,FLEN)
NAN_BOXED(1043503294,32,FLEN)
NAN_BOXED(1062479577,32,FLEN)
NAN_BOXED(1041498519,32,FLEN)
NAN_BOXED(1043749209,32,FLEN)
NAN_BOXED(1082166982,32,FLEN)
NAN_BOXED(1060578495,32,FLEN)
NAN_BOXED(1043749209,32,FLEN)
NAN_BOXED(1082166982,32,FLEN)
NAN_BOXED(1060578495,32,FLEN)
NAN_BOXED(1043749209,32,FLEN)
NAN_BOXED(1082166982,32,FLEN)
NAN_BOXED(1060578495,32,FLEN)
NAN_BOXED(1043749209,32,FLEN)
NAN_BOXED(1082166982,32,FLEN)
NAN_BOXED(1060578495,32,FLEN)
NAN_BOXED(1043749209,32,FLEN)
NAN_BOXED(1082166982,32,FLEN)
NAN_BOXED(1060578495,32,FLEN)
NAN_BOXED(1043926708,32,FLEN)
NAN_BOXED(1061203046,32,FLEN)
NAN_BOXED(1040926631,32,FLEN)
NAN_BOXED(1043926708,32,FLEN)
NAN_BOXED(1061203046,32,FLEN)
NAN_BOXED(1040926631,32,FLEN)
NAN_BOXED(1043926708,32,FLEN)
NAN_BOXED(1061203046,32,FLEN)
NAN_BOXED(1040926631,32,FLEN)
NAN_BOXED(1043926708,32,FLEN)
NAN_BOXED(1061203046,32,FLEN)
NAN_BOXED(1040926631,32,FLEN)
NAN_BOXED(1043926708,32,FLEN)
NAN_BOXED(1061203046,32,FLEN)
NAN_BOXED(1040926631,32,FLEN)
NAN_BOXED(1043946899,32,FLEN)
NAN_BOXED(1082330934,32,FLEN)
NAN_BOXED(1061014476,32,FLEN)
NAN_BOXED(1043946899,32,FLEN)
NAN_BOXED(1082330934,32,FLEN)
NAN_BOXED(1061014476,32,FLEN)
NAN_BOXED(1043946899,32,FLEN)
NAN_BOXED(1082330934,32,FLEN)
NAN_BOXED(1061014476,32,FLEN)
NAN_BOXED(1043946899,32,FLEN)
NAN_BOXED(1082330934,32,FLEN)
NAN_BOXED(1061014476,32,FLEN)
NAN_BOXED(1043946899,32,FLEN)
NAN_BOXED(1082330934,32,FLEN)
NAN_BOXED(1061014476,32,FLEN)
NAN_BOXED(1043950847,32,FLEN)
NAN_BOXED(1078505533,32,FLEN)
NAN_BOXED(1058102479,32,FLEN)
NAN_BOXED(1043950847,32,FLEN)
NAN_BOXED(1078505533,32,FLEN)
NAN_BOXED(1058102479,32,FLEN)
NAN_BOXED(1043950847,32,FLEN)
NAN_BOXED(1078505533,32,FLEN)
NAN_BOXED(1058102479,32,FLEN)
NAN_BOXED(1043950847,32,FLEN)
NAN_BOXED(1078505533,32,FLEN)
NAN_BOXED(1058102479,32,FLEN)
NAN_BOXED(1043950847,32,FLEN)
NAN_BOXED(1078505533,32,FLEN)
NAN_BOXED(1058102479,32,FLEN)
NAN_BOXED(1043990253,32,FLEN)
NAN_BOXED(1068976159,32,FLEN)
NAN_BOXED(1048915805,32,FLEN)
NAN_BOXED(1043990253,32,FLEN)
NAN_BOXED(1068976159,32,FLEN)
NAN_BOXED(1048915805,32,FLEN)
NAN_BOXED(1043990253,32,FLEN)
NAN_BOXED(1068976159,32,FLEN)
NAN_BOXED(1048915805,32,FLEN)
NAN_BOXED(1043990253,32,FLEN)
NAN_BOXED(1068976159,32,FLEN)
NAN_BOXED(1048915805,32,FLEN)
NAN_BOXED(1043990253,32,FLEN)
NAN_BOXED(1068976159,32,FLEN)
NAN_BOXED(1048915805,32,FLEN)
NAN_BOXED(1044448050,32,FLEN)
NAN_BOXED(1034143926,32,FLEN)
NAN_BOXED(1014429881,32,FLEN)
NAN_BOXED(1044448050,32,FLEN)
NAN_BOXED(1034143926,32,FLEN)
NAN_BOXED(1014429881,32,FLEN)
NAN_BOXED(1044448050,32,FLEN)
NAN_BOXED(1034143926,32,FLEN)
NAN_BOXED(1014429881,32,FLEN)
NAN_BOXED(1044448050,32,FLEN)
NAN_BOXED(1034143926,32,FLEN)
NAN_BOXED(1014429881,32,FLEN)
NAN_BOXED(1044448050,32,FLEN)
NAN_BOXED(1034143926,32,FLEN)
NAN_BOXED(1014429881,32,FLEN)
NAN_BOXED(1044906647,32,FLEN)
NAN_BOXED(1063486587,32,FLEN)
NAN_BOXED(1043448270,32,FLEN)
NAN_BOXED(1044906647,32,FLEN)
NAN_BOXED(1063486587,32,FLEN)
NAN_BOXED(1043448270,32,FLEN)
NAN_BOXED(1044906647,32,FLEN)
NAN_BOXED(1063486587,32,FLEN)
NAN_BOXED(1043448270,32,FLEN)
NAN_BOXED(1044906647,32,FLEN)
NAN_BOXED(1063486587,32,FLEN)
NAN_BOXED(1043448270,32,FLEN)
NAN_BOXED(1044906647,32,FLEN)
NAN_BOXED(1063486587,32,FLEN)
NAN_BOXED(1043448270,32,FLEN)
NAN_BOXED(1045375071,32,FLEN)
NAN_BOXED(1067402954,32,FLEN)
NAN_BOXED(1048634204,32,FLEN)
NAN_BOXED(1045375071,32,FLEN)
NAN_BOXED(1067402954,32,FLEN)
NAN_BOXED(1048634204,32,FLEN)
NAN_BOXED(1045375071,32,FLEN)
NAN_BOXED(1067402954,32,FLEN)
NAN_BOXED(1048634204,32,FLEN)
NAN_BOXED(1045375071,32,FLEN)
NAN_BOXED(1067402954,32,FLEN)
NAN_BOXED(1048634204,32,FLEN)
NAN_BOXED(1045375071,32,FLEN)
NAN_BOXED(1067402954,32,FLEN)
NAN_BOXED(1048634204,32,FLEN)
NAN_BOXED(1045597743,32,FLEN)
NAN_BOXED(1069244596,32,FLEN)
NAN_BOXED(1050287462,32,FLEN)
NAN_BOXED(1045597743,32,FLEN)
NAN_BOXED(1069244596,32,FLEN)
NAN_BOXED(1050287462,32,FLEN)
NAN_BOXED(1045597743,32,FLEN)
NAN_BOXED(1069244596,32,FLEN)
NAN_BOXED(1050287462,32,FLEN)
NAN_BOXED(1045597743,32,FLEN)
NAN_BOXED(1069244596,32,FLEN)
NAN_BOXED(1050287462,32,FLEN)
NAN_BOXED(1045597743,32,FLEN)
NAN_BOXED(1069244596,32,FLEN)
NAN_BOXED(1050287462,32,FLEN)
NAN_BOXED(1046001498,32,FLEN)
NAN_BOXED(1040773833,32,FLEN)
NAN_BOXED(1021828576,32,FLEN)
NAN_BOXED(1046001498,32,FLEN)
NAN_BOXED(1040773833,32,FLEN)
NAN_BOXED(1021828576,32,FLEN)
NAN_BOXED(1046001498,32,FLEN)
NAN_BOXED(1040773833,32,FLEN)
NAN_BOXED(1021828576,32,FLEN)
NAN_BOXED(1046001498,32,FLEN)
NAN_BOXED(1040773833,32,FLEN)
NAN_BOXED(1021828576,32,FLEN)
NAN_BOXED(1046001498,32,FLEN)
NAN_BOXED(1040773833,32,FLEN)
NAN_BOXED(1021828576,32,FLEN)
NAN_BOXED(1046298592,32,FLEN)
NAN_BOXED(1056179041,32,FLEN)
NAN_BOXED(1037231054,32,FLEN)
NAN_BOXED(1046298592,32,FLEN)
NAN_BOXED(1056179041,32,FLEN)
NAN_BOXED(1037231054,32,FLEN)
NAN_BOXED(1046298592,32,FLEN)
NAN_BOXED(1056179041,32,FLEN)
NAN_BOXED(1037231054,32,FLEN)
NAN_BOXED(1046298592,32,FLEN)
NAN_BOXED(1056179041,32,FLEN)
NAN_BOXED(1037231054,32,FLEN)
NAN_BOXED(1046298592,32,FLEN)
NAN_BOXED(1056179041,32,FLEN)
NAN_BOXED(1037231054,32,FLEN)
NAN_BOXED(1047082082,32,FLEN)
NAN_BOXED(1074419726,32,FLEN)
NAN_BOXED(1056705769,32,FLEN)
NAN_BOXED(1047082082,32,FLEN)
NAN_BOXED(1074419726,32,FLEN)
NAN_BOXED(1056705769,32,FLEN)
NAN_BOXED(1047082082,32,FLEN)
NAN_BOXED(1074419726,32,FLEN)
NAN_BOXED(1056705769,32,FLEN)
NAN_BOXED(1047082082,32,FLEN)
NAN_BOXED(1074419726,32,FLEN)
NAN_BOXED(1056705769,32,FLEN)
NAN_BOXED(1047082082,32,FLEN)
NAN_BOXED(1074419726,32,FLEN)
NAN_BOXED(1056705769,32,FLEN)
NAN_BOXED(1047437155,32,FLEN)
NAN_BOXED(1070752773,32,FLEN)
NAN_BOXED(1053039611,32,FLEN)
NAN_BOXED(1047437155,32,FLEN)
NAN_BOXED(1070752773,32,FLEN)
NAN_BOXED(1053039611,32,FLEN)
NAN_BOXED(1047437155,32,FLEN)
NAN_BOXED(1070752773,32,FLEN)
NAN_BOXED(1053039611,32,FLEN)
NAN_BOXED(1047437155,32,FLEN)
NAN_BOXED(1070752773,32,FLEN)
NAN_BOXED(1053039611,32,FLEN)
NAN_BOXED(1047437155,32,FLEN)
NAN_BOXED(1070752773,32,FLEN)
NAN_BOXED(1053039611,32,FLEN)
NAN_BOXED(1047598165,32,FLEN)
NAN_BOXED(1072178179,32,FLEN)
NAN_BOXED(1054514264,32,FLEN)
NAN_BOXED(1047598165,32,FLEN)
NAN_BOXED(1072178179,32,FLEN)
NAN_BOXED(1054514264,32,FLEN)
NAN_BOXED(1047598165,32,FLEN)
NAN_BOXED(1072178179,32,FLEN)
NAN_BOXED(1054514264,32,FLEN)
NAN_BOXED(1047598165,32,FLEN)
NAN_BOXED(1072178179,32,FLEN)
NAN_BOXED(1054514264,32,FLEN)
NAN_BOXED(1047598165,32,FLEN)
NAN_BOXED(1072178179,32,FLEN)
NAN_BOXED(1054514264,32,FLEN)
NAN_BOXED(1047938582,32,FLEN)
NAN_BOXED(1077736161,32,FLEN)
NAN_BOXED(1060488480,32,FLEN)
NAN_BOXED(1047938582,32,FLEN)
NAN_BOXED(1077736161,32,FLEN)
NAN_BOXED(1060488480,32,FLEN)
NAN_BOXED(1047938582,32,FLEN)
NAN_BOXED(1077736161,32,FLEN)
NAN_BOXED(1060488480,32,FLEN)
NAN_BOXED(1047938582,32,FLEN)
NAN_BOXED(1077736161,32,FLEN)
NAN_BOXED(1060488480,32,FLEN)
NAN_BOXED(1047938582,32,FLEN)
NAN_BOXED(1077736161,32,FLEN)
NAN_BOXED(1060488480,32,FLEN)
NAN_BOXED(1048539718,32,FLEN)
NAN_BOXED(1068480438,32,FLEN)
NAN_BOXED(1051678319,32,FLEN)
NAN_BOXED(1048539718,32,FLEN)
NAN_BOXED(1068480438,32,FLEN)
NAN_BOXED(1051678319,32,FLEN)
NAN_BOXED(1048539718,32,FLEN)
NAN_BOXED(1068480438,32,FLEN)
NAN_BOXED(1051678319,32,FLEN)
NAN_BOXED(1048539718,32,FLEN)
NAN_BOXED(1068480438,32,FLEN)
NAN_BOXED(1051678319,32,FLEN)
NAN_BOXED(1048539718,32,FLEN)
NAN_BOXED(1068480438,32,FLEN)
NAN_BOXED(1051678319,32,FLEN)
NAN_BOXED(1048566573,32,FLEN)
NAN_BOXED(1074115296,32,FLEN)
NAN_BOXED(1057333157,32,FLEN)
NAN_BOXED(1048566573,32,FLEN)
NAN_BOXED(1074115296,32,FLEN)
NAN_BOXED(1057333157,32,FLEN)
NAN_BOXED(1048566573,32,FLEN)
NAN_BOXED(1074115296,32,FLEN)
NAN_BOXED(1057333157,32,FLEN)
NAN_BOXED(1048566573,32,FLEN)
NAN_BOXED(1074115296,32,FLEN)
NAN_BOXED(1057333157,32,FLEN)
NAN_BOXED(1048566573,32,FLEN)
NAN_BOXED(1074115296,32,FLEN)
NAN_BOXED(1057333157,32,FLEN)
NAN_BOXED(1048587488,32,FLEN)
NAN_BOXED(1075191630,32,FLEN)
NAN_BOXED(1058427888,32,FLEN)
NAN_BOXED(1048587488,32,FLEN)
NAN_BOXED(1075191630,32,FLEN)
NAN_BOXED(1058427888,32,FLEN)
NAN_BOXED(1048587488,32,FLEN)
NAN_BOXED(1075191630,32,FLEN)
NAN_BOXED(1058427888,32,FLEN)
NAN_BOXED(1048587488,32,FLEN)
NAN_BOXED(1075191630,32,FLEN)
NAN_BOXED(1058427888,32,FLEN)
NAN_BOXED(1048587488,32,FLEN)
NAN_BOXED(1075191630,32,FLEN)
NAN_BOXED(1058427888,32,FLEN)
NAN_BOXED(1048803591,32,FLEN)
NAN_BOXED(1076714906,32,FLEN)
NAN_BOXED(1060245943,32,FLEN)
NAN_BOXED(1048803591,32,FLEN)
NAN_BOXED(1076714906,32,FLEN)
NAN_BOXED(1060245943,32,FLEN)
NAN_BOXED(1048803591,32,FLEN)
NAN_BOXED(1076714906,32,FLEN)
NAN_BOXED(1060245943,32,FLEN)
NAN_BOXED(1048803591,32,FLEN)
NAN_BOXED(1076714906,32,FLEN)
NAN_BOXED(1060245943,32,FLEN)
NAN_BOXED(1048803591,32,FLEN)
NAN_BOXED(1076714906,32,FLEN)
NAN_BOXED(1060245943,32,FLEN)
NAN_BOXED(1048917295,32,FLEN)
NAN_BOXED(1035928002,32,FLEN)
NAN_BOXED(1019660082,32,FLEN)
NAN_BOXED(1048917295,32,FLEN)
NAN_BOXED(1035928002,32,FLEN)
NAN_BOXED(1019660082,32,FLEN)
NAN_BOXED(1048917295,32,FLEN)
NAN_BOXED(1035928002,32,FLEN)
NAN_BOXED(1019660082,32,FLEN)
NAN_BOXED(1048917295,32,FLEN)
NAN_BOXED(1035928002,32,FLEN)
NAN_BOXED(1019660082,32,FLEN)
NAN_BOXED(1048917295,32,FLEN)
NAN_BOXED(1035928002,32,FLEN)
NAN_BOXED(1019660082,32,FLEN)
NAN_BOXED(1049019310,32,FLEN)
NAN_BOXED(1077269585,32,FLEN)
NAN_BOXED(1061122110,32,FLEN)
NAN_BOXED(1049019310,32,FLEN)
NAN_BOXED(1077269585,32,FLEN)
NAN_BOXED(1061122110,32,FLEN)
NAN_BOXED(1049019310,32,FLEN)
NAN_BOXED(1077269585,32,FLEN)
NAN_BOXED(1061122110,32,FLEN)
NAN_BOXED(1049019310,32,FLEN)
NAN_BOXED(1077269585,32,FLEN)
NAN_BOXED(1061122110,32,FLEN)
NAN_BOXED(1049019310,32,FLEN)
NAN_BOXED(1077269585,32,FLEN)
NAN_BOXED(1061122110,32,FLEN)
NAN_BOXED(1049117832,32,FLEN)
NAN_BOXED(1060413193,32,FLEN)
NAN_BOXED(1044400559,32,FLEN)
NAN_BOXED(1049117832,32,FLEN)
NAN_BOXED(1060413193,32,FLEN)
NAN_BOXED(1044400559,32,FLEN)
NAN_BOXED(1049117832,32,FLEN)
NAN_BOXED(1060413193,32,FLEN)
NAN_BOXED(1044400559,32,FLEN)
NAN_BOXED(1049117832,32,FLEN)
NAN_BOXED(1060413193,32,FLEN)
NAN_BOXED(1044400559,32,FLEN)
NAN_BOXED(1049117832,32,FLEN)
NAN_BOXED(1060413193,32,FLEN)
NAN_BOXED(1044400559,32,FLEN)
NAN_BOXED(1049143728,32,FLEN)
NAN_BOXED(1071073997,32,FLEN)
NAN_BOXED(1055251683,32,FLEN)
NAN_BOXED(1049143728,32,FLEN)
NAN_BOXED(1071073997,32,FLEN)
NAN_BOXED(1055251683,32,FLEN)
NAN_BOXED(1049143728,32,FLEN)
NAN_BOXED(1071073997,32,FLEN)
NAN_BOXED(1055251683,32,FLEN)
NAN_BOXED(1049143728,32,FLEN)
NAN_BOXED(1071073997,32,FLEN)
NAN_BOXED(1055251683,32,FLEN)
NAN_BOXED(1049143728,32,FLEN)
NAN_BOXED(1071073997,32,FLEN)
NAN_BOXED(1055251683,32,FLEN)
NAN_BOXED(1049265701,32,FLEN)
NAN_BOXED(1076392038,32,FLEN)
NAN_BOXED(1060522421,32,FLEN)
NAN_BOXED(1049265701,32,FLEN)
NAN_BOXED(1076392038,32,FLEN)
NAN_BOXED(1060522421,32,FLEN)
NAN_BOXED(1049265701,32,FLEN)
NAN_BOXED(1076392038,32,FLEN)
NAN_BOXED(1060522421,32,FLEN)
NAN_BOXED(1049265701,32,FLEN)
NAN_BOXED(1076392038,32,FLEN)
NAN_BOXED(1060522421,32,FLEN)
NAN_BOXED(1049265701,32,FLEN)
NAN_BOXED(1076392038,32,FLEN)
NAN_BOXED(1060522421,32,FLEN)
NAN_BOXED(1049269401,32,FLEN)
NAN_BOXED(1077669399,32,FLEN)
NAN_BOXED(1061910237,32,FLEN)
NAN_BOXED(1049269401,32,FLEN)
NAN_BOXED(1077669399,32,FLEN)
NAN_BOXED(1061910237,32,FLEN)
NAN_BOXED(1049269401,32,FLEN)
NAN_BOXED(1077669399,32,FLEN)
NAN_BOXED(1061910237,32,FLEN)
NAN_BOXED(1049269401,32,FLEN)
NAN_BOXED(1077669399,32,FLEN)
NAN_BOXED(1061910237,32,FLEN)
NAN_BOXED(1049269401,32,FLEN)
NAN_BOXED(1077669399,32,FLEN)
NAN_BOXED(1061910237,32,FLEN)
NAN_BOXED(1049408375,32,FLEN)
NAN_BOXED(1070503403,32,FLEN)
NAN_BOXED(1055069600,32,FLEN)
NAN_BOXED(1049408375,32,FLEN)
NAN_BOXED(1070503403,32,FLEN)
NAN_BOXED(1055069600,32,FLEN)
NAN_BOXED(1049408375,32,FLEN)
NAN_BOXED(1070503403,32,FLEN)
NAN_BOXED(1055069600,32,FLEN)
NAN_BOXED(1049408375,32,FLEN)
NAN_BOXED(1070503403,32,FLEN)
NAN_BOXED(1055069600,32,FLEN)
NAN_BOXED(1049408375,32,FLEN)
NAN_BOXED(1070503403,32,FLEN)
NAN_BOXED(1055069600,32,FLEN)
NAN_BOXED(1049421616,32,FLEN)
NAN_BOXED(1078003070,32,FLEN)
NAN_BOXED(1062501027,32,FLEN)
NAN_BOXED(1049421616,32,FLEN)
NAN_BOXED(1078003070,32,FLEN)
NAN_BOXED(1062501027,32,FLEN)
NAN_BOXED(1049421616,32,FLEN)
NAN_BOXED(1078003070,32,FLEN)
NAN_BOXED(1062501027,32,FLEN)
NAN_BOXED(1049421616,32,FLEN)
NAN_BOXED(1078003070,32,FLEN)
NAN_BOXED(1062501027,32,FLEN)
NAN_BOXED(1049421616,32,FLEN)
NAN_BOXED(1078003070,32,FLEN)
NAN_BOXED(1062501027,32,FLEN)
NAN_BOXED(1049443188,32,FLEN)
NAN_BOXED(1067814543,32,FLEN)
NAN_BOXED(1052158960,32,FLEN)
NAN_BOXED(1049443188,32,FLEN)
NAN_BOXED(1067814543,32,FLEN)
NAN_BOXED(1052158960,32,FLEN)
NAN_BOXED(1049443188,32,FLEN)
NAN_BOXED(1067814543,32,FLEN)
NAN_BOXED(1052158960,32,FLEN)
NAN_BOXED(1049443188,32,FLEN)
NAN_BOXED(1067814543,32,FLEN)
NAN_BOXED(1052158960,32,FLEN)
NAN_BOXED(1049443188,32,FLEN)
NAN_BOXED(1067814543,32,FLEN)
NAN_BOXED(1052158960,32,FLEN)
NAN_BOXED(1049510462,32,FLEN)
NAN_BOXED(1080154724,32,FLEN)
NAN_BOXED(1065026346,32,FLEN)
NAN_BOXED(1049510462,32,FLEN)
NAN_BOXED(1080154724,32,FLEN)
NAN_BOXED(1065026346,32,FLEN)
NAN_BOXED(1049510462,32,FLEN)
NAN_BOXED(1080154724,32,FLEN)
NAN_BOXED(1065026346,32,FLEN)
NAN_BOXED(1049510462,32,FLEN)
NAN_BOXED(1080154724,32,FLEN)
NAN_BOXED(1065026346,32,FLEN)
NAN_BOXED(1049510462,32,FLEN)
NAN_BOXED(1080154724,32,FLEN)
NAN_BOXED(1065026346,32,FLEN)
NAN_BOXED(1049717070,32,FLEN)
NAN_BOXED(1054472425,32,FLEN)
NAN_BOXED(1039638348,32,FLEN)
NAN_BOXED(1049717070,32,FLEN)
NAN_BOXED(1054472425,32,FLEN)
NAN_BOXED(1039638348,32,FLEN)
NAN_BOXED(1049717070,32,FLEN)
NAN_BOXED(1054472425,32,FLEN)
NAN_BOXED(1039638348,32,FLEN)
NAN_BOXED(1049717070,32,FLEN)
NAN_BOXED(1054472425,32,FLEN)
NAN_BOXED(1039638348,32,FLEN)
NAN_BOXED(1049717070,32,FLEN)
NAN_BOXED(1054472425,32,FLEN)
NAN_BOXED(1039638348,32,FLEN)
NAN_BOXED(1050028054,32,FLEN)
NAN_BOXED(1067376852,32,FLEN)
NAN_BOXED(1052401978,32,FLEN)
NAN_BOXED(1050028054,32,FLEN)
NAN_BOXED(1067376852,32,FLEN)
NAN_BOXED(1052401978,32,FLEN)
NAN_BOXED(1050028054,32,FLEN)
NAN_BOXED(1067376852,32,FLEN)
NAN_BOXED(1052401978,32,FLEN)
NAN_BOXED(1050028054,32,FLEN)
NAN_BOXED(1067376852,32,FLEN)
NAN_BOXED(1052401978,32,FLEN)
NAN_BOXED(1050028054,32,FLEN)
NAN_BOXED(1067376852,32,FLEN)
NAN_BOXED(1052401978,32,FLEN)
NAN_BOXED(1050279965,32,FLEN)
NAN_BOXED(1053960756,32,FLEN)
NAN_BOXED(1039981303,32,FLEN)
NAN_BOXED(1050279965,32,FLEN)
NAN_BOXED(1053960756,32,FLEN)
NAN_BOXED(1039981303,32,FLEN)
NAN_BOXED(1050279965,32,FLEN)
NAN_BOXED(1053960756,32,FLEN)
NAN_BOXED(1039981303,32,FLEN)
NAN_BOXED(1050279965,32,FLEN)
NAN_BOXED(1053960756,32,FLEN)
NAN_BOXED(1039981303,32,FLEN)
NAN_BOXED(1050279965,32,FLEN)
NAN_BOXED(1053960756,32,FLEN)
NAN_BOXED(1039981303,32,FLEN)
NAN_BOXED(1050411582,32,FLEN)
NAN_BOXED(1068131724,32,FLEN)
NAN_BOXED(1053798080,32,FLEN)
NAN_BOXED(1050411582,32,FLEN)
NAN_BOXED(1068131724,32,FLEN)
NAN_BOXED(1053798080,32,FLEN)
NAN_BOXED(1050411582,32,FLEN)
NAN_BOXED(1068131724,32,FLEN)
NAN_BOXED(1053798080,32,FLEN)
NAN_BOXED(1050411582,32,FLEN)
NAN_BOXED(1068131724,32,FLEN)
NAN_BOXED(1053798080,32,FLEN)
NAN_BOXED(1050411582,32,FLEN)
NAN_BOXED(1068131724,32,FLEN)
NAN_BOXED(1053798080,32,FLEN)
NAN_BOXED(1050649476,32,FLEN)
NAN_BOXED(1072426045,32,FLEN)
NAN_BOXED(1058217580,32,FLEN)
NAN_BOXED(1050649476,32,FLEN)
NAN_BOXED(1072426045,32,FLEN)
NAN_BOXED(1058217580,32,FLEN)
NAN_BOXED(1050649476,32,FLEN)
NAN_BOXED(1072426045,32,FLEN)
NAN_BOXED(1058217580,32,FLEN)
NAN_BOXED(1050649476,32,FLEN)
NAN_BOXED(1072426045,32,FLEN)
NAN_BOXED(1058217580,32,FLEN)
NAN_BOXED(1050649476,32,FLEN)
NAN_BOXED(1072426045,32,FLEN)
NAN_BOXED(1058217580,32,FLEN)
NAN_BOXED(1050665040,32,FLEN)
NAN_BOXED(1030116705,32,FLEN)
NAN_BOXED(1016060123,32,FLEN)
NAN_BOXED(1050665040,32,FLEN)
NAN_BOXED(1030116705,32,FLEN)
NAN_BOXED(1016060123,32,FLEN)
NAN_BOXED(1050665040,32,FLEN)
NAN_BOXED(1030116705,32,FLEN)
NAN_BOXED(1016060123,32,FLEN)
NAN_BOXED(1050665040,32,FLEN)
NAN_BOXED(1030116705,32,FLEN)
NAN_BOXED(1016060123,32,FLEN)
NAN_BOXED(1050665040,32,FLEN)
NAN_BOXED(1030116705,32,FLEN)
NAN_BOXED(1016060123,32,FLEN)
NAN_BOXED(1050827657,32,FLEN)
NAN_BOXED(1064801350,32,FLEN)
NAN_BOXED(1050477659,32,FLEN)
NAN_BOXED(1050827657,32,FLEN)
NAN_BOXED(1064801350,32,FLEN)
NAN_BOXED(1050477659,32,FLEN)
NAN_BOXED(1050827657,32,FLEN)
NAN_BOXED(1064801350,32,FLEN)
NAN_BOXED(1050477659,32,FLEN)
NAN_BOXED(1050827657,32,FLEN)
NAN_BOXED(1064801350,32,FLEN)
NAN_BOXED(1050477659,32,FLEN)
NAN_BOXED(1050827657,32,FLEN)
NAN_BOXED(1064801350,32,FLEN)
NAN_BOXED(1050477659,32,FLEN)
NAN_BOXED(1050911389,32,FLEN)
NAN_BOXED(1071988711,32,FLEN)
NAN_BOXED(1058179407,32,FLEN)
NAN_BOXED(1050911389,32,FLEN)
NAN_BOXED(1071988711,32,FLEN)
NAN_BOXED(1058179407,32,FLEN)
NAN_BOXED(1050911389,32,FLEN)
NAN_BOXED(1071988711,32,FLEN)
NAN_BOXED(1058179407,32,FLEN)
NAN_BOXED(1050911389,32,FLEN)
NAN_BOXED(1071988711,32,FLEN)
NAN_BOXED(1058179407,32,FLEN)
NAN_BOXED(1050911389,32,FLEN)
NAN_BOXED(1071988711,32,FLEN)
NAN_BOXED(1058179407,32,FLEN)
NAN_BOXED(1051052314,32,FLEN)
NAN_BOXED(1077607207,32,FLEN)
NAN_BOXED(1064447365,32,FLEN)
NAN_BOXED(1051052314,32,FLEN)
NAN_BOXED(1077607207,32,FLEN)
NAN_BOXED(1064447365,32,FLEN)
NAN_BOXED(1051052314,32,FLEN)
NAN_BOXED(1077607207,32,FLEN)
NAN_BOXED(1064447365,32,FLEN)
NAN_BOXED(1051052314,32,FLEN)
NAN_BOXED(1077607207,32,FLEN)
NAN_BOXED(1064447365,32,FLEN)
NAN_BOXED(1051052314,32,FLEN)
NAN_BOXED(1077607207,32,FLEN)
NAN_BOXED(1064447365,32,FLEN)
NAN_BOXED(1051587291,32,FLEN)
NAN_BOXED(1075933570,32,FLEN)
NAN_BOXED(1062954426,32,FLEN)
NAN_BOXED(1051587291,32,FLEN)
NAN_BOXED(1075933570,32,FLEN)
NAN_BOXED(1062954426,32,FLEN)
NAN_BOXED(1051587291,32,FLEN)
NAN_BOXED(1075933570,32,FLEN)
NAN_BOXED(1062954426,32,FLEN)
NAN_BOXED(1051587291,32,FLEN)
NAN_BOXED(1075933570,32,FLEN)
NAN_BOXED(1062954426,32,FLEN)
NAN_BOXED(1051587291,32,FLEN)
NAN_BOXED(1075933570,32,FLEN)
NAN_BOXED(1062954426,32,FLEN)
NAN_BOXED(1051619404,32,FLEN)
NAN_BOXED(1076850905,32,FLEN)
NAN_BOXED(1064245074,32,FLEN)
NAN_BOXED(1051619404,32,FLEN)
NAN_BOXED(1076850905,32,FLEN)
NAN_BOXED(1064245074,32,FLEN)
NAN_BOXED(1051619404,32,FLEN)
NAN_BOXED(1076850905,32,FLEN)
NAN_BOXED(1064245074,32,FLEN)
NAN_BOXED(1051619404,32,FLEN)
NAN_BOXED(1076850905,32,FLEN)
NAN_BOXED(1064245074,32,FLEN)
NAN_BOXED(1051619404,32,FLEN)
NAN_BOXED(1076850905,32,FLEN)
NAN_BOXED(1064245074,32,FLEN)
NAN_BOXED(1051730273,32,FLEN)
NAN_BOXED(1073877824,32,FLEN)
NAN_BOXED(1060306020,32,FLEN)
NAN_BOXED(1051730273,32,FLEN)
NAN_BOXED(1073877824,32,FLEN)
NAN_BOXED(1060306020,32,FLEN)
NAN_BOXED(1051730273,32,FLEN)
NAN_BOXED(1073877824,32,FLEN)
NAN_BOXED(1060306020,32,FLEN)
NAN_BOXED(1051730273,32,FLEN)
NAN_BOXED(1073877824,32,FLEN)
NAN_BOXED(1060306020,32,FLEN)
NAN_BOXED(1051730273,32,FLEN)
NAN_BOXED(1073877824,32,FLEN)
NAN_BOXED(1060306020,32,FLEN)
NAN_BOXED(1051831516,32,FLEN)
NAN_BOXED(1058262476,32,FLEN)
NAN_BOXED(1045244464,32,FLEN)
NAN_BOXED(1051831516,32,FLEN)
NAN_BOXED(1058262476,32,FLEN)
NAN_BOXED(1045244464,32,FLEN)
NAN_BOXED(1051831516,32,FLEN)
NAN_BOXED(1058262476,32,FLEN)
NAN_BOXED(1045244464,32,FLEN)
NAN_BOXED(1051831516,32,FLEN)
NAN_BOXED(1058262476,32,FLEN)
NAN_BOXED(1045244464,32,FLEN)
NAN_BOXED(1051831516,32,FLEN)
NAN_BOXED(1058262476,32,FLEN)
NAN_BOXED(1045244464,32,FLEN)
NAN_BOXED(1051900087,32,FLEN)
NAN_BOXED(1076498642,32,FLEN)
NAN_BOXED(1064137936,32,FLEN)
NAN_BOXED(1051900087,32,FLEN)
NAN_BOXED(1076498642,32,FLEN)
NAN_BOXED(1064137936,32,FLEN)
NAN_BOXED(1051900087,32,FLEN)
NAN_BOXED(1076498642,32,FLEN)
NAN_BOXED(1064137936,32,FLEN)
NAN_BOXED(1051900087,32,FLEN)
NAN_BOXED(1076498642,32,FLEN)
NAN_BOXED(1064137936,32,FLEN)
NAN_BOXED(1051900087,32,FLEN)
NAN_BOXED(1076498642,32,FLEN)
NAN_BOXED(1064137936,32,FLEN)
NAN_BOXED(1052020425,32,FLEN)
NAN_BOXED(1059765482,32,FLEN)
NAN_BOXED(1047582752,32,FLEN)
NAN_BOXED(1052020425,32,FLEN)
NAN_BOXED(1059765482,32,FLEN)
NAN_BOXED(1047582752,32,FLEN)
NAN_BOXED(1052020425,32,FLEN)
NAN_BOXED(1059765482,32,FLEN)
NAN_BOXED(1047582752,32,FLEN)
NAN_BOXED(1052020425,32,FLEN)
NAN_BOXED(1059765482,32,FLEN)
NAN_BOXED(1047582752,32,FLEN)
NAN_BOXED(1052020425,32,FLEN)
NAN_BOXED(1059765482,32,FLEN)
NAN_BOXED(1047582752,32,FLEN)
NAN_BOXED(1052027782,32,FLEN)
NAN_BOXED(1017137047,32,FLEN)
NAN_BOXED(1004682101,32,FLEN)
NAN_BOXED(1052027782,32,FLEN)
NAN_BOXED(1017137047,32,FLEN)
NAN_BOXED(1004682101,32,FLEN)
NAN_BOXED(1052027782,32,FLEN)
NAN_BOXED(1017137047,32,FLEN)
NAN_BOXED(1004682101,32,FLEN)
NAN_BOXED(1052027782,32,FLEN)
NAN_BOXED(1017137047,32,FLEN)
NAN_BOXED(1004682101,32,FLEN)
NAN_BOXED(1052027782,32,FLEN)
NAN_BOXED(1017137047,32,FLEN)
NAN_BOXED(1004682101,32,FLEN)
NAN_BOXED(1052082244,32,FLEN)
NAN_BOXED(1073439623,32,FLEN)
NAN_BOXED(1060256595,32,FLEN)
NAN_BOXED(1052082244,32,FLEN)
NAN_BOXED(1073439623,32,FLEN)
NAN_BOXED(1060256595,32,FLEN)
NAN_BOXED(1052082244,32,FLEN)
NAN_BOXED(1073439623,32,FLEN)
NAN_BOXED(1060256595,32,FLEN)
NAN_BOXED(1052082244,32,FLEN)
NAN_BOXED(1073439623,32,FLEN)
NAN_BOXED(1060256595,32,FLEN)
NAN_BOXED(1052082244,32,FLEN)
NAN_BOXED(1073439623,32,FLEN)
NAN_BOXED(1060256595,32,FLEN)
NAN_BOXED(1052174277,32,FLEN)
NAN_BOXED(1076184578,32,FLEN)
NAN_BOXED(1064053454,32,FLEN)
NAN_BOXED(1052174277,32,FLEN)
NAN_BOXED(1076184578,32,FLEN)
NAN_BOXED(1064053454,32,FLEN)
NAN_BOXED(1052174277,32,FLEN)
NAN_BOXED(1076184578,32,FLEN)
NAN_BOXED(1064053454,32,FLEN)
NAN_BOXED(1052174277,32,FLEN)
NAN_BOXED(1076184578,32,FLEN)
NAN_BOXED(1064053454,32,FLEN)
NAN_BOXED(1052174277,32,FLEN)
NAN_BOXED(1076184578,32,FLEN)
NAN_BOXED(1064053454,32,FLEN)
NAN_BOXED(1052303445,32,FLEN)
NAN_BOXED(1071544800,32,FLEN)
NAN_BOXED(1059105421,32,FLEN)
NAN_BOXED(1052303445,32,FLEN)
NAN_BOXED(1071544800,32,FLEN)
NAN_BOXED(1059105421,32,FLEN)
NAN_BOXED(1052303445,32,FLEN)
NAN_BOXED(1071544800,32,FLEN)
NAN_BOXED(1059105421,32,FLEN)
NAN_BOXED(1052303445,32,FLEN)
NAN_BOXED(1071544800,32,FLEN)
NAN_BOXED(1059105421,32,FLEN)
NAN_BOXED(1052303445,32,FLEN)
NAN_BOXED(1071544800,32,FLEN)
NAN_BOXED(1059105421,32,FLEN)
NAN_BOXED(1052391437,32,FLEN)
NAN_BOXED(1062479856,32,FLEN)
NAN_BOXED(1050301304,32,FLEN)
NAN_BOXED(1052391437,32,FLEN)
NAN_BOXED(1062479856,32,FLEN)
NAN_BOXED(1050301304,32,FLEN)
NAN_BOXED(1052391437,32,FLEN)
NAN_BOXED(1062479856,32,FLEN)
NAN_BOXED(1050301304,32,FLEN)
NAN_BOXED(1052391437,32,FLEN)
NAN_BOXED(1062479856,32,FLEN)
NAN_BOXED(1050301304,32,FLEN)
NAN_BOXED(1052391437,32,FLEN)
NAN_BOXED(1062479856,32,FLEN)
NAN_BOXED(1050301304,32,FLEN)
NAN_BOXED(1052453566,32,FLEN)
NAN_BOXED(1057680156,32,FLEN)
NAN_BOXED(1045111263,32,FLEN)
NAN_BOXED(1052453566,32,FLEN)
NAN_BOXED(1057680156,32,FLEN)
NAN_BOXED(1045111263,32,FLEN)
NAN_BOXED(1052453566,32,FLEN)
NAN_BOXED(1057680156,32,FLEN)
NAN_BOXED(1045111263,32,FLEN)
NAN_BOXED(1052453566,32,FLEN)
NAN_BOXED(1057680156,32,FLEN)
NAN_BOXED(1045111263,32,FLEN)
NAN_BOXED(1052453566,32,FLEN)
NAN_BOXED(1057680156,32,FLEN)
NAN_BOXED(1045111263,32,FLEN)
NAN_BOXED(1052688658,32,FLEN)
NAN_BOXED(1041217749,32,FLEN)
NAN_BOXED(1029058341,32,FLEN)
NAN_BOXED(1052688658,32,FLEN)
NAN_BOXED(1041217749,32,FLEN)
NAN_BOXED(1029058341,32,FLEN)
NAN_BOXED(1052688658,32,FLEN)
NAN_BOXED(1041217749,32,FLEN)
NAN_BOXED(1029058341,32,FLEN)
NAN_BOXED(1052688658,32,FLEN)
NAN_BOXED(1041217749,32,FLEN)
NAN_BOXED(1029058341,32,FLEN)
NAN_BOXED(1052688658,32,FLEN)
NAN_BOXED(1041217749,32,FLEN)
NAN_BOXED(1029058341,32,FLEN)
NAN_BOXED(1052729150,32,FLEN)
NAN_BOXED(1062909722,32,FLEN)
NAN_BOXED(1050902524,32,FLEN)
NAN_BOXED(1052729150,32,FLEN)
NAN_BOXED(1062909722,32,FLEN)
NAN_BOXED(1050902524,32,FLEN)
NAN_BOXED(1052729150,32,FLEN)
NAN_BOXED(1062909722,32,FLEN)
NAN_BOXED(1050902524,32,FLEN)
NAN_BOXED(1052729150,32,FLEN)
NAN_BOXED(1062909722,32,FLEN)
NAN_BOXED(1050902524,32,FLEN)
NAN_BOXED(1052729150,32,FLEN)
NAN_BOXED(1062909722,32,FLEN)
NAN_BOXED(1050902524,32,FLEN)
NAN_BOXED(1052801630,32,FLEN)
NAN_BOXED(1049085498,32,FLEN)
NAN_BOXED(1036790564,32,FLEN)
NAN_BOXED(1052801630,32,FLEN)
NAN_BOXED(1049085498,32,FLEN)
NAN_BOXED(1036790564,32,FLEN)
NAN_BOXED(1052801630,32,FLEN)
NAN_BOXED(1049085498,32,FLEN)
NAN_BOXED(1036790564,32,FLEN)
NAN_BOXED(1052801630,32,FLEN)
NAN_BOXED(1049085498,32,FLEN)
NAN_BOXED(1036790564,32,FLEN)
NAN_BOXED(1052801630,32,FLEN)
NAN_BOXED(1049085498,32,FLEN)
NAN_BOXED(1036790564,32,FLEN)
NAN_BOXED(1052806305,32,FLEN)
NAN_BOXED(1067843988,32,FLEN)
NAN_BOXED(1056553154,32,FLEN)
NAN_BOXED(1052806305,32,FLEN)
NAN_BOXED(1067843988,32,FLEN)
NAN_BOXED(1056553154,32,FLEN)
NAN_BOXED(1052806305,32,FLEN)
NAN_BOXED(1067843988,32,FLEN)
NAN_BOXED(1056553154,32,FLEN)
NAN_BOXED(1052806305,32,FLEN)
NAN_BOXED(1067843988,32,FLEN)
NAN_BOXED(1056553154,32,FLEN)
NAN_BOXED(1052806305,32,FLEN)
NAN_BOXED(1067843988,32,FLEN)
NAN_BOXED(1056553154,32,FLEN)
NAN_BOXED(1053137087,32,FLEN)
NAN_BOXED(1074606782,32,FLEN)
NAN_BOXED(1062860952,32,FLEN)
NAN_BOXED(1053137087,32,FLEN)
NAN_BOXED(1074606782,32,FLEN)
NAN_BOXED(1062860952,32,FLEN)
NAN_BOXED(1053137087,32,FLEN)
NAN_BOXED(1074606782,32,FLEN)
NAN_BOXED(1062860952,32,FLEN)
NAN_BOXED(1053137087,32,FLEN)
NAN_BOXED(1074606782,32,FLEN)
NAN_BOXED(1062860952,32,FLEN)
NAN_BOXED(1053137087,32,FLEN)
NAN_BOXED(1074606782,32,FLEN)
NAN_BOXED(1062860952,32,FLEN)
NAN_BOXED(1053188798,32,FLEN)
NAN_BOXED(1067669174,32,FLEN)
NAN_BOXED(1056778275,32,FLEN)
NAN_BOXED(1053188798,32,FLEN)
NAN_BOXED(1067669174,32,FLEN)
NAN_BOXED(1056778275,32,FLEN)
NAN_BOXED(1053188798,32,FLEN)
NAN_BOXED(1067669174,32,FLEN)
NAN_BOXED(1056778275,32,FLEN)
NAN_BOXED(1053188798,32,FLEN)
NAN_BOXED(1067669174,32,FLEN)
NAN_BOXED(1056778275,32,FLEN)
NAN_BOXED(1053188798,32,FLEN)
NAN_BOXED(1067669174,32,FLEN)
NAN_BOXED(1056778275,32,FLEN)
NAN_BOXED(1053974119,32,FLEN)
NAN_BOXED(1072016648,32,FLEN)
NAN_BOXED(1060945059,32,FLEN)
NAN_BOXED(1053974119,32,FLEN)
NAN_BOXED(1072016648,32,FLEN)
NAN_BOXED(1060945059,32,FLEN)
NAN_BOXED(1053974119,32,FLEN)
NAN_BOXED(1072016648,32,FLEN)
NAN_BOXED(1060945059,32,FLEN)
NAN_BOXED(1053974119,32,FLEN)
NAN_BOXED(1072016648,32,FLEN)
NAN_BOXED(1060945059,32,FLEN)
NAN_BOXED(1053974119,32,FLEN)
NAN_BOXED(1072016648,32,FLEN)
NAN_BOXED(1060945059,32,FLEN)
NAN_BOXED(1054039450,32,FLEN)
NAN_BOXED(1075511442,32,FLEN)
NAN_BOXED(1065350218,32,FLEN)
NAN_BOXED(1054039450,32,FLEN)
NAN_BOXED(1075511442,32,FLEN)
NAN_BOXED(1065350218,32,FLEN)
NAN_BOXED(1054039450,32,FLEN)
NAN_BOXED(1075511442,32,FLEN)
NAN_BOXED(1065350218,32,FLEN)
NAN_BOXED(1054039450,32,FLEN)
NAN_BOXED(1075511442,32,FLEN)
NAN_BOXED(1065350218,32,FLEN)
NAN_BOXED(1054039450,32,FLEN)
NAN_BOXED(1075511442,32,FLEN)
NAN_BOXED(1065350218,32,FLEN)
NAN_BOXED(1054092909,32,FLEN)
NAN_BOXED(1066494735,32,FLEN)
NAN_BOXED(1055985169,32,FLEN)
NAN_BOXED(1054092909,32,FLEN)
NAN_BOXED(1066494735,32,FLEN)
NAN_BOXED(1055985169,32,FLEN)
NAN_BOXED(1054092909,32,FLEN)
NAN_BOXED(1066494735,32,FLEN)
NAN_BOXED(1055985169,32,FLEN)
NAN_BOXED(1054092909,32,FLEN)
NAN_BOXED(1066494735,32,FLEN)
NAN_BOXED(1055985169,32,FLEN)
NAN_BOXED(1054092909,32,FLEN)
NAN_BOXED(1066494735,32,FLEN)
NAN_BOXED(1055985169,32,FLEN)
NAN_BOXED(1054143971,32,FLEN)
NAN_BOXED(1048832990,32,FLEN)
NAN_BOXED(1037794325,32,FLEN)
NAN_BOXED(1054143971,32,FLEN)
NAN_BOXED(1048832990,32,FLEN)
NAN_BOXED(1037794325,32,FLEN)
NAN_BOXED(1054143971,32,FLEN)
NAN_BOXED(1048832990,32,FLEN)
NAN_BOXED(1037794325,32,FLEN)
NAN_BOXED(1054143971,32,FLEN)
NAN_BOXED(1048832990,32,FLEN)
NAN_BOXED(1037794325,32,FLEN)
NAN_BOXED(1054143971,32,FLEN)
NAN_BOXED(1048832990,32,FLEN)
NAN_BOXED(1037794325,32,FLEN)
NAN_BOXED(1054167887,32,FLEN)
NAN_BOXED(1047213438,32,FLEN)
NAN_BOXED(1036255245,32,FLEN)
NAN_BOXED(1054167887,32,FLEN)
NAN_BOXED(1047213438,32,FLEN)
NAN_BOXED(1036255245,32,FLEN)
NAN_BOXED(1054167887,32,FLEN)
NAN_BOXED(1047213438,32,FLEN)
NAN_BOXED(1036255245,32,FLEN)
NAN_BOXED(1054167887,32,FLEN)
NAN_BOXED(1047213438,32,FLEN)
NAN_BOXED(1036255245,32,FLEN)
NAN_BOXED(1054167887,32,FLEN)
NAN_BOXED(1047213438,32,FLEN)
NAN_BOXED(1036255245,32,FLEN)
NAN_BOXED(1054283769,32,FLEN)
NAN_BOXED(1067823042,32,FLEN)
NAN_BOXED(1057699360,32,FLEN)
NAN_BOXED(1054283769,32,FLEN)
NAN_BOXED(1067823042,32,FLEN)
NAN_BOXED(1057699360,32,FLEN)
NAN_BOXED(1054283769,32,FLEN)
NAN_BOXED(1067823042,32,FLEN)
NAN_BOXED(1057699360,32,FLEN)
NAN_BOXED(1054283769,32,FLEN)
NAN_BOXED(1067823042,32,FLEN)
NAN_BOXED(1057699360,32,FLEN)
NAN_BOXED(1054283769,32,FLEN)
NAN_BOXED(1067823042,32,FLEN)
NAN_BOXED(1057699360,32,FLEN)
NAN_BOXED(1054377462,32,FLEN)
NAN_BOXED(1068932085,32,FLEN)
NAN_BOXED(1058698021,32,FLEN)
NAN_BOXED(1054377462,32,FLEN)
NAN_BOXED(1068932085,32,FLEN)
NAN_BOXED(1058698021,32,FLEN)
NAN_BOXED(1054377462,32,FLEN)
NAN_BOXED(1068932085,32,FLEN)
NAN_BOXED(1058698021,32,FLEN)
NAN_BOXED(1054377462,32,FLEN)
NAN_BOXED(1068932085,32,FLEN)
NAN_BOXED(1058698021,32,FLEN)
NAN_BOXED(1054377462,32,FLEN)
NAN_BOXED(1068932085,32,FLEN)
NAN_BOXED(1058698021,32,FLEN)
NAN_BOXED(1054595835,32,FLEN)
NAN_BOXED(1060280941,32,FLEN)
NAN_BOXED(1050239714,32,FLEN)
NAN_BOXED(1054595835,32,FLEN)
NAN_BOXED(1060280941,32,FLEN)
NAN_BOXED(1050239714,32,FLEN)
NAN_BOXED(1054595835,32,FLEN)
NAN_BOXED(1060280941,32,FLEN)
NAN_BOXED(1050239714,32,FLEN)
NAN_BOXED(1054595835,32,FLEN)
NAN_BOXED(1060280941,32,FLEN)
NAN_BOXED(1050239714,32,FLEN)
NAN_BOXED(1054595835,32,FLEN)
NAN_BOXED(1060280941,32,FLEN)
NAN_BOXED(1050239714,32,FLEN)
NAN_BOXED(1054628624,32,FLEN)
NAN_BOXED(1048977747,32,FLEN)
NAN_BOXED(1038543028,32,FLEN)
NAN_BOXED(1054628624,32,FLEN)
NAN_BOXED(1048977747,32,FLEN)
NAN_BOXED(1038543028,32,FLEN)
NAN_BOXED(1054628624,32,FLEN)
NAN_BOXED(1048977747,32,FLEN)
NAN_BOXED(1038543028,32,FLEN)
NAN_BOXED(1054628624,32,FLEN)
NAN_BOXED(1048977747,32,FLEN)
NAN_BOXED(1038543028,32,FLEN)
NAN_BOXED(1054628624,32,FLEN)
NAN_BOXED(1048977747,32,FLEN)
NAN_BOXED(1038543028,32,FLEN)
NAN_BOXED(1054690902,32,FLEN)
NAN_BOXED(1074935902,32,FLEN)
NAN_BOXED(1065144017,32,FLEN)
NAN_BOXED(1054690902,32,FLEN)
NAN_BOXED(1074935902,32,FLEN)
NAN_BOXED(1065144017,32,FLEN)
NAN_BOXED(1054690902,32,FLEN)
NAN_BOXED(1074935902,32,FLEN)
NAN_BOXED(1065144017,32,FLEN)
NAN_BOXED(1054690902,32,FLEN)
NAN_BOXED(1074935902,32,FLEN)
NAN_BOXED(1065144017,32,FLEN)
NAN_BOXED(1054690902,32,FLEN)
NAN_BOXED(1074935902,32,FLEN)
NAN_BOXED(1065144017,32,FLEN)
NAN_BOXED(1054893313,32,FLEN)
NAN_BOXED(1057763581,32,FLEN)
NAN_BOXED(1047905371,32,FLEN)
NAN_BOXED(1054893313,32,FLEN)
NAN_BOXED(1057763581,32,FLEN)
NAN_BOXED(1047905371,32,FLEN)
NAN_BOXED(1054893313,32,FLEN)
NAN_BOXED(1057763581,32,FLEN)
NAN_BOXED(1047905371,32,FLEN)
NAN_BOXED(1054893313,32,FLEN)
NAN_BOXED(1057763581,32,FLEN)
NAN_BOXED(1047905371,32,FLEN)
NAN_BOXED(1054893313,32,FLEN)
NAN_BOXED(1057763581,32,FLEN)
NAN_BOXED(1047905371,32,FLEN)
NAN_BOXED(1054967656,32,FLEN)
NAN_BOXED(1040442153,32,FLEN)
NAN_BOXED(1030250707,32,FLEN)
NAN_BOXED(1054967656,32,FLEN)
NAN_BOXED(1040442153,32,FLEN)
NAN_BOXED(1030250707,32,FLEN)
NAN_BOXED(1054967656,32,FLEN)
NAN_BOXED(1040442153,32,FLEN)
NAN_BOXED(1030250707,32,FLEN)
NAN_BOXED(1054967656,32,FLEN)
NAN_BOXED(1040442153,32,FLEN)
NAN_BOXED(1030250707,32,FLEN)
NAN_BOXED(1054967656,32,FLEN)
NAN_BOXED(1040442153,32,FLEN)
NAN_BOXED(1030250707,32,FLEN)
NAN_BOXED(1055000759,32,FLEN)
NAN_BOXED(1062721904,32,FLEN)
NAN_BOXED(1052677455,32,FLEN)
NAN_BOXED(1055000759,32,FLEN)
NAN_BOXED(1062721904,32,FLEN)
NAN_BOXED(1052677455,32,FLEN)
NAN_BOXED(1055000759,32,FLEN)
NAN_BOXED(1062721904,32,FLEN)
NAN_BOXED(1052677455,32,FLEN)
NAN_BOXED(1055000759,32,FLEN)
NAN_BOXED(1062721904,32,FLEN)
NAN_BOXED(1052677455,32,FLEN)
NAN_BOXED(1055000759,32,FLEN)
NAN_BOXED(1062721904,32,FLEN)
NAN_BOXED(1052677455,32,FLEN)
NAN_BOXED(1055041210,32,FLEN)
NAN_BOXED(1068441139,32,FLEN)
NAN_BOXED(1058736822,32,FLEN)
NAN_BOXED(1055041210,32,FLEN)
NAN_BOXED(1068441139,32,FLEN)
NAN_BOXED(1058736822,32,FLEN)
NAN_BOXED(1055041210,32,FLEN)
NAN_BOXED(1068441139,32,FLEN)
NAN_BOXED(1058736822,32,FLEN)
NAN_BOXED(1055041210,32,FLEN)
NAN_BOXED(1068441139,32,FLEN)
NAN_BOXED(1058736822,32,FLEN)
NAN_BOXED(1055041210,32,FLEN)
NAN_BOXED(1068441139,32,FLEN)
NAN_BOXED(1058736822,32,FLEN)
NAN_BOXED(1055104287,32,FLEN)
NAN_BOXED(1056470109,32,FLEN)
NAN_BOXED(1046276013,32,FLEN)
NAN_BOXED(1055104287,32,FLEN)
NAN_BOXED(1056470109,32,FLEN)
NAN_BOXED(1046276013,32,FLEN)
NAN_BOXED(1055104287,32,FLEN)
NAN_BOXED(1056470109,32,FLEN)
NAN_BOXED(1046276013,32,FLEN)
NAN_BOXED(1055104287,32,FLEN)
NAN_BOXED(1056470109,32,FLEN)
NAN_BOXED(1046276013,32,FLEN)
NAN_BOXED(1055104287,32,FLEN)
NAN_BOXED(1056470109,32,FLEN)
NAN_BOXED(1046276013,32,FLEN)
NAN_BOXED(1055150982,32,FLEN)
NAN_BOXED(1067489958,32,FLEN)
NAN_BOXED(1057963555,32,FLEN)
NAN_BOXED(1055150982,32,FLEN)
NAN_BOXED(1067489958,32,FLEN)
NAN_BOXED(1057963555,32,FLEN)
NAN_BOXED(1055150982,32,FLEN)
NAN_BOXED(1067489958,32,FLEN)
NAN_BOXED(1057963555,32,FLEN)
NAN_BOXED(1055150982,32,FLEN)
NAN_BOXED(1067489958,32,FLEN)
NAN_BOXED(1057963555,32,FLEN)
NAN_BOXED(1055150982,32,FLEN)
NAN_BOXED(1067489958,32,FLEN)
NAN_BOXED(1057963555,32,FLEN)
NAN_BOXED(1055184071,32,FLEN)
NAN_BOXED(1042809627,32,FLEN)
NAN_BOXED(1033252458,32,FLEN)
NAN_BOXED(1055184071,32,FLEN)
NAN_BOXED(1042809627,32,FLEN)
NAN_BOXED(1033252458,32,FLEN)
NAN_BOXED(1055184071,32,FLEN)
NAN_BOXED(1042809627,32,FLEN)
NAN_BOXED(1033252458,32,FLEN)
NAN_BOXED(1055184071,32,FLEN)
NAN_BOXED(1042809627,32,FLEN)
NAN_BOXED(1033252458,32,FLEN)
NAN_BOXED(1055184071,32,FLEN)
NAN_BOXED(1042809627,32,FLEN)
NAN_BOXED(1033252458,32,FLEN)
NAN_BOXED(1055305679,32,FLEN)
NAN_BOXED(1048872114,32,FLEN)
NAN_BOXED(1039062133,32,FLEN)
NAN_BOXED(1055305679,32,FLEN)
NAN_BOXED(1048872114,32,FLEN)
NAN_BOXED(1039062133,32,FLEN)
NAN_BOXED(1055305679,32,FLEN)
NAN_BOXED(1048872114,32,FLEN)
NAN_BOXED(1039062133,32,FLEN)
NAN_BOXED(1055305679,32,FLEN)
NAN_BOXED(1048872114,32,FLEN)
NAN_BOXED(1039062133,32,FLEN)
NAN_BOXED(1055305679,32,FLEN)
NAN_BOXED(1048872114,32,FLEN)
NAN_BOXED(1039062133,32,FLEN)
NAN_BOXED(1055362569,32,FLEN)
NAN_BOXED(1074045089,32,FLEN)
NAN_BOXED(1064299791,32,FLEN)
NAN_BOXED(1055362569,32,FLEN)
NAN_BOXED(1074045089,32,FLEN)
NAN_BOXED(1064299791,32,FLEN)
NAN_BOXED(1055362569,32,FLEN)
NAN_BOXED(1074045089,32,FLEN)
NAN_BOXED(1064299791,32,FLEN)
NAN_BOXED(1055362569,32,FLEN)
NAN_BOXED(1074045089,32,FLEN)
NAN_BOXED(1064299791,32,FLEN)
NAN_BOXED(1055362569,32,FLEN)
NAN_BOXED(1074045089,32,FLEN)
NAN_BOXED(1064299791,32,FLEN)
NAN_BOXED(1055515981,32,FLEN)
NAN_BOXED(1074286301,32,FLEN)
NAN_BOXED(1064899518,32,FLEN)
NAN_BOXED(1055515981,32,FLEN)
NAN_BOXED(1074286301,32,FLEN)
NAN_BOXED(1064899518,32,FLEN)
NAN_BOXED(1055515981,32,FLEN)
NAN_BOXED(1074286301,32,FLEN)
NAN_BOXED(1064899518,32,FLEN)
NAN_BOXED(1055515981,32,FLEN)
NAN_BOXED(1074286301,32,FLEN)
NAN_BOXED(1064899518,32,FLEN)
NAN_BOXED(1055515981,32,FLEN)
NAN_BOXED(1074286301,32,FLEN)
NAN_BOXED(1064899518,32,FLEN)
NAN_BOXED(1055760607,32,FLEN)
NAN_BOXED(1068429336,32,FLEN)
NAN_BOXED(1059217974,32,FLEN)
NAN_BOXED(1055760607,32,FLEN)
NAN_BOXED(1068429336,32,FLEN)
NAN_BOXED(1059217974,32,FLEN)
NAN_BOXED(1055760607,32,FLEN)
NAN_BOXED(1068429336,32,FLEN)
NAN_BOXED(1059217974,32,FLEN)
NAN_BOXED(1055760607,32,FLEN)
NAN_BOXED(1068429336,32,FLEN)
NAN_BOXED(1059217974,32,FLEN)
NAN_BOXED(1055760607,32,FLEN)
NAN_BOXED(1068429336,32,FLEN)
NAN_BOXED(1059217974,32,FLEN)
NAN_BOXED(1055870988,32,FLEN)
NAN_BOXED(1056048682,32,FLEN)
NAN_BOXED(1046626159,32,FLEN)
NAN_BOXED(1055870988,32,FLEN)
NAN_BOXED(1056048682,32,FLEN)
NAN_BOXED(1046626159,32,FLEN)
NAN_BOXED(1055870988,32,FLEN)
NAN_BOXED(1056048682,32,FLEN)
NAN_BOXED(1046626159,32,FLEN)
NAN_BOXED(1055870988,32,FLEN)
NAN_BOXED(1056048682,32,FLEN)
NAN_BOXED(1046626159,32,FLEN)
NAN_BOXED(1055870988,32,FLEN)
NAN_BOXED(1056048682,32,FLEN)
NAN_BOXED(1046626159,32,FLEN)
NAN_BOXED(1056016447,32,FLEN)
NAN_BOXED(1072139868,32,FLEN)
NAN_BOXED(1062893633,32,FLEN)
NAN_BOXED(1056016447,32,FLEN)
NAN_BOXED(1072139868,32,FLEN)
NAN_BOXED(1062893633,32,FLEN)
NAN_BOXED(1056016447,32,FLEN)
NAN_BOXED(1072139868,32,FLEN)
NAN_BOXED(1062893633,32,FLEN)
NAN_BOXED(1056016447,32,FLEN)
NAN_BOXED(1072139868,32,FLEN)
NAN_BOXED(1062893633,32,FLEN)
NAN_BOXED(1056016447,32,FLEN)
NAN_BOXED(1072139868,32,FLEN)
NAN_BOXED(1062893633,32,FLEN)
NAN_BOXED(1056021411,32,FLEN)
NAN_BOXED(1027251159,32,FLEN)
NAN_BOXED(1018175017,32,FLEN)
NAN_BOXED(1056021411,32,FLEN)
NAN_BOXED(1027251159,32,FLEN)
NAN_BOXED(1018175017,32,FLEN)
NAN_BOXED(1056021411,32,FLEN)
NAN_BOXED(1027251159,32,FLEN)
NAN_BOXED(1018175017,32,FLEN)
NAN_BOXED(1056021411,32,FLEN)
NAN_BOXED(1027251159,32,FLEN)
NAN_BOXED(1018175017,32,FLEN)
NAN_BOXED(1056021411,32,FLEN)
NAN_BOXED(1027251159,32,FLEN)
NAN_BOXED(1018175017,32,FLEN)
NAN_BOXED(1056061489,32,FLEN)
NAN_BOXED(1070468440,32,FLEN)
NAN_BOXED(1061352920,32,FLEN)
NAN_BOXED(1056061489,32,FLEN)
NAN_BOXED(1070468440,32,FLEN)
NAN_BOXED(1061352920,32,FLEN)
NAN_BOXED(1056061489,32,FLEN)
NAN_BOXED(1070468440,32,FLEN)
NAN_BOXED(1061352920,32,FLEN)
NAN_BOXED(1056061489,32,FLEN)
NAN_BOXED(1070468440,32,FLEN)
NAN_BOXED(1061352920,32,FLEN)
NAN_BOXED(1056061489,32,FLEN)
NAN_BOXED(1070468440,32,FLEN)
NAN_BOXED(1061352920,32,FLEN)
NAN_BOXED(1056072696,32,FLEN)
NAN_BOXED(1041207710,32,FLEN)
NAN_BOXED(1032318903,32,FLEN)
NAN_BOXED(1056072696,32,FLEN)
NAN_BOXED(1041207710,32,FLEN)
NAN_BOXED(1032318903,32,FLEN)
NAN_BOXED(1056072696,32,FLEN)
NAN_BOXED(1041207710,32,FLEN)
NAN_BOXED(1032318903,32,FLEN)
NAN_BOXED(1056072696,32,FLEN)
NAN_BOXED(1041207710,32,FLEN)
NAN_BOXED(1032318903,32,FLEN)
NAN_BOXED(1056072696,32,FLEN)
NAN_BOXED(1041207710,32,FLEN)
NAN_BOXED(1032318903,32,FLEN)
NAN_BOXED(1056119153,32,FLEN)
NAN_BOXED(1049011443,32,FLEN)
NAN_BOXED(1040168937,32,FLEN)
NAN_BOXED(1056119153,32,FLEN)
NAN_BOXED(1049011443,32,FLEN)
NAN_BOXED(1040168937,32,FLEN)
NAN_BOXED(1056119153,32,FLEN)
NAN_BOXED(1049011443,32,FLEN)
NAN_BOXED(1040168937,32,FLEN)
NAN_BOXED(1056119153,32,FLEN)
NAN_BOXED(1049011443,32,FLEN)
NAN_BOXED(1040168937,32,FLEN)
NAN_BOXED(1056119153,32,FLEN)
NAN_BOXED(1049011443,32,FLEN)
NAN_BOXED(1040168937,32,FLEN)
NAN_BOXED(1056175857,32,FLEN)
NAN_BOXED(1073991006,32,FLEN)
NAN_BOXED(1065039400,32,FLEN)
NAN_BOXED(1056175857,32,FLEN)
NAN_BOXED(1073991006,32,FLEN)
NAN_BOXED(1065039400,32,FLEN)
NAN_BOXED(1056175857,32,FLEN)
NAN_BOXED(1073991006,32,FLEN)
NAN_BOXED(1065039400,32,FLEN)
NAN_BOXED(1056175857,32,FLEN)
NAN_BOXED(1073991006,32,FLEN)
NAN_BOXED(1065039400,32,FLEN)
NAN_BOXED(1056175857,32,FLEN)
NAN_BOXED(1073991006,32,FLEN)
NAN_BOXED(1065039400,32,FLEN)
NAN_BOXED(1056214142,32,FLEN)
NAN_BOXED(1059743318,32,FLEN)
NAN_BOXED(1050855182,32,FLEN)
NAN_BOXED(1056214142,32,FLEN)
NAN_BOXED(1059743318,32,FLEN)
NAN_BOXED(1050855182,32,FLEN)
NAN_BOXED(1056214142,32,FLEN)
NAN_BOXED(1059743318,32,FLEN)
NAN_BOXED(1050855182,32,FLEN)
NAN_BOXED(1056214142,32,FLEN)
NAN_BOXED(1059743318,32,FLEN)
NAN_BOXED(1050855182,32,FLEN)
NAN_BOXED(1056214142,32,FLEN)
NAN_BOXED(1059743318,32,FLEN)
NAN_BOXED(1050855182,32,FLEN)
NAN_BOXED(1056440989,32,FLEN)
NAN_BOXED(1068409598,32,FLEN)
NAN_BOXED(1059663791,32,FLEN)
NAN_BOXED(1056440989,32,FLEN)
NAN_BOXED(1068409598,32,FLEN)
NAN_BOXED(1059663791,32,FLEN)
NAN_BOXED(1056440989,32,FLEN)
NAN_BOXED(1068409598,32,FLEN)
NAN_BOXED(1059663791,32,FLEN)
NAN_BOXED(1056440989,32,FLEN)
NAN_BOXED(1068409598,32,FLEN)
NAN_BOXED(1059663791,32,FLEN)
NAN_BOXED(1056440989,32,FLEN)
NAN_BOXED(1068409598,32,FLEN)
NAN_BOXED(1059663791,32,FLEN)
NAN_BOXED(1056444801,32,FLEN)
NAN_BOXED(1061817724,32,FLEN)
NAN_BOXED(1053018850,32,FLEN)
NAN_BOXED(1056444801,32,FLEN)
NAN_BOXED(1061817724,32,FLEN)
NAN_BOXED(1053018850,32,FLEN)
NAN_BOXED(1056444801,32,FLEN)
NAN_BOXED(1061817724,32,FLEN)
NAN_BOXED(1053018850,32,FLEN)
NAN_BOXED(1056444801,32,FLEN)
NAN_BOXED(1061817724,32,FLEN)
NAN_BOXED(1053018850,32,FLEN)
NAN_BOXED(1056444801,32,FLEN)
NAN_BOXED(1061817724,32,FLEN)
NAN_BOXED(1053018850,32,FLEN)
NAN_BOXED(1056556536,32,FLEN)
NAN_BOXED(1059143263,32,FLEN)
NAN_BOXED(1050497628,32,FLEN)
NAN_BOXED(1056556536,32,FLEN)
NAN_BOXED(1059143263,32,FLEN)
NAN_BOXED(1050497628,32,FLEN)
NAN_BOXED(1056556536,32,FLEN)
NAN_BOXED(1059143263,32,FLEN)
NAN_BOXED(1050497628,32,FLEN)
NAN_BOXED(1056556536,32,FLEN)
NAN_BOXED(1059143263,32,FLEN)
NAN_BOXED(1050497628,32,FLEN)
NAN_BOXED(1056556536,32,FLEN)
NAN_BOXED(1059143263,32,FLEN)
NAN_BOXED(1050497628,32,FLEN)
NAN_BOXED(1056817939,32,FLEN)
NAN_BOXED(1051362234,32,FLEN)
NAN_BOXED(1042875934,32,FLEN)
NAN_BOXED(1056817939,32,FLEN)
NAN_BOXED(1051362234,32,FLEN)
NAN_BOXED(1042875934,32,FLEN)
NAN_BOXED(1056817939,32,FLEN)
NAN_BOXED(1051362234,32,FLEN)
NAN_BOXED(1042875934,32,FLEN)
NAN_BOXED(1056817939,32,FLEN)
NAN_BOXED(1051362234,32,FLEN)
NAN_BOXED(1042875934,32,FLEN)
NAN_BOXED(1056817939,32,FLEN)
NAN_BOXED(1051362234,32,FLEN)
NAN_BOXED(1042875934,32,FLEN)
NAN_BOXED(1056850665,32,FLEN)
NAN_BOXED(1061088638,32,FLEN)
NAN_BOXED(1052615050,32,FLEN)
NAN_BOXED(1056850665,32,FLEN)
NAN_BOXED(1061088638,32,FLEN)
NAN_BOXED(1052615050,32,FLEN)
NAN_BOXED(1056850665,32,FLEN)
NAN_BOXED(1061088638,32,FLEN)
NAN_BOXED(1052615050,32,FLEN)
NAN_BOXED(1056850665,32,FLEN)
NAN_BOXED(1061088638,32,FLEN)
NAN_BOXED(1052615050,32,FLEN)
NAN_BOXED(1056850665,32,FLEN)
NAN_BOXED(1061088638,32,FLEN)
NAN_BOXED(1052615050,32,FLEN)
NAN_BOXED(1056864916,32,FLEN)
NAN_BOXED(1064265333,32,FLEN)
NAN_BOXED(1055783498,32,FLEN)
NAN_BOXED(1056864916,32,FLEN)
NAN_BOXED(1064265333,32,FLEN)
NAN_BOXED(1055783498,32,FLEN)
NAN_BOXED(1056864916,32,FLEN)
NAN_BOXED(1064265333,32,FLEN)
NAN_BOXED(1055783498,32,FLEN)
NAN_BOXED(1056864916,32,FLEN)
NAN_BOXED(1064265333,32,FLEN)
NAN_BOXED(1055783498,32,FLEN)
NAN_BOXED(1056864916,32,FLEN)
NAN_BOXED(1064265333,32,FLEN)
NAN_BOXED(1055783498,32,FLEN)
NAN_BOXED(1056909278,32,FLEN)
NAN_BOXED(1064337326,32,FLEN)
NAN_BOXED(1055896739,32,FLEN)
NAN_BOXED(1056909278,32,FLEN)
NAN_BOXED(1064337326,32,FLEN)
NAN_BOXED(1055896739,32,FLEN)
NAN_BOXED(1056909278,32,FLEN)
NAN_BOXED(1064337326,32,FLEN)
NAN_BOXED(1055896739,32,FLEN)
NAN_BOXED(1056909278,32,FLEN)
NAN_BOXED(1064337326,32,FLEN)
NAN_BOXED(1055896739,32,FLEN)
NAN_BOXED(1056909278,32,FLEN)
NAN_BOXED(1064337326,32,FLEN)
NAN_BOXED(1055896739,32,FLEN)
NAN_BOXED(1056961635,32,FLEN)
NAN_BOXED(1070759603,32,FLEN)
NAN_BOXED(1062368551,32,FLEN)
NAN_BOXED(1056961635,32,FLEN)
NAN_BOXED(1070759603,32,FLEN)
NAN_BOXED(1062368551,32,FLEN)
NAN_BOXED(1056961635,32,FLEN)
NAN_BOXED(1070759603,32,FLEN)
NAN_BOXED(1062368551,32,FLEN)
NAN_BOXED(1056961635,32,FLEN)
NAN_BOXED(1070759603,32,FLEN)
NAN_BOXED(1062368551,32,FLEN)
NAN_BOXED(1056961635,32,FLEN)
NAN_BOXED(1070759603,32,FLEN)
NAN_BOXED(1062368551,32,FLEN)
NAN_BOXED(1057013668,32,FLEN)
NAN_BOXED(1069974326,32,FLEN)
NAN_BOXED(1061661804,32,FLEN)
NAN_BOXED(1057013668,32,FLEN)
NAN_BOXED(1069974326,32,FLEN)
NAN_BOXED(1061661804,32,FLEN)
NAN_BOXED(1057013668,32,FLEN)
NAN_BOXED(1069974326,32,FLEN)
NAN_BOXED(1061661804,32,FLEN)
NAN_BOXED(1057013668,32,FLEN)
NAN_BOXED(1069974326,32,FLEN)
NAN_BOXED(1061661804,32,FLEN)
NAN_BOXED(1057013668,32,FLEN)
NAN_BOXED(1069974326,32,FLEN)
NAN_BOXED(1061661804,32,FLEN)
NAN_BOXED(1057048467,32,FLEN)
NAN_BOXED(1051176407,32,FLEN)
NAN_BOXED(1042897655,32,FLEN)
NAN_BOXED(1057048467,32,FLEN)
NAN_BOXED(1051176407,32,FLEN)
NAN_BOXED(1042897655,32,FLEN)
NAN_BOXED(1057048467,32,FLEN)
NAN_BOXED(1051176407,32,FLEN)
NAN_BOXED(1042897655,32,FLEN)
NAN_BOXED(1057048467,32,FLEN)
NAN_BOXED(1051176407,32,FLEN)
NAN_BOXED(1042897655,32,FLEN)
NAN_BOXED(1057048467,32,FLEN)
NAN_BOXED(1051176407,32,FLEN)
NAN_BOXED(1042897655,32,FLEN)
NAN_BOXED(1057066130,32,FLEN)
NAN_BOXED(1067199655,32,FLEN)
NAN_BOXED(1058934916,32,FLEN)
NAN_BOXED(1057066130,32,FLEN)
NAN_BOXED(1067199655,32,FLEN)
NAN_BOXED(1058934916,32,FLEN)
NAN_BOXED(1057066130,32,FLEN)
NAN_BOXED(1067199655,32,FLEN)
NAN_BOXED(1058934916,32,FLEN)
NAN_BOXED(1057066130,32,FLEN)
NAN_BOXED(1067199655,32,FLEN)
NAN_BOXED(1058934916,32,FLEN)
NAN_BOXED(1057066130,32,FLEN)
NAN_BOXED(1067199655,32,FLEN)
NAN_BOXED(1058934916,32,FLEN)
NAN_BOXED(1057144219,32,FLEN)
NAN_BOXED(1073335691,32,FLEN)
NAN_BOXED(1065297610,32,FLEN)
NAN_BOXED(1057144219,32,FLEN)
NAN_BOXED(1073335691,32,FLEN)
NAN_BOXED(1065297610,32,FLEN)
NAN_BOXED(1057144219,32,FLEN)
NAN_BOXED(1073335691,32,FLEN)
NAN_BOXED(1065297610,32,FLEN)
NAN_BOXED(1057144219,32,FLEN)
NAN_BOXED(1073335691,32,FLEN)
NAN_BOXED(1065297610,32,FLEN)
NAN_BOXED(1057144219,32,FLEN)
NAN_BOXED(1073335691,32,FLEN)
NAN_BOXED(1065297610,32,FLEN)
NAN_BOXED(1057316759,32,FLEN)
NAN_BOXED(1058761786,32,FLEN)
NAN_BOXED(1050800774,32,FLEN)
NAN_BOXED(1057316759,32,FLEN)
NAN_BOXED(1058761786,32,FLEN)
NAN_BOXED(1050800774,32,FLEN)
NAN_BOXED(1057316759,32,FLEN)
NAN_BOXED(1058761786,32,FLEN)
NAN_BOXED(1050800774,32,FLEN)
NAN_BOXED(1057316759,32,FLEN)
NAN_BOXED(1058761786,32,FLEN)
NAN_BOXED(1050800774,32,FLEN)
NAN_BOXED(1057316759,32,FLEN)
NAN_BOXED(1058761786,32,FLEN)
NAN_BOXED(1050800774,32,FLEN)
NAN_BOXED(1057333097,32,FLEN)
NAN_BOXED(1038452574,32,FLEN)
NAN_BOXED(1030724739,32,FLEN)
NAN_BOXED(1057333097,32,FLEN)
NAN_BOXED(1038452574,32,FLEN)
NAN_BOXED(1030724739,32,FLEN)
NAN_BOXED(1057333097,32,FLEN)
NAN_BOXED(1038452574,32,FLEN)
NAN_BOXED(1030724739,32,FLEN)
NAN_BOXED(1057333097,32,FLEN)
NAN_BOXED(1038452574,32,FLEN)
NAN_BOXED(1030724739,32,FLEN)
NAN_BOXED(1057333097,32,FLEN)
NAN_BOXED(1038452574,32,FLEN)
NAN_BOXED(1030724739,32,FLEN)
NAN_BOXED(1057390017,32,FLEN)
NAN_BOXED(1064455193,32,FLEN)
NAN_BOXED(1056871863,32,FLEN)
NAN_BOXED(1057390017,32,FLEN)
NAN_BOXED(1064455193,32,FLEN)
NAN_BOXED(1056871863,32,FLEN)
NAN_BOXED(1057390017,32,FLEN)
NAN_BOXED(1064455193,32,FLEN)
NAN_BOXED(1056871863,32,FLEN)
NAN_BOXED(1057390017,32,FLEN)
NAN_BOXED(1064455193,32,FLEN)
NAN_BOXED(1056871863,32,FLEN)
NAN_BOXED(1057390017,32,FLEN)
NAN_BOXED(1064455193,32,FLEN)
NAN_BOXED(1056871863,32,FLEN)
NAN_BOXED(1057399165,32,FLEN)
NAN_BOXED(1059290153,32,FLEN)
NAN_BOXED(1051456573,32,FLEN)
NAN_BOXED(1057399165,32,FLEN)
NAN_BOXED(1059290153,32,FLEN)
NAN_BOXED(1051456573,32,FLEN)
NAN_BOXED(1057399165,32,FLEN)
NAN_BOXED(1059290153,32,FLEN)
NAN_BOXED(1051456573,32,FLEN)
NAN_BOXED(1057399165,32,FLEN)
NAN_BOXED(1059290153,32,FLEN)
NAN_BOXED(1051456573,32,FLEN)
NAN_BOXED(1057399165,32,FLEN)
NAN_BOXED(1059290153,32,FLEN)
NAN_BOXED(1051456573,32,FLEN)
NAN_BOXED(1057431281,32,FLEN)
NAN_BOXED(1067395811,32,FLEN)
NAN_BOXED(1059587510,32,FLEN)
NAN_BOXED(1057431281,32,FLEN)
NAN_BOXED(1067395811,32,FLEN)
NAN_BOXED(1059587510,32,FLEN)
NAN_BOXED(1057431281,32,FLEN)
NAN_BOXED(1067395811,32,FLEN)
NAN_BOXED(1059587510,32,FLEN)
NAN_BOXED(1057431281,32,FLEN)
NAN_BOXED(1067395811,32,FLEN)
NAN_BOXED(1059587510,32,FLEN)
NAN_BOXED(1057431281,32,FLEN)
NAN_BOXED(1067395811,32,FLEN)
NAN_BOXED(1059587510,32,FLEN)
NAN_BOXED(1057535210,32,FLEN)
NAN_BOXED(1064792566,32,FLEN)
NAN_BOXED(1057235817,32,FLEN)
NAN_BOXED(1057535210,32,FLEN)
NAN_BOXED(1064792566,32,FLEN)
NAN_BOXED(1057235817,32,FLEN)
NAN_BOXED(1057535210,32,FLEN)
NAN_BOXED(1064792566,32,FLEN)
NAN_BOXED(1057235817,32,FLEN)
NAN_BOXED(1057535210,32,FLEN)
NAN_BOXED(1064792566,32,FLEN)
NAN_BOXED(1057235817,32,FLEN)
NAN_BOXED(1057535210,32,FLEN)
NAN_BOXED(1064792566,32,FLEN)
NAN_BOXED(1057235817,32,FLEN)
NAN_BOXED(1057680574,32,FLEN)
NAN_BOXED(1062441696,32,FLEN)
NAN_BOXED(1055236524,32,FLEN)
NAN_BOXED(1057680574,32,FLEN)
NAN_BOXED(1062441696,32,FLEN)
NAN_BOXED(1055236524,32,FLEN)
NAN_BOXED(1057680574,32,FLEN)
NAN_BOXED(1062441696,32,FLEN)
NAN_BOXED(1055236524,32,FLEN)
NAN_BOXED(1057680574,32,FLEN)
NAN_BOXED(1062441696,32,FLEN)
NAN_BOXED(1055236524,32,FLEN)
NAN_BOXED(1057680574,32,FLEN)
NAN_BOXED(1062441696,32,FLEN)
NAN_BOXED(1055236524,32,FLEN)
NAN_BOXED(1057740159,32,FLEN)
NAN_BOXED(1067113505,32,FLEN)
NAN_BOXED(1059663193,32,FLEN)
NAN_BOXED(1057740159,32,FLEN)
NAN_BOXED(1067113505,32,FLEN)
NAN_BOXED(1059663193,32,FLEN)
NAN_BOXED(1057740159,32,FLEN)
NAN_BOXED(1067113505,32,FLEN)
NAN_BOXED(1059663193,32,FLEN)
NAN_BOXED(1057740159,32,FLEN)
NAN_BOXED(1067113505,32,FLEN)
NAN_BOXED(1059663193,32,FLEN)
NAN_BOXED(1057740159,32,FLEN)
NAN_BOXED(1067113505,32,FLEN)
NAN_BOXED(1059663193,32,FLEN)
NAN_BOXED(1057750043,32,FLEN)
NAN_BOXED(1067706766,32,FLEN)
NAN_BOXED(1060323960,32,FLEN)
NAN_BOXED(1057750043,32,FLEN)
NAN_BOXED(1067706766,32,FLEN)
NAN_BOXED(1060323960,32,FLEN)
NAN_BOXED(1057750043,32,FLEN)
NAN_BOXED(1067706766,32,FLEN)
NAN_BOXED(1060323960,32,FLEN)
NAN_BOXED(1057750043,32,FLEN)
NAN_BOXED(1067706766,32,FLEN)
NAN_BOXED(1060323960,32,FLEN)
NAN_BOXED(1057750043,32,FLEN)
NAN_BOXED(1067706766,32,FLEN)
NAN_BOXED(1060323960,32,FLEN)
NAN_BOXED(1057764112,32,FLEN)
NAN_BOXED(1062873655,32,FLEN)
NAN_BOXED(1055847734,32,FLEN)
NAN_BOXED(1057764112,32,FLEN)
NAN_BOXED(1062873655,32,FLEN)
NAN_BOXED(1055847734,32,FLEN)
NAN_BOXED(1057764112,32,FLEN)
NAN_BOXED(1062873655,32,FLEN)
NAN_BOXED(1055847734,32,FLEN)
NAN_BOXED(1057764112,32,FLEN)
NAN_BOXED(1062873655,32,FLEN)
NAN_BOXED(1055847734,32,FLEN)
NAN_BOXED(1057764112,32,FLEN)
NAN_BOXED(1062873655,32,FLEN)
NAN_BOXED(1055847734,32,FLEN)
NAN_BOXED(1057804132,32,FLEN)
NAN_BOXED(1070086557,32,FLEN)
NAN_BOXED(1063011182,32,FLEN)
NAN_BOXED(1057804132,32,FLEN)
NAN_BOXED(1070086557,32,FLEN)
NAN_BOXED(1063011182,32,FLEN)
NAN_BOXED(1057804132,32,FLEN)
NAN_BOXED(1070086557,32,FLEN)
NAN_BOXED(1063011182,32,FLEN)
NAN_BOXED(1057804132,32,FLEN)
NAN_BOXED(1070086557,32,FLEN)
NAN_BOXED(1063011182,32,FLEN)
NAN_BOXED(1057804132,32,FLEN)
NAN_BOXED(1070086557,32,FLEN)
NAN_BOXED(1063011182,32,FLEN)
NAN_BOXED(1057969145,32,FLEN)
NAN_BOXED(1069204101,32,FLEN)
NAN_BOXED(1062281175,32,FLEN)
NAN_BOXED(1057969145,32,FLEN)
NAN_BOXED(1069204101,32,FLEN)
NAN_BOXED(1062281175,32,FLEN)
NAN_BOXED(1057969145,32,FLEN)
NAN_BOXED(1069204101,32,FLEN)
NAN_BOXED(1062281175,32,FLEN)
NAN_BOXED(1057969145,32,FLEN)
NAN_BOXED(1069204101,32,FLEN)
NAN_BOXED(1062281175,32,FLEN)
NAN_BOXED(1057969145,32,FLEN)
NAN_BOXED(1069204101,32,FLEN)
NAN_BOXED(1062281175,32,FLEN)
NAN_BOXED(1058075101,32,FLEN)
NAN_BOXED(1047000708,32,FLEN)
NAN_BOXED(1040405970,32,FLEN)
NAN_BOXED(1058075101,32,FLEN)
NAN_BOXED(1047000708,32,FLEN)
NAN_BOXED(1040405970,32,FLEN)
NAN_BOXED(1058075101,32,FLEN)
NAN_BOXED(1047000708,32,FLEN)
NAN_BOXED(1040405970,32,FLEN)
NAN_BOXED(1058075101,32,FLEN)
NAN_BOXED(1047000708,32,FLEN)
NAN_BOXED(1040405970,32,FLEN)
NAN_BOXED(1058075101,32,FLEN)
NAN_BOXED(1047000708,32,FLEN)
NAN_BOXED(1040405970,32,FLEN)
NAN_BOXED(1058230965,32,FLEN)
NAN_BOXED(1050283086,32,FLEN)
NAN_BOXED(1043418541,32,FLEN)
NAN_BOXED(1058230965,32,FLEN)
NAN_BOXED(1050283086,32,FLEN)
NAN_BOXED(1043418541,32,FLEN)
NAN_BOXED(1058230965,32,FLEN)
NAN_BOXED(1050283086,32,FLEN)
NAN_BOXED(1043418541,32,FLEN)
NAN_BOXED(1058230965,32,FLEN)
NAN_BOXED(1050283086,32,FLEN)
NAN_BOXED(1043418541,32,FLEN)
NAN_BOXED(1058230965,32,FLEN)
NAN_BOXED(1050283086,32,FLEN)
NAN_BOXED(1043418541,32,FLEN)
NAN_BOXED(1058268966,32,FLEN)
NAN_BOXED(1042088634,32,FLEN)
NAN_BOXED(1035300012,32,FLEN)
NAN_BOXED(1058268966,32,FLEN)
NAN_BOXED(1042088634,32,FLEN)
NAN_BOXED(1035300012,32,FLEN)
NAN_BOXED(1058268966,32,FLEN)
NAN_BOXED(1042088634,32,FLEN)
NAN_BOXED(1035300012,32,FLEN)
NAN_BOXED(1058268966,32,FLEN)
NAN_BOXED(1042088634,32,FLEN)
NAN_BOXED(1035300012,32,FLEN)
NAN_BOXED(1058268966,32,FLEN)
NAN_BOXED(1042088634,32,FLEN)
NAN_BOXED(1035300012,32,FLEN)
NAN_BOXED(1058296244,32,FLEN)
NAN_BOXED(1041329184,32,FLEN)
NAN_BOXED(1034453465,32,FLEN)
NAN_BOXED(1058296244,32,FLEN)
NAN_BOXED(1041329184,32,FLEN)
NAN_BOXED(1034453465,32,FLEN)
NAN_BOXED(1058296244,32,FLEN)
NAN_BOXED(1041329184,32,FLEN)
NAN_BOXED(1034453465,32,FLEN)
NAN_BOXED(1058296244,32,FLEN)
NAN_BOXED(1041329184,32,FLEN)
NAN_BOXED(1034453465,32,FLEN)
NAN_BOXED(1058296244,32,FLEN)
NAN_BOXED(1041329184,32,FLEN)
NAN_BOXED(1034453465,32,FLEN)
NAN_BOXED(1058338279,32,FLEN)
NAN_BOXED(1054192062,32,FLEN)
NAN_BOXED(1048096780,32,FLEN)
NAN_BOXED(1058338279,32,FLEN)
NAN_BOXED(1054192062,32,FLEN)
NAN_BOXED(1048096780,32,FLEN)
NAN_BOXED(1058338279,32,FLEN)
NAN_BOXED(1054192062,32,FLEN)
NAN_BOXED(1048096780,32,FLEN)
NAN_BOXED(1058338279,32,FLEN)
NAN_BOXED(1054192062,32,FLEN)
NAN_BOXED(1048096780,32,FLEN)
NAN_BOXED(1058338279,32,FLEN)
NAN_BOXED(1054192062,32,FLEN)
NAN_BOXED(1048096780,32,FLEN)
NAN_BOXED(1058409401,32,FLEN)
NAN_BOXED(1062196389,32,FLEN)
NAN_BOXED(1056153659,32,FLEN)
NAN_BOXED(1058409401,32,FLEN)
NAN_BOXED(1062196389,32,FLEN)
NAN_BOXED(1056153659,32,FLEN)
NAN_BOXED(1058409401,32,FLEN)
NAN_BOXED(1062196389,32,FLEN)
NAN_BOXED(1056153659,32,FLEN)
NAN_BOXED(1058409401,32,FLEN)
NAN_BOXED(1062196389,32,FLEN)
NAN_BOXED(1056153659,32,FLEN)
NAN_BOXED(1058409401,32,FLEN)
NAN_BOXED(1062196389,32,FLEN)
NAN_BOXED(1056153659,32,FLEN)
NAN_BOXED(1058563515,32,FLEN)
NAN_BOXED(1066158473,32,FLEN)
NAN_BOXED(1059522258,32,FLEN)
NAN_BOXED(1058563515,32,FLEN)
NAN_BOXED(1066158473,32,FLEN)
NAN_BOXED(1059522258,32,FLEN)
NAN_BOXED(1058563515,32,FLEN)
NAN_BOXED(1066158473,32,FLEN)
NAN_BOXED(1059522258,32,FLEN)
NAN_BOXED(1058563515,32,FLEN)
NAN_BOXED(1066158473,32,FLEN)
NAN_BOXED(1059522258,32,FLEN)
NAN_BOXED(1058563515,32,FLEN)
NAN_BOXED(1066158473,32,FLEN)
NAN_BOXED(1059522258,32,FLEN)
NAN_BOXED(1058619062,32,FLEN)
NAN_BOXED(1035339056,32,FLEN)
NAN_BOXED(1029303137,32,FLEN)
NAN_BOXED(1058619062,32,FLEN)
NAN_BOXED(1035339056,32,FLEN)
NAN_BOXED(1029303137,32,FLEN)
NAN_BOXED(1058619062,32,FLEN)
NAN_BOXED(1035339056,32,FLEN)
NAN_BOXED(1029303137,32,FLEN)
NAN_BOXED(1058619062,32,FLEN)
NAN_BOXED(1035339056,32,FLEN)
NAN_BOXED(1029303137,32,FLEN)
NAN_BOXED(1058619062,32,FLEN)
NAN_BOXED(1035339056,32,FLEN)
NAN_BOXED(1029303137,32,FLEN)
NAN_BOXED(1058646404,32,FLEN)
NAN_BOXED(1064064653,32,FLEN)
NAN_BOXED(1057872953,32,FLEN)
NAN_BOXED(1058646404,32,FLEN)
NAN_BOXED(1064064653,32,FLEN)
NAN_BOXED(1057872953,32,FLEN)
NAN_BOXED(1058646404,32,FLEN)
NAN_BOXED(1064064653,32,FLEN)
NAN_BOXED(1057872953,32,FLEN)
NAN_BOXED(1058646404,32,FLEN)
NAN_BOXED(1064064653,32,FLEN)
NAN_BOXED(1057872953,32,FLEN)
NAN_BOXED(1058646404,32,FLEN)
NAN_BOXED(1064064653,32,FLEN)
NAN_BOXED(1057872953,32,FLEN)
NAN_BOXED(1058671574,32,FLEN)
NAN_BOXED(1062871695,32,FLEN)
NAN_BOXED(1057178336,32,FLEN)
NAN_BOXED(1058671574,32,FLEN)
NAN_BOXED(1062871695,32,FLEN)
NAN_BOXED(1057178336,32,FLEN)
NAN_BOXED(1058671574,32,FLEN)
NAN_BOXED(1062871695,32,FLEN)
NAN_BOXED(1057178336,32,FLEN)
NAN_BOXED(1058671574,32,FLEN)
NAN_BOXED(1062871695,32,FLEN)
NAN_BOXED(1057178336,32,FLEN)
NAN_BOXED(1058671574,32,FLEN)
NAN_BOXED(1062871695,32,FLEN)
NAN_BOXED(1057178336,32,FLEN)
NAN_BOXED(1058758326,32,FLEN)
NAN_BOXED(1062212919,32,FLEN)
NAN_BOXED(1056740264,32,FLEN)
NAN_BOXED(1058758326,32,FLEN)
NAN_BOXED(1062212919,32,FLEN)
NAN_BOXED(1056740264,32,FLEN)
NAN_BOXED(1058758326,32,FLEN)
NAN_BOXED(1062212919,32,FLEN)
NAN_BOXED(1056740264,32,FLEN)
NAN_BOXED(1058758326,32,FLEN)
NAN_BOXED(1062212919,32,FLEN)
NAN_BOXED(1056740264,32,FLEN)
NAN_BOXED(1058758326,32,FLEN)
NAN_BOXED(1062212919,32,FLEN)
NAN_BOXED(1056740264,32,FLEN)
NAN_BOXED(1058770190,32,FLEN)
NAN_BOXED(1065170983,32,FLEN)
NAN_BOXED(1058659461,32,FLEN)
NAN_BOXED(1058770190,32,FLEN)
NAN_BOXED(1065170983,32,FLEN)
NAN_BOXED(1058659461,32,FLEN)
NAN_BOXED(1058770190,32,FLEN)
NAN_BOXED(1065170983,32,FLEN)
NAN_BOXED(1058659461,32,FLEN)
NAN_BOXED(1058770190,32,FLEN)
NAN_BOXED(1065170983,32,FLEN)
NAN_BOXED(1058659461,32,FLEN)
NAN_BOXED(1058770190,32,FLEN)
NAN_BOXED(1065170983,32,FLEN)
NAN_BOXED(1058659461,32,FLEN)
NAN_BOXED(1058784582,32,FLEN)
NAN_BOXED(1039550549,32,FLEN)
NAN_BOXED(1033231253,32,FLEN)
NAN_BOXED(1058784582,32,FLEN)
NAN_BOXED(1039550549,32,FLEN)
NAN_BOXED(1033231253,32,FLEN)
NAN_BOXED(1058784582,32,FLEN)
NAN_BOXED(1039550549,32,FLEN)
NAN_BOXED(1033231253,32,FLEN)
NAN_BOXED(1058784582,32,FLEN)
NAN_BOXED(1039550549,32,FLEN)
NAN_BOXED(1033231253,32,FLEN)
NAN_BOXED(1058784582,32,FLEN)
NAN_BOXED(1039550549,32,FLEN)
NAN_BOXED(1033231253,32,FLEN)
NAN_BOXED(1058794168,32,FLEN)
NAN_BOXED(1045966292,32,FLEN)
NAN_BOXED(1040427509,32,FLEN)
NAN_BOXED(1058794168,32,FLEN)
NAN_BOXED(1045966292,32,FLEN)
NAN_BOXED(1040427509,32,FLEN)
NAN_BOXED(1058794168,32,FLEN)
NAN_BOXED(1045966292,32,FLEN)
NAN_BOXED(1040427509,32,FLEN)
NAN_BOXED(1058794168,32,FLEN)
NAN_BOXED(1045966292,32,FLEN)
NAN_BOXED(1040427509,32,FLEN)
NAN_BOXED(1058794168,32,FLEN)
NAN_BOXED(1045966292,32,FLEN)
NAN_BOXED(1040427509,32,FLEN)
NAN_BOXED(1058818214,32,FLEN)
NAN_BOXED(1066224139,32,FLEN)
NAN_BOXED(1059881582,32,FLEN)
NAN_BOXED(1058818214,32,FLEN)
NAN_BOXED(1066224139,32,FLEN)
NAN_BOXED(1059881582,32,FLEN)
NAN_BOXED(1058818214,32,FLEN)
NAN_BOXED(1066224139,32,FLEN)
NAN_BOXED(1059881582,32,FLEN)
NAN_BOXED(1058818214,32,FLEN)
NAN_BOXED(1066224139,32,FLEN)
NAN_BOXED(1059881582,32,FLEN)
NAN_BOXED(1058818214,32,FLEN)
NAN_BOXED(1066224139,32,FLEN)
NAN_BOXED(1059881582,32,FLEN)
NAN_BOXED(1058880709,32,FLEN)
NAN_BOXED(1057626810,32,FLEN)
NAN_BOXED(1051305561,32,FLEN)
NAN_BOXED(1058880709,32,FLEN)
NAN_BOXED(1057626810,32,FLEN)
NAN_BOXED(1051305561,32,FLEN)
NAN_BOXED(1058880709,32,FLEN)
NAN_BOXED(1057626810,32,FLEN)
NAN_BOXED(1051305561,32,FLEN)
NAN_BOXED(1058880709,32,FLEN)
NAN_BOXED(1057626810,32,FLEN)
NAN_BOXED(1051305561,32,FLEN)
NAN_BOXED(1058880709,32,FLEN)
NAN_BOXED(1057626810,32,FLEN)
NAN_BOXED(1051305561,32,FLEN)
NAN_BOXED(1059030456,32,FLEN)
NAN_BOXED(1065873691,32,FLEN)
NAN_BOXED(1059679109,32,FLEN)
NAN_BOXED(1059030456,32,FLEN)
NAN_BOXED(1065873691,32,FLEN)
NAN_BOXED(1059679109,32,FLEN)
NAN_BOXED(1059030456,32,FLEN)
NAN_BOXED(1065873691,32,FLEN)
NAN_BOXED(1059679109,32,FLEN)
NAN_BOXED(1059030456,32,FLEN)
NAN_BOXED(1065873691,32,FLEN)
NAN_BOXED(1059679109,32,FLEN)
NAN_BOXED(1059030456,32,FLEN)
NAN_BOXED(1065873691,32,FLEN)
NAN_BOXED(1059679109,32,FLEN)
NAN_BOXED(1059158169,32,FLEN)
NAN_BOXED(1060110884,32,FLEN)
NAN_BOXED(1054738565,32,FLEN)
NAN_BOXED(1059158169,32,FLEN)
NAN_BOXED(1060110884,32,FLEN)
NAN_BOXED(1054738565,32,FLEN)
NAN_BOXED(1059158169,32,FLEN)
NAN_BOXED(1060110884,32,FLEN)
NAN_BOXED(1054738565,32,FLEN)
NAN_BOXED(1059158169,32,FLEN)
NAN_BOXED(1060110884,32,FLEN)
NAN_BOXED(1054738565,32,FLEN)
NAN_BOXED(1059158169,32,FLEN)
NAN_BOXED(1060110884,32,FLEN)
NAN_BOXED(1054738565,32,FLEN)
NAN_BOXED(1059243567,32,FLEN)
NAN_BOXED(1068536972,32,FLEN)
NAN_BOXED(1063292265,32,FLEN)
NAN_BOXED(1059243567,32,FLEN)
NAN_BOXED(1068536972,32,FLEN)
NAN_BOXED(1063292265,32,FLEN)
NAN_BOXED(1059243567,32,FLEN)
NAN_BOXED(1068536972,32,FLEN)
NAN_BOXED(1063292265,32,FLEN)
NAN_BOXED(1059243567,32,FLEN)
NAN_BOXED(1068536972,32,FLEN)
NAN_BOXED(1063292265,32,FLEN)
NAN_BOXED(1059243567,32,FLEN)
NAN_BOXED(1068536972,32,FLEN)
NAN_BOXED(1063292265,32,FLEN)
NAN_BOXED(1059334034,32,FLEN)
NAN_BOXED(1043918775,32,FLEN)
NAN_BOXED(1038953551,32,FLEN)
NAN_BOXED(1059334034,32,FLEN)
NAN_BOXED(1043918775,32,FLEN)
NAN_BOXED(1038953551,32,FLEN)
NAN_BOXED(1059334034,32,FLEN)
NAN_BOXED(1043918775,32,FLEN)
NAN_BOXED(1038953551,32,FLEN)
NAN_BOXED(1059334034,32,FLEN)
NAN_BOXED(1043918775,32,FLEN)
NAN_BOXED(1038953551,32,FLEN)
NAN_BOXED(1059334034,32,FLEN)
NAN_BOXED(1043918775,32,FLEN)
NAN_BOXED(1038953551,32,FLEN)
NAN_BOXED(1059387866,32,FLEN)
NAN_BOXED(1069604321,32,FLEN)
NAN_BOXED(1064867009,32,FLEN)
NAN_BOXED(1059387866,32,FLEN)
NAN_BOXED(1069604321,32,FLEN)
NAN_BOXED(1064867009,32,FLEN)
NAN_BOXED(1059387866,32,FLEN)
NAN_BOXED(1069604321,32,FLEN)
NAN_BOXED(1064867009,32,FLEN)
NAN_BOXED(1059387866,32,FLEN)
NAN_BOXED(1069604321,32,FLEN)
NAN_BOXED(1064867009,32,FLEN)
NAN_BOXED(1059387866,32,FLEN)
NAN_BOXED(1069604321,32,FLEN)
NAN_BOXED(1064867009,32,FLEN)
NAN_BOXED(1059417705,32,FLEN)
NAN_BOXED(1062643355,32,FLEN)
NAN_BOXED(1057666550,32,FLEN)
NAN_BOXED(1059417705,32,FLEN)
NAN_BOXED(1062643355,32,FLEN)
NAN_BOXED(1057666550,32,FLEN)
NAN_BOXED(1059417705,32,FLEN)
NAN_BOXED(1062643355,32,FLEN)
NAN_BOXED(1057666550,32,FLEN)
NAN_BOXED(1059417705,32,FLEN)
NAN_BOXED(1062643355,32,FLEN)
NAN_BOXED(1057666550,32,FLEN)
NAN_BOXED(1059417705,32,FLEN)
NAN_BOXED(1062643355,32,FLEN)
NAN_BOXED(1057666550,32,FLEN)
NAN_BOXED(1059474353,32,FLEN)
NAN_BOXED(1060232889,32,FLEN)
NAN_BOXED(1055331847,32,FLEN)
NAN_BOXED(1059474353,32,FLEN)
NAN_BOXED(1060232889,32,FLEN)
NAN_BOXED(1055331847,32,FLEN)
NAN_BOXED(1059474353,32,FLEN)
NAN_BOXED(1060232889,32,FLEN)
NAN_BOXED(1055331847,32,FLEN)
NAN_BOXED(1059474353,32,FLEN)
NAN_BOXED(1060232889,32,FLEN)
NAN_BOXED(1055331847,32,FLEN)
NAN_BOXED(1059474353,32,FLEN)
NAN_BOXED(1060232889,32,FLEN)
NAN_BOXED(1055331847,32,FLEN)
NAN_BOXED(1059531504,32,FLEN)
NAN_BOXED(1069577560,32,FLEN)
NAN_BOXED(1065048489,32,FLEN)
NAN_BOXED(1059531504,32,FLEN)
NAN_BOXED(1069577560,32,FLEN)
NAN_BOXED(1065048489,32,FLEN)
NAN_BOXED(1059531504,32,FLEN)
NAN_BOXED(1069577560,32,FLEN)
NAN_BOXED(1065048489,32,FLEN)
NAN_BOXED(1059531504,32,FLEN)
NAN_BOXED(1069577560,32,FLEN)
NAN_BOXED(1065048489,32,FLEN)
NAN_BOXED(1059531504,32,FLEN)
NAN_BOXED(1069577560,32,FLEN)
NAN_BOXED(1065048489,32,FLEN)
NAN_BOXED(1059603586,32,FLEN)
NAN_BOXED(1048749037,32,FLEN)
NAN_BOXED(1043053843,32,FLEN)
NAN_BOXED(1059603586,32,FLEN)
NAN_BOXED(1048749037,32,FLEN)
NAN_BOXED(1043053843,32,FLEN)
NAN_BOXED(1059603586,32,FLEN)
NAN_BOXED(1048749037,32,FLEN)
NAN_BOXED(1043053843,32,FLEN)
NAN_BOXED(1059603586,32,FLEN)
NAN_BOXED(1048749037,32,FLEN)
NAN_BOXED(1043053843,32,FLEN)
NAN_BOXED(1059603586,32,FLEN)
NAN_BOXED(1048749037,32,FLEN)
NAN_BOXED(1043053843,32,FLEN)
NAN_BOXED(1059604740,32,FLEN)
NAN_BOXED(1066347027,32,FLEN)
NAN_BOXED(1060911332,32,FLEN)
NAN_BOXED(1059604740,32,FLEN)
NAN_BOXED(1066347027,32,FLEN)
NAN_BOXED(1060911332,32,FLEN)
NAN_BOXED(1059604740,32,FLEN)
NAN_BOXED(1066347027,32,FLEN)
NAN_BOXED(1060911332,32,FLEN)
NAN_BOXED(1059604740,32,FLEN)
NAN_BOXED(1066347027,32,FLEN)
NAN_BOXED(1060911332,32,FLEN)
NAN_BOXED(1059604740,32,FLEN)
NAN_BOXED(1066347027,32,FLEN)
NAN_BOXED(1060911332,32,FLEN)
NAN_BOXED(1059616159,32,FLEN)
NAN_BOXED(1068551134,32,FLEN)
NAN_BOXED(1063824906,32,FLEN)
NAN_BOXED(1059616159,32,FLEN)
NAN_BOXED(1068551134,32,FLEN)
NAN_BOXED(1063824906,32,FLEN)
NAN_BOXED(1059616159,32,FLEN)
NAN_BOXED(1068551134,32,FLEN)
NAN_BOXED(1063824906,32,FLEN)
NAN_BOXED(1059616159,32,FLEN)
NAN_BOXED(1068551134,32,FLEN)
NAN_BOXED(1063824906,32,FLEN)
NAN_BOXED(1059616159,32,FLEN)
NAN_BOXED(1068551134,32,FLEN)
NAN_BOXED(1063824906,32,FLEN)
NAN_BOXED(1059648062,32,FLEN)
NAN_BOXED(1069007362,32,FLEN)
NAN_BOXED(1064471143,32,FLEN)
NAN_BOXED(1059648062,32,FLEN)
NAN_BOXED(1069007362,32,FLEN)
NAN_BOXED(1064471143,32,FLEN)
NAN_BOXED(1059648062,32,FLEN)
NAN_BOXED(1069007362,32,FLEN)
NAN_BOXED(1064471143,32,FLEN)
NAN_BOXED(1059648062,32,FLEN)
NAN_BOXED(1069007362,32,FLEN)
NAN_BOXED(1064471143,32,FLEN)
NAN_BOXED(1059648062,32,FLEN)
NAN_BOXED(1069007362,32,FLEN)
NAN_BOXED(1064471143,32,FLEN)
NAN_BOXED(1059774503,32,FLEN)
NAN_BOXED(1050200012,32,FLEN)
NAN_BOXED(1045165288,32,FLEN)
NAN_BOXED(1059774503,32,FLEN)
NAN_BOXED(1050200012,32,FLEN)
NAN_BOXED(1045165288,32,FLEN)
NAN_BOXED(1059774503,32,FLEN)
NAN_BOXED(1050200012,32,FLEN)
NAN_BOXED(1045165288,32,FLEN)
NAN_BOXED(1059774503,32,FLEN)
NAN_BOXED(1050200012,32,FLEN)
NAN_BOXED(1045165288,32,FLEN)
NAN_BOXED(1059774503,32,FLEN)
NAN_BOXED(1050200012,32,FLEN)
NAN_BOXED(1045165288,32,FLEN)
NAN_BOXED(1059822355,32,FLEN)
NAN_BOXED(1066687505,32,FLEN)
NAN_BOXED(1061611197,32,FLEN)
NAN_BOXED(1059822355,32,FLEN)
NAN_BOXED(1066687505,32,FLEN)
NAN_BOXED(1061611197,32,FLEN)
NAN_BOXED(1059822355,32,FLEN)
NAN_BOXED(1066687505,32,FLEN)
NAN_BOXED(1061611197,32,FLEN)
NAN_BOXED(1059822355,32,FLEN)
NAN_BOXED(1066687505,32,FLEN)
NAN_BOXED(1061611197,32,FLEN)
NAN_BOXED(1059822355,32,FLEN)
NAN_BOXED(1066687505,32,FLEN)
NAN_BOXED(1061611197,32,FLEN)
NAN_BOXED(1059884143,32,FLEN)
NAN_BOXED(1060564952,32,FLEN)
NAN_BOXED(1056348927,32,FLEN)
NAN_BOXED(1059884143,32,FLEN)
NAN_BOXED(1060564952,32,FLEN)
NAN_BOXED(1056348927,32,FLEN)
NAN_BOXED(1059884143,32,FLEN)
NAN_BOXED(1060564952,32,FLEN)
NAN_BOXED(1056348927,32,FLEN)
NAN_BOXED(1059884143,32,FLEN)
NAN_BOXED(1060564952,32,FLEN)
NAN_BOXED(1056348927,32,FLEN)
NAN_BOXED(1059884143,32,FLEN)
NAN_BOXED(1060564952,32,FLEN)
NAN_BOXED(1056348927,32,FLEN)
NAN_BOXED(1059920203,32,FLEN)
NAN_BOXED(1067499270,32,FLEN)
NAN_BOXED(1062822386,32,FLEN)
NAN_BOXED(1059920203,32,FLEN)
NAN_BOXED(1067499270,32,FLEN)
NAN_BOXED(1062822386,32,FLEN)
NAN_BOXED(1059920203,32,FLEN)
NAN_BOXED(1067499270,32,FLEN)
NAN_BOXED(1062822386,32,FLEN)
NAN_BOXED(1059920203,32,FLEN)
NAN_BOXED(1067499270,32,FLEN)
NAN_BOXED(1062822386,32,FLEN)
NAN_BOXED(1059920203,32,FLEN)
NAN_BOXED(1067499270,32,FLEN)
NAN_BOXED(1062822386,32,FLEN)
NAN_BOXED(1060082701,32,FLEN)
NAN_BOXED(1058713915,32,FLEN)
NAN_BOXED(1054093628,32,FLEN)
NAN_BOXED(1060082701,32,FLEN)
NAN_BOXED(1058713915,32,FLEN)
NAN_BOXED(1054093628,32,FLEN)
NAN_BOXED(1060082701,32,FLEN)
NAN_BOXED(1058713915,32,FLEN)
NAN_BOXED(1054093628,32,FLEN)
NAN_BOXED(1060082701,32,FLEN)
NAN_BOXED(1058713915,32,FLEN)
NAN_BOXED(1054093628,32,FLEN)
NAN_BOXED(1060082701,32,FLEN)
NAN_BOXED(1058713915,32,FLEN)
NAN_BOXED(1054093628,32,FLEN)
NAN_BOXED(1060118852,32,FLEN)
NAN_BOXED(1065438405,32,FLEN)
NAN_BOXED(1060236074,32,FLEN)
NAN_BOXED(1060118852,32,FLEN)
NAN_BOXED(1065438405,32,FLEN)
NAN_BOXED(1060236074,32,FLEN)
NAN_BOXED(1060118852,32,FLEN)
NAN_BOXED(1065438405,32,FLEN)
NAN_BOXED(1060236074,32,FLEN)
NAN_BOXED(1060118852,32,FLEN)
NAN_BOXED(1065438405,32,FLEN)
NAN_BOXED(1060236074,32,FLEN)
NAN_BOXED(1060118852,32,FLEN)
NAN_BOXED(1065438405,32,FLEN)
NAN_BOXED(1060236074,32,FLEN)
NAN_BOXED(1060159863,32,FLEN)
NAN_BOXED(1064210293,32,FLEN)
NAN_BOXED(1059370730,32,FLEN)
NAN_BOXED(1060159863,32,FLEN)
NAN_BOXED(1064210293,32,FLEN)
NAN_BOXED(1059370730,32,FLEN)
NAN_BOXED(1060159863,32,FLEN)
NAN_BOXED(1064210293,32,FLEN)
NAN_BOXED(1059370730,32,FLEN)
NAN_BOXED(1060159863,32,FLEN)
NAN_BOXED(1064210293,32,FLEN)
NAN_BOXED(1059370730,32,FLEN)
NAN_BOXED(1060159863,32,FLEN)
NAN_BOXED(1064210293,32,FLEN)
NAN_BOXED(1059370730,32,FLEN)
NAN_BOXED(1060177749,32,FLEN)
NAN_BOXED(1049109464,32,FLEN)
NAN_BOXED(1044138335,32,FLEN)
NAN_BOXED(1060177749,32,FLEN)
NAN_BOXED(1049109464,32,FLEN)
NAN_BOXED(1044138335,32,FLEN)
NAN_BOXED(1060177749,32,FLEN)
NAN_BOXED(1049109464,32,FLEN)
NAN_BOXED(1044138335,32,FLEN)
NAN_BOXED(1060177749,32,FLEN)
NAN_BOXED(1049109464,32,FLEN)
NAN_BOXED(1044138335,32,FLEN)
NAN_BOXED(1060177749,32,FLEN)
NAN_BOXED(1049109464,32,FLEN)
NAN_BOXED(1044138335,32,FLEN)
NAN_BOXED(1060248839,32,FLEN)
NAN_BOXED(1066214495,32,FLEN)
NAN_BOXED(1061447319,32,FLEN)
NAN_BOXED(1060248839,32,FLEN)
NAN_BOXED(1066214495,32,FLEN)
NAN_BOXED(1061447319,32,FLEN)
NAN_BOXED(1060248839,32,FLEN)
NAN_BOXED(1066214495,32,FLEN)
NAN_BOXED(1061447319,32,FLEN)
NAN_BOXED(1060248839,32,FLEN)
NAN_BOXED(1066214495,32,FLEN)
NAN_BOXED(1061447319,32,FLEN)
NAN_BOXED(1060248839,32,FLEN)
NAN_BOXED(1066214495,32,FLEN)
NAN_BOXED(1061447319,32,FLEN)
NAN_BOXED(1060357433,32,FLEN)
NAN_BOXED(1052657151,32,FLEN)
NAN_BOXED(1048944008,32,FLEN)
NAN_BOXED(1060357433,32,FLEN)
NAN_BOXED(1052657151,32,FLEN)
NAN_BOXED(1048944008,32,FLEN)
NAN_BOXED(1060357433,32,FLEN)
NAN_BOXED(1052657151,32,FLEN)
NAN_BOXED(1048944008,32,FLEN)
NAN_BOXED(1060357433,32,FLEN)
NAN_BOXED(1052657151,32,FLEN)
NAN_BOXED(1048944008,32,FLEN)
NAN_BOXED(1060357433,32,FLEN)
NAN_BOXED(1052657151,32,FLEN)
NAN_BOXED(1048944008,32,FLEN)
NAN_BOXED(1060436510,32,FLEN)
NAN_BOXED(1061404324,32,FLEN)
NAN_BOXED(1057644874,32,FLEN)
NAN_BOXED(1060436510,32,FLEN)
NAN_BOXED(1061404324,32,FLEN)
NAN_BOXED(1057644874,32,FLEN)
NAN_BOXED(1060436510,32,FLEN)
NAN_BOXED(1061404324,32,FLEN)
NAN_BOXED(1057644874,32,FLEN)
NAN_BOXED(1060436510,32,FLEN)
NAN_BOXED(1061404324,32,FLEN)
NAN_BOXED(1057644874,32,FLEN)
NAN_BOXED(1060436510,32,FLEN)
NAN_BOXED(1061404324,32,FLEN)
NAN_BOXED(1057644874,32,FLEN)
NAN_BOXED(1060623160,32,FLEN)
NAN_BOXED(1065817237,32,FLEN)
NAN_BOXED(1061289557,32,FLEN)
NAN_BOXED(1060623160,32,FLEN)
NAN_BOXED(1065817237,32,FLEN)
NAN_BOXED(1061289557,32,FLEN)
NAN_BOXED(1060623160,32,FLEN)
NAN_BOXED(1065817237,32,FLEN)
NAN_BOXED(1061289557,32,FLEN)
NAN_BOXED(1060623160,32,FLEN)
NAN_BOXED(1065817237,32,FLEN)
NAN_BOXED(1061289557,32,FLEN)
NAN_BOXED(1060623160,32,FLEN)
NAN_BOXED(1065817237,32,FLEN)
NAN_BOXED(1061289557,32,FLEN)
NAN_BOXED(1060682085,32,FLEN)
NAN_BOXED(1062170765,32,FLEN)
NAN_BOXED(1058385696,32,FLEN)
NAN_BOXED(1060682085,32,FLEN)
NAN_BOXED(1062170765,32,FLEN)
NAN_BOXED(1058385696,32,FLEN)
NAN_BOXED(1060682085,32,FLEN)
NAN_BOXED(1062170765,32,FLEN)
NAN_BOXED(1058385696,32,FLEN)
NAN_BOXED(1060682085,32,FLEN)
NAN_BOXED(1062170765,32,FLEN)
NAN_BOXED(1058385696,32,FLEN)
NAN_BOXED(1060682085,32,FLEN)
NAN_BOXED(1062170765,32,FLEN)
NAN_BOXED(1058385696,32,FLEN)
NAN_BOXED(1060806240,32,FLEN)
NAN_BOXED(1065612904,32,FLEN)
NAN_BOXED(1061184855,32,FLEN)
NAN_BOXED(1060806240,32,FLEN)
NAN_BOXED(1065612904,32,FLEN)
NAN_BOXED(1061184855,32,FLEN)
NAN_BOXED(1060806240,32,FLEN)
NAN_BOXED(1065612904,32,FLEN)
NAN_BOXED(1061184855,32,FLEN)
NAN_BOXED(1060806240,32,FLEN)
NAN_BOXED(1065612904,32,FLEN)
NAN_BOXED(1061184855,32,FLEN)
NAN_BOXED(1060806240,32,FLEN)
NAN_BOXED(1065612904,32,FLEN)
NAN_BOXED(1061184855,32,FLEN)
NAN_BOXED(1060815883,32,FLEN)
NAN_BOXED(1066973213,32,FLEN)
NAN_BOXED(1063179634,32,FLEN)
NAN_BOXED(1060815883,32,FLEN)
NAN_BOXED(1066973213,32,FLEN)
NAN_BOXED(1063179634,32,FLEN)
NAN_BOXED(1060815883,32,FLEN)
NAN_BOXED(1066973213,32,FLEN)
NAN_BOXED(1063179634,32,FLEN)
NAN_BOXED(1060815883,32,FLEN)
NAN_BOXED(1066973213,32,FLEN)
NAN_BOXED(1063179634,32,FLEN)
NAN_BOXED(1060815883,32,FLEN)
NAN_BOXED(1066973213,32,FLEN)
NAN_BOXED(1063179634,32,FLEN)
NAN_BOXED(1060859275,32,FLEN)
NAN_BOXED(1066941646,32,FLEN)
NAN_BOXED(1063185183,32,FLEN)
NAN_BOXED(1060859275,32,FLEN)
NAN_BOXED(1066941646,32,FLEN)
NAN_BOXED(1063185183,32,FLEN)
NAN_BOXED(1060859275,32,FLEN)
NAN_BOXED(1066941646,32,FLEN)
NAN_BOXED(1063185183,32,FLEN)
NAN_BOXED(1060859275,32,FLEN)
NAN_BOXED(1066941646,32,FLEN)
NAN_BOXED(1063185183,32,FLEN)
NAN_BOXED(1060859275,32,FLEN)
NAN_BOXED(1066941646,32,FLEN)
NAN_BOXED(1063185183,32,FLEN)
NAN_BOXED(1060936730,32,FLEN)
NAN_BOXED(1028944544,32,FLEN)
NAN_BOXED(1025279417,32,FLEN)
NAN_BOXED(1060936730,32,FLEN)
NAN_BOXED(1028944544,32,FLEN)
NAN_BOXED(1025279417,32,FLEN)
NAN_BOXED(1060936730,32,FLEN)
NAN_BOXED(1028944544,32,FLEN)
NAN_BOXED(1025279417,32,FLEN)
NAN_BOXED(1060936730,32,FLEN)
NAN_BOXED(1028944544,32,FLEN)
NAN_BOXED(1025279417,32,FLEN)
NAN_BOXED(1060936730,32,FLEN)
NAN_BOXED(1028944544,32,FLEN)
NAN_BOXED(1025279417,32,FLEN)
NAN_BOXED(1060972429,32,FLEN)
NAN_BOXED(1062955798,32,FLEN)
NAN_BOXED(1059201014,32,FLEN)
NAN_BOXED(1060972429,32,FLEN)
NAN_BOXED(1062955798,32,FLEN)
NAN_BOXED(1059201014,32,FLEN)
NAN_BOXED(1060972429,32,FLEN)
NAN_BOXED(1062955798,32,FLEN)
NAN_BOXED(1059201014,32,FLEN)
NAN_BOXED(1060972429,32,FLEN)
NAN_BOXED(1062955798,32,FLEN)
NAN_BOXED(1059201014,32,FLEN)
NAN_BOXED(1060972429,32,FLEN)
NAN_BOXED(1062955798,32,FLEN)
NAN_BOXED(1059201014,32,FLEN)
NAN_BOXED(1061001796,32,FLEN)
NAN_BOXED(1061736800,32,FLEN)
NAN_BOXED(1058323351,32,FLEN)
NAN_BOXED(1061001796,32,FLEN)
NAN_BOXED(1061736800,32,FLEN)
NAN_BOXED(1058323351,32,FLEN)
NAN_BOXED(1061001796,32,FLEN)
NAN_BOXED(1061736800,32,FLEN)
NAN_BOXED(1058323351,32,FLEN)
NAN_BOXED(1061001796,32,FLEN)
NAN_BOXED(1061736800,32,FLEN)
NAN_BOXED(1058323351,32,FLEN)
NAN_BOXED(1061001796,32,FLEN)
NAN_BOXED(1061736800,32,FLEN)
NAN_BOXED(1058323351,32,FLEN)
NAN_BOXED(1061004991,32,FLEN)
NAN_BOXED(1054114085,32,FLEN)
NAN_BOXED(1050504643,32,FLEN)
NAN_BOXED(1061004991,32,FLEN)
NAN_BOXED(1054114085,32,FLEN)
NAN_BOXED(1050504643,32,FLEN)
NAN_BOXED(1061004991,32,FLEN)
NAN_BOXED(1054114085,32,FLEN)
NAN_BOXED(1050504643,32,FLEN)
NAN_BOXED(1061004991,32,FLEN)
NAN_BOXED(1054114085,32,FLEN)
NAN_BOXED(1050504643,32,FLEN)
NAN_BOXED(1061004991,32,FLEN)
NAN_BOXED(1054114085,32,FLEN)
NAN_BOXED(1050504643,32,FLEN)
NAN_BOXED(1061065062,32,FLEN)
NAN_BOXED(1066393865,32,FLEN)
NAN_BOXED(1062614393,32,FLEN)
NAN_BOXED(1061065062,32,FLEN)
NAN_BOXED(1066393865,32,FLEN)
NAN_BOXED(1062614393,32,FLEN)
NAN_BOXED(1061065062,32,FLEN)
NAN_BOXED(1066393865,32,FLEN)
NAN_BOXED(1062614393,32,FLEN)
NAN_BOXED(1061065062,32,FLEN)
NAN_BOXED(1066393865,32,FLEN)
NAN_BOXED(1062614393,32,FLEN)
NAN_BOXED(1061065062,32,FLEN)
NAN_BOXED(1066393865,32,FLEN)
NAN_BOXED(1062614393,32,FLEN)
NAN_BOXED(1061121033,32,FLEN)
NAN_BOXED(1063218728,32,FLEN)
NAN_BOXED(1059524986,32,FLEN)
NAN_BOXED(1061121033,32,FLEN)
NAN_BOXED(1063218728,32,FLEN)
NAN_BOXED(1059524986,32,FLEN)
NAN_BOXED(1061121033,32,FLEN)
NAN_BOXED(1063218728,32,FLEN)
NAN_BOXED(1059524986,32,FLEN)
NAN_BOXED(1061121033,32,FLEN)
NAN_BOXED(1063218728,32,FLEN)
NAN_BOXED(1059524986,32,FLEN)
NAN_BOXED(1061121033,32,FLEN)
NAN_BOXED(1063218728,32,FLEN)
NAN_BOXED(1059524986,32,FLEN)
NAN_BOXED(1061128128,32,FLEN)
NAN_BOXED(1064430855,32,FLEN)
NAN_BOXED(1060438051,32,FLEN)
NAN_BOXED(1061128128,32,FLEN)
NAN_BOXED(1064430855,32,FLEN)
NAN_BOXED(1060438051,32,FLEN)
NAN_BOXED(1061128128,32,FLEN)
NAN_BOXED(1064430855,32,FLEN)
NAN_BOXED(1060438051,32,FLEN)
NAN_BOXED(1061128128,32,FLEN)
NAN_BOXED(1064430855,32,FLEN)
NAN_BOXED(1060438051,32,FLEN)
NAN_BOXED(1061128128,32,FLEN)
NAN_BOXED(1064430855,32,FLEN)
NAN_BOXED(1060438051,32,FLEN)
NAN_BOXED(1061151383,32,FLEN)
NAN_BOXED(1067984368,32,FLEN)
NAN_BOXED(1065095750,32,FLEN)
NAN_BOXED(1061151383,32,FLEN)
NAN_BOXED(1067984368,32,FLEN)
NAN_BOXED(1065095750,32,FLEN)
NAN_BOXED(1061151383,32,FLEN)
NAN_BOXED(1067984368,32,FLEN)
NAN_BOXED(1065095750,32,FLEN)
NAN_BOXED(1061151383,32,FLEN)
NAN_BOXED(1067984368,32,FLEN)
NAN_BOXED(1065095750,32,FLEN)
NAN_BOXED(1061151383,32,FLEN)
NAN_BOXED(1067984368,32,FLEN)
NAN_BOXED(1065095750,32,FLEN)
NAN_BOXED(1061184173,32,FLEN)
NAN_BOXED(1064718683,32,FLEN)
NAN_BOXED(1060707318,32,FLEN)
NAN_BOXED(1061184173,32,FLEN)
NAN_BOXED(1064718683,32,FLEN)
NAN_BOXED(1060707318,32,FLEN)
NAN_BOXED(1061184173,32,FLEN)
NAN_BOXED(1064718683,32,FLEN)
NAN_BOXED(1060707318,32,FLEN)
NAN_BOXED(1061184173,32,FLEN)
NAN_BOXED(1064718683,32,FLEN)
NAN_BOXED(1060707318,32,FLEN)
NAN_BOXED(1061184173,32,FLEN)
NAN_BOXED(1064718683,32,FLEN)
NAN_BOXED(1060707318,32,FLEN)
NAN_BOXED(1061252084,32,FLEN)
NAN_BOXED(1027219587,32,FLEN)
NAN_BOXED(1024237824,32,FLEN)
NAN_BOXED(1061252084,32,FLEN)
NAN_BOXED(1027219587,32,FLEN)
NAN_BOXED(1024237824,32,FLEN)
NAN_BOXED(1061252084,32,FLEN)
NAN_BOXED(1027219587,32,FLEN)
NAN_BOXED(1024237824,32,FLEN)
NAN_BOXED(1061252084,32,FLEN)
NAN_BOXED(1027219587,32,FLEN)
NAN_BOXED(1024237824,32,FLEN)
NAN_BOXED(1061252084,32,FLEN)
NAN_BOXED(1027219587,32,FLEN)
NAN_BOXED(1024237824,32,FLEN)
NAN_BOXED(1061257956,32,FLEN)
NAN_BOXED(1058021630,32,FLEN)
NAN_BOXED(1054467362,32,FLEN)
NAN_BOXED(1061257956,32,FLEN)
NAN_BOXED(1058021630,32,FLEN)
NAN_BOXED(1054467362,32,FLEN)
NAN_BOXED(1061257956,32,FLEN)
NAN_BOXED(1058021630,32,FLEN)
NAN_BOXED(1054467362,32,FLEN)
NAN_BOXED(1061257956,32,FLEN)
NAN_BOXED(1058021630,32,FLEN)
NAN_BOXED(1054467362,32,FLEN)
NAN_BOXED(1061257956,32,FLEN)
NAN_BOXED(1058021630,32,FLEN)
NAN_BOXED(1054467362,32,FLEN)
NAN_BOXED(1061317634,32,FLEN)
NAN_BOXED(1057712001,32,FLEN)
NAN_BOXED(1054064257,32,FLEN)
NAN_BOXED(1061317634,32,FLEN)
NAN_BOXED(1057712001,32,FLEN)
NAN_BOXED(1054064257,32,FLEN)
NAN_BOXED(1061317634,32,FLEN)
NAN_BOXED(1057712001,32,FLEN)
NAN_BOXED(1054064257,32,FLEN)
NAN_BOXED(1061317634,32,FLEN)
NAN_BOXED(1057712001,32,FLEN)
NAN_BOXED(1054064257,32,FLEN)
NAN_BOXED(1061317634,32,FLEN)
NAN_BOXED(1057712001,32,FLEN)
NAN_BOXED(1054064257,32,FLEN)
NAN_BOXED(1061341337,32,FLEN)
NAN_BOXED(1064929173,32,FLEN)
NAN_BOXED(1061018695,32,FLEN)
NAN_BOXED(1061341337,32,FLEN)
NAN_BOXED(1064929173,32,FLEN)
NAN_BOXED(1061018695,32,FLEN)
NAN_BOXED(1061341337,32,FLEN)
NAN_BOXED(1064929173,32,FLEN)
NAN_BOXED(1061018695,32,FLEN)
NAN_BOXED(1061341337,32,FLEN)
NAN_BOXED(1064929173,32,FLEN)
NAN_BOXED(1061018695,32,FLEN)
NAN_BOXED(1061341337,32,FLEN)
NAN_BOXED(1064929173,32,FLEN)
NAN_BOXED(1061018695,32,FLEN)
NAN_BOXED(1061438486,32,FLEN)
NAN_BOXED(1059846768,32,FLEN)
NAN_BOXED(1057216891,32,FLEN)
NAN_BOXED(1061438486,32,FLEN)
NAN_BOXED(1059846768,32,FLEN)
NAN_BOXED(1057216891,32,FLEN)
NAN_BOXED(1061438486,32,FLEN)
NAN_BOXED(1059846768,32,FLEN)
NAN_BOXED(1057216891,32,FLEN)
NAN_BOXED(1061438486,32,FLEN)
NAN_BOXED(1059846768,32,FLEN)
NAN_BOXED(1057216891,32,FLEN)
NAN_BOXED(1061438486,32,FLEN)
NAN_BOXED(1059846768,32,FLEN)
NAN_BOXED(1057216891,32,FLEN)
NAN_BOXED(1061451224,32,FLEN)
NAN_BOXED(1037415670,32,FLEN)
NAN_BOXED(1034158316,32,FLEN)
NAN_BOXED(1061451224,32,FLEN)
NAN_BOXED(1037415670,32,FLEN)
NAN_BOXED(1034158316,32,FLEN)
NAN_BOXED(1061451224,32,FLEN)
NAN_BOXED(1037415670,32,FLEN)
NAN_BOXED(1034158316,32,FLEN)
NAN_BOXED(1061451224,32,FLEN)
NAN_BOXED(1037415670,32,FLEN)
NAN_BOXED(1034158316,32,FLEN)
NAN_BOXED(1061451224,32,FLEN)
NAN_BOXED(1037415670,32,FLEN)
NAN_BOXED(1034158316,32,FLEN)
NAN_BOXED(1061495450,32,FLEN)
NAN_BOXED(1067518619,32,FLEN)
NAN_BOXED(1064830429,32,FLEN)
NAN_BOXED(1061495450,32,FLEN)
NAN_BOXED(1067518619,32,FLEN)
NAN_BOXED(1064830429,32,FLEN)
NAN_BOXED(1061495450,32,FLEN)
NAN_BOXED(1067518619,32,FLEN)
NAN_BOXED(1064830429,32,FLEN)
NAN_BOXED(1061495450,32,FLEN)
NAN_BOXED(1067518619,32,FLEN)
NAN_BOXED(1064830429,32,FLEN)
NAN_BOXED(1061495450,32,FLEN)
NAN_BOXED(1067518619,32,FLEN)
NAN_BOXED(1064830429,32,FLEN)
NAN_BOXED(1061549158,32,FLEN)
NAN_BOXED(1059041657,32,FLEN)
NAN_BOXED(1056372750,32,FLEN)
NAN_BOXED(1061549158,32,FLEN)
NAN_BOXED(1059041657,32,FLEN)
NAN_BOXED(1056372750,32,FLEN)
NAN_BOXED(1061549158,32,FLEN)
NAN_BOXED(1059041657,32,FLEN)
NAN_BOXED(1056372750,32,FLEN)
NAN_BOXED(1061549158,32,FLEN)
NAN_BOXED(1059041657,32,FLEN)
NAN_BOXED(1056372750,32,FLEN)
NAN_BOXED(1061549158,32,FLEN)
NAN_BOXED(1059041657,32,FLEN)
NAN_BOXED(1056372750,32,FLEN)
NAN_BOXED(1061654471,32,FLEN)
NAN_BOXED(1065215830,32,FLEN)
NAN_BOXED(1061547374,32,FLEN)
NAN_BOXED(1061654471,32,FLEN)
NAN_BOXED(1065215830,32,FLEN)
NAN_BOXED(1061547374,32,FLEN)
NAN_BOXED(1061654471,32,FLEN)
NAN_BOXED(1065215830,32,FLEN)
NAN_BOXED(1061547374,32,FLEN)
NAN_BOXED(1061654471,32,FLEN)
NAN_BOXED(1065215830,32,FLEN)
NAN_BOXED(1061547374,32,FLEN)
NAN_BOXED(1061654471,32,FLEN)
NAN_BOXED(1065215830,32,FLEN)
NAN_BOXED(1061547374,32,FLEN)
NAN_BOXED(1061669143,32,FLEN)
NAN_BOXED(1031358545,32,FLEN)
NAN_BOXED(1027771143,32,FLEN)
NAN_BOXED(1061669143,32,FLEN)
NAN_BOXED(1031358545,32,FLEN)
NAN_BOXED(1027771143,32,FLEN)
NAN_BOXED(1061669143,32,FLEN)
NAN_BOXED(1031358545,32,FLEN)
NAN_BOXED(1027771143,32,FLEN)
NAN_BOXED(1061669143,32,FLEN)
NAN_BOXED(1031358545,32,FLEN)
NAN_BOXED(1027771143,32,FLEN)
NAN_BOXED(1061669143,32,FLEN)
NAN_BOXED(1031358545,32,FLEN)
NAN_BOXED(1027771143,32,FLEN)
NAN_BOXED(1061850750,32,FLEN)
NAN_BOXED(1065845779,32,FLEN)
NAN_BOXED(1062630220,32,FLEN)
NAN_BOXED(1061850750,32,FLEN)
NAN_BOXED(1065845779,32,FLEN)
NAN_BOXED(1062630220,32,FLEN)
NAN_BOXED(1061850750,32,FLEN)
NAN_BOXED(1065845779,32,FLEN)
NAN_BOXED(1062630220,32,FLEN)
NAN_BOXED(1061850750,32,FLEN)
NAN_BOXED(1065845779,32,FLEN)
NAN_BOXED(1062630220,32,FLEN)
NAN_BOXED(1061850750,32,FLEN)
NAN_BOXED(1065845779,32,FLEN)
NAN_BOXED(1062630220,32,FLEN)
NAN_BOXED(1061865693,32,FLEN)
NAN_BOXED(1039344287,32,FLEN)
NAN_BOXED(1036032023,32,FLEN)
NAN_BOXED(1061865693,32,FLEN)
NAN_BOXED(1039344287,32,FLEN)
NAN_BOXED(1036032023,32,FLEN)
NAN_BOXED(1061865693,32,FLEN)
NAN_BOXED(1039344287,32,FLEN)
NAN_BOXED(1036032023,32,FLEN)
NAN_BOXED(1061865693,32,FLEN)
NAN_BOXED(1039344287,32,FLEN)
NAN_BOXED(1036032023,32,FLEN)
NAN_BOXED(1061865693,32,FLEN)
NAN_BOXED(1039344287,32,FLEN)
NAN_BOXED(1036032023,32,FLEN)
NAN_BOXED(1061981330,32,FLEN)
NAN_BOXED(1058975186,32,FLEN)
NAN_BOXED(1056805706,32,FLEN)
NAN_BOXED(1061981330,32,FLEN)
NAN_BOXED(1058975186,32,FLEN)
NAN_BOXED(1056805706,32,FLEN)
NAN_BOXED(1061981330,32,FLEN)
NAN_BOXED(1058975186,32,FLEN)
NAN_BOXED(1056805706,32,FLEN)
NAN_BOXED(1061981330,32,FLEN)
NAN_BOXED(1058975186,32,FLEN)
NAN_BOXED(1056805706,32,FLEN)
NAN_BOXED(1061981330,32,FLEN)
NAN_BOXED(1058975186,32,FLEN)
NAN_BOXED(1056805706,32,FLEN)
NAN_BOXED(1062053034,32,FLEN)
NAN_BOXED(1065193082,32,FLEN)
NAN_BOXED(1061924399,32,FLEN)
NAN_BOXED(1062053034,32,FLEN)
NAN_BOXED(1065193082,32,FLEN)
NAN_BOXED(1061924399,32,FLEN)
NAN_BOXED(1062053034,32,FLEN)
NAN_BOXED(1065193082,32,FLEN)
NAN_BOXED(1061924399,32,FLEN)
NAN_BOXED(1062053034,32,FLEN)
NAN_BOXED(1065193082,32,FLEN)
NAN_BOXED(1061924399,32,FLEN)
NAN_BOXED(1062053034,32,FLEN)
NAN_BOXED(1065193082,32,FLEN)
NAN_BOXED(1061924399,32,FLEN)
NAN_BOXED(1062069165,32,FLEN)
NAN_BOXED(1062791937,32,FLEN)
NAN_BOXED(1060009243,32,FLEN)
NAN_BOXED(1062069165,32,FLEN)
NAN_BOXED(1062791937,32,FLEN)
NAN_BOXED(1060009243,32,FLEN)
NAN_BOXED(1062069165,32,FLEN)
NAN_BOXED(1062791937,32,FLEN)
NAN_BOXED(1060009243,32,FLEN)
NAN_BOXED(1062069165,32,FLEN)
NAN_BOXED(1062791937,32,FLEN)
NAN_BOXED(1060009243,32,FLEN)
NAN_BOXED(1062069165,32,FLEN)
NAN_BOXED(1062791937,32,FLEN)
NAN_BOXED(1060009243,32,FLEN)
NAN_BOXED(1062125160,32,FLEN)
NAN_BOXED(1066409514,32,FLEN)
NAN_BOXED(1063831279,32,FLEN)
NAN_BOXED(1062125160,32,FLEN)
NAN_BOXED(1066409514,32,FLEN)
NAN_BOXED(1063831279,32,FLEN)
NAN_BOXED(1062125160,32,FLEN)
NAN_BOXED(1066409514,32,FLEN)
NAN_BOXED(1063831279,32,FLEN)
NAN_BOXED(1062125160,32,FLEN)
NAN_BOXED(1066409514,32,FLEN)
NAN_BOXED(1063831279,32,FLEN)
NAN_BOXED(1062125160,32,FLEN)
NAN_BOXED(1066409514,32,FLEN)
NAN_BOXED(1063831279,32,FLEN)
NAN_BOXED(1062174663,32,FLEN)
NAN_BOXED(1059447784,32,FLEN)
NAN_BOXED(1057388054,32,FLEN)
NAN_BOXED(1062174663,32,FLEN)
NAN_BOXED(1059447784,32,FLEN)
NAN_BOXED(1057388054,32,FLEN)
NAN_BOXED(1062174663,32,FLEN)
NAN_BOXED(1059447784,32,FLEN)
NAN_BOXED(1057388054,32,FLEN)
NAN_BOXED(1062174663,32,FLEN)
NAN_BOXED(1059447784,32,FLEN)
NAN_BOXED(1057388054,32,FLEN)
NAN_BOXED(1062174663,32,FLEN)
NAN_BOXED(1059447784,32,FLEN)
NAN_BOXED(1057388054,32,FLEN)
NAN_BOXED(1062321130,32,FLEN)
NAN_BOXED(1057144058,32,FLEN)
NAN_BOXED(1054226560,32,FLEN)
NAN_BOXED(1062321130,32,FLEN)
NAN_BOXED(1057144058,32,FLEN)
NAN_BOXED(1054226560,32,FLEN)
NAN_BOXED(1062321130,32,FLEN)
NAN_BOXED(1057144058,32,FLEN)
NAN_BOXED(1054226560,32,FLEN)
NAN_BOXED(1062321130,32,FLEN)
NAN_BOXED(1057144058,32,FLEN)
NAN_BOXED(1054226560,32,FLEN)
NAN_BOXED(1062321130,32,FLEN)
NAN_BOXED(1057144058,32,FLEN)
NAN_BOXED(1054226560,32,FLEN)
NAN_BOXED(1062358118,32,FLEN)
NAN_BOXED(1048800450,32,FLEN)
NAN_BOXED(1045949665,32,FLEN)
NAN_BOXED(1062358118,32,FLEN)
NAN_BOXED(1048800450,32,FLEN)
NAN_BOXED(1045949665,32,FLEN)
NAN_BOXED(1062358118,32,FLEN)
NAN_BOXED(1048800450,32,FLEN)
NAN_BOXED(1045949665,32,FLEN)
NAN_BOXED(1062358118,32,FLEN)
NAN_BOXED(1048800450,32,FLEN)
NAN_BOXED(1045949665,32,FLEN)
NAN_BOXED(1062358118,32,FLEN)
NAN_BOXED(1048800450,32,FLEN)
NAN_BOXED(1045949665,32,FLEN)
NAN_BOXED(1062396773,32,FLEN)
NAN_BOXED(1064218028,32,FLEN)
NAN_BOXED(1061461625,32,FLEN)
NAN_BOXED(1062396773,32,FLEN)
NAN_BOXED(1064218028,32,FLEN)
NAN_BOXED(1061461625,32,FLEN)
NAN_BOXED(1062396773,32,FLEN)
NAN_BOXED(1064218028,32,FLEN)
NAN_BOXED(1061461625,32,FLEN)
NAN_BOXED(1062396773,32,FLEN)
NAN_BOXED(1064218028,32,FLEN)
NAN_BOXED(1061461625,32,FLEN)
NAN_BOXED(1062396773,32,FLEN)
NAN_BOXED(1064218028,32,FLEN)
NAN_BOXED(1061461625,32,FLEN)
NAN_BOXED(1062461717,32,FLEN)
NAN_BOXED(1059248733,32,FLEN)
NAN_BOXED(1057409322,32,FLEN)
NAN_BOXED(1062461717,32,FLEN)
NAN_BOXED(1059248733,32,FLEN)
NAN_BOXED(1057409322,32,FLEN)
NAN_BOXED(1062461717,32,FLEN)
NAN_BOXED(1059248733,32,FLEN)
NAN_BOXED(1057409322,32,FLEN)
NAN_BOXED(1062461717,32,FLEN)
NAN_BOXED(1059248733,32,FLEN)
NAN_BOXED(1057409322,32,FLEN)
NAN_BOXED(1062461717,32,FLEN)
NAN_BOXED(1059248733,32,FLEN)
NAN_BOXED(1057409322,32,FLEN)
NAN_BOXED(1062533832,32,FLEN)
NAN_BOXED(1065866973,32,FLEN)
NAN_BOXED(1063388674,32,FLEN)
NAN_BOXED(1062533832,32,FLEN)
NAN_BOXED(1065866973,32,FLEN)
NAN_BOXED(1063388674,32,FLEN)
NAN_BOXED(1062533832,32,FLEN)
NAN_BOXED(1065866973,32,FLEN)
NAN_BOXED(1063388674,32,FLEN)
NAN_BOXED(1062533832,32,FLEN)
NAN_BOXED(1065866973,32,FLEN)
NAN_BOXED(1063388674,32,FLEN)
NAN_BOXED(1062533832,32,FLEN)
NAN_BOXED(1065866973,32,FLEN)
NAN_BOXED(1063388674,32,FLEN)
NAN_BOXED(1062545843,32,FLEN)
NAN_BOXED(1065410393,32,FLEN)
NAN_BOXED(1062641062,32,FLEN)
NAN_BOXED(1062545843,32,FLEN)
NAN_BOXED(1065410393,32,FLEN)
NAN_BOXED(1062641062,32,FLEN)
NAN_BOXED(1062545843,32,FLEN)
NAN_BOXED(1065410393,32,FLEN)
NAN_BOXED(1062641062,32,FLEN)
NAN_BOXED(1062545843,32,FLEN)
NAN_BOXED(1065410393,32,FLEN)
NAN_BOXED(1062641062,32,FLEN)
NAN_BOXED(1062545843,32,FLEN)
NAN_BOXED(1065410393,32,FLEN)
NAN_BOXED(1062641062,32,FLEN)
NAN_BOXED(1062550715,32,FLEN)
NAN_BOXED(1049374522,32,FLEN)
NAN_BOXED(1047103771,32,FLEN)
NAN_BOXED(1062550715,32,FLEN)
NAN_BOXED(1049374522,32,FLEN)
NAN_BOXED(1047103771,32,FLEN)
NAN_BOXED(1062550715,32,FLEN)
NAN_BOXED(1049374522,32,FLEN)
NAN_BOXED(1047103771,32,FLEN)
NAN_BOXED(1062550715,32,FLEN)
NAN_BOXED(1049374522,32,FLEN)
NAN_BOXED(1047103771,32,FLEN)
NAN_BOXED(1062550715,32,FLEN)
NAN_BOXED(1049374522,32,FLEN)
NAN_BOXED(1047103771,32,FLEN)
NAN_BOXED(1062644265,32,FLEN)
NAN_BOXED(1059949995,32,FLEN)
NAN_BOXED(1058113481,32,FLEN)
NAN_BOXED(1062644265,32,FLEN)
NAN_BOXED(1059949995,32,FLEN)
NAN_BOXED(1058113481,32,FLEN)
NAN_BOXED(1062644265,32,FLEN)
NAN_BOXED(1059949995,32,FLEN)
NAN_BOXED(1058113481,32,FLEN)
NAN_BOXED(1062644265,32,FLEN)
NAN_BOXED(1059949995,32,FLEN)
NAN_BOXED(1058113481,32,FLEN)
NAN_BOXED(1062644265,32,FLEN)
NAN_BOXED(1059949995,32,FLEN)
NAN_BOXED(1058113481,32,FLEN)
NAN_BOXED(1062710251,32,FLEN)
NAN_BOXED(1059612063,32,FLEN)
NAN_BOXED(1057873520,32,FLEN)
NAN_BOXED(1062710251,32,FLEN)
NAN_BOXED(1059612063,32,FLEN)
NAN_BOXED(1057873520,32,FLEN)
NAN_BOXED(1062710251,32,FLEN)
NAN_BOXED(1059612063,32,FLEN)
NAN_BOXED(1057873520,32,FLEN)
NAN_BOXED(1062710251,32,FLEN)
NAN_BOXED(1059612063,32,FLEN)
NAN_BOXED(1057873520,32,FLEN)
NAN_BOXED(1062710251,32,FLEN)
NAN_BOXED(1059612063,32,FLEN)
NAN_BOXED(1057873520,32,FLEN)
NAN_BOXED(1062762031,32,FLEN)
NAN_BOXED(1051452719,32,FLEN)
NAN_BOXED(1049712828,32,FLEN)
NAN_BOXED(1062762031,32,FLEN)
NAN_BOXED(1051452719,32,FLEN)
NAN_BOXED(1049712828,32,FLEN)
NAN_BOXED(1062762031,32,FLEN)
NAN_BOXED(1051452719,32,FLEN)
NAN_BOXED(1049712828,32,FLEN)
NAN_BOXED(1062762031,32,FLEN)
NAN_BOXED(1051452719,32,FLEN)
NAN_BOXED(1049712828,32,FLEN)
NAN_BOXED(1062762031,32,FLEN)
NAN_BOXED(1051452719,32,FLEN)
NAN_BOXED(1049712828,32,FLEN)
NAN_BOXED(1062803338,32,FLEN)
NAN_BOXED(1058686401,32,FLEN)
NAN_BOXED(1057149776,32,FLEN)
NAN_BOXED(1062803338,32,FLEN)
NAN_BOXED(1058686401,32,FLEN)
NAN_BOXED(1057149776,32,FLEN)
NAN_BOXED(1062803338,32,FLEN)
NAN_BOXED(1058686401,32,FLEN)
NAN_BOXED(1057149776,32,FLEN)
NAN_BOXED(1062803338,32,FLEN)
NAN_BOXED(1058686401,32,FLEN)
NAN_BOXED(1057149776,32,FLEN)
NAN_BOXED(1062803338,32,FLEN)
NAN_BOXED(1058686401,32,FLEN)
NAN_BOXED(1057149776,32,FLEN)
NAN_BOXED(1062847237,32,FLEN)
NAN_BOXED(1036163770,32,FLEN)
NAN_BOXED(1034258792,32,FLEN)
NAN_BOXED(1062847237,32,FLEN)
NAN_BOXED(1036163770,32,FLEN)
NAN_BOXED(1034258792,32,FLEN)
NAN_BOXED(1062847237,32,FLEN)
NAN_BOXED(1036163770,32,FLEN)
NAN_BOXED(1034258792,32,FLEN)
NAN_BOXED(1062847237,32,FLEN)
NAN_BOXED(1036163770,32,FLEN)
NAN_BOXED(1034258792,32,FLEN)
NAN_BOXED(1062847237,32,FLEN)
NAN_BOXED(1036163770,32,FLEN)
NAN_BOXED(1034258792,32,FLEN)
NAN_BOXED(1062879833,32,FLEN)
NAN_BOXED(1063257178,32,FLEN)
NAN_BOXED(1061092805,32,FLEN)
NAN_BOXED(1062879833,32,FLEN)
NAN_BOXED(1063257178,32,FLEN)
NAN_BOXED(1061092805,32,FLEN)
NAN_BOXED(1062879833,32,FLEN)
NAN_BOXED(1063257178,32,FLEN)
NAN_BOXED(1061092805,32,FLEN)
NAN_BOXED(1062879833,32,FLEN)
NAN_BOXED(1063257178,32,FLEN)
NAN_BOXED(1061092805,32,FLEN)
NAN_BOXED(1062879833,32,FLEN)
NAN_BOXED(1063257178,32,FLEN)
NAN_BOXED(1061092805,32,FLEN)
NAN_BOXED(1062900818,32,FLEN)
NAN_BOXED(1045434687,32,FLEN)
NAN_BOXED(1043441468,32,FLEN)
NAN_BOXED(1062900818,32,FLEN)
NAN_BOXED(1045434687,32,FLEN)
NAN_BOXED(1043441468,32,FLEN)
NAN_BOXED(1062900818,32,FLEN)
NAN_BOXED(1045434687,32,FLEN)
NAN_BOXED(1043441468,32,FLEN)
NAN_BOXED(1062900818,32,FLEN)
NAN_BOXED(1045434687,32,FLEN)
NAN_BOXED(1043441468,32,FLEN)
NAN_BOXED(1062900818,32,FLEN)
NAN_BOXED(1045434687,32,FLEN)
NAN_BOXED(1043441468,32,FLEN)
NAN_BOXED(1062933017,32,FLEN)
NAN_BOXED(1065612623,32,FLEN)
NAN_BOXED(1063376990,32,FLEN)
NAN_BOXED(1062933017,32,FLEN)
NAN_BOXED(1065612623,32,FLEN)
NAN_BOXED(1063376990,32,FLEN)
NAN_BOXED(1062933017,32,FLEN)
NAN_BOXED(1065612623,32,FLEN)
NAN_BOXED(1063376990,32,FLEN)
NAN_BOXED(1062933017,32,FLEN)
NAN_BOXED(1065612623,32,FLEN)
NAN_BOXED(1063376990,32,FLEN)
NAN_BOXED(1062933017,32,FLEN)
NAN_BOXED(1065612623,32,FLEN)
NAN_BOXED(1063376990,32,FLEN)
NAN_BOXED(1063016022,32,FLEN)
NAN_BOXED(1057859254,32,FLEN)
NAN_BOXED(1056167445,32,FLEN)
NAN_BOXED(1063016022,32,FLEN)
NAN_BOXED(1057859254,32,FLEN)
NAN_BOXED(1056167445,32,FLEN)
NAN_BOXED(1063016022,32,FLEN)
NAN_BOXED(1057859254,32,FLEN)
NAN_BOXED(1056167445,32,FLEN)
NAN_BOXED(1063016022,32,FLEN)
NAN_BOXED(1057859254,32,FLEN)
NAN_BOXED(1056167445,32,FLEN)
NAN_BOXED(1063016022,32,FLEN)
NAN_BOXED(1057859254,32,FLEN)
NAN_BOXED(1056167445,32,FLEN)
NAN_BOXED(1063120282,32,FLEN)
NAN_BOXED(1060948205,32,FLEN)
NAN_BOXED(1059301548,32,FLEN)
NAN_BOXED(1063120282,32,FLEN)
NAN_BOXED(1060948205,32,FLEN)
NAN_BOXED(1059301548,32,FLEN)
NAN_BOXED(1063120282,32,FLEN)
NAN_BOXED(1060948205,32,FLEN)
NAN_BOXED(1059301548,32,FLEN)
NAN_BOXED(1063120282,32,FLEN)
NAN_BOXED(1060948205,32,FLEN)
NAN_BOXED(1059301548,32,FLEN)
NAN_BOXED(1063120282,32,FLEN)
NAN_BOXED(1060948205,32,FLEN)
NAN_BOXED(1059301548,32,FLEN)
NAN_BOXED(1063154164,32,FLEN)
NAN_BOXED(1037309290,32,FLEN)
NAN_BOXED(1035487482,32,FLEN)
NAN_BOXED(1063154164,32,FLEN)
NAN_BOXED(1037309290,32,FLEN)
NAN_BOXED(1035487482,32,FLEN)
NAN_BOXED(1063154164,32,FLEN)
NAN_BOXED(1037309290,32,FLEN)
NAN_BOXED(1035487482,32,FLEN)
NAN_BOXED(1063154164,32,FLEN)
NAN_BOXED(1037309290,32,FLEN)
NAN_BOXED(1035487482,32,FLEN)
NAN_BOXED(1063154164,32,FLEN)
NAN_BOXED(1037309290,32,FLEN)
NAN_BOXED(1035487482,32,FLEN)
NAN_BOXED(1063155671,32,FLEN)
NAN_BOXED(1066480115,32,FLEN)
NAN_BOXED(1065114259,32,FLEN)
NAN_BOXED(1063155671,32,FLEN)
NAN_BOXED(1066480115,32,FLEN)
NAN_BOXED(1065114259,32,FLEN)
NAN_BOXED(1063155671,32,FLEN)
NAN_BOXED(1066480115,32,FLEN)
NAN_BOXED(1065114259,32,FLEN)
NAN_BOXED(1063155671,32,FLEN)
NAN_BOXED(1066480115,32,FLEN)
NAN_BOXED(1065114259,32,FLEN)
NAN_BOXED(1063155671,32,FLEN)
NAN_BOXED(1066480115,32,FLEN)
NAN_BOXED(1065114259,32,FLEN)
NAN_BOXED(1063183247,32,FLEN)
NAN_BOXED(1063074118,32,FLEN)
NAN_BOXED(1061198928,32,FLEN)
NAN_BOXED(1063183247,32,FLEN)
NAN_BOXED(1063074118,32,FLEN)
NAN_BOXED(1061198928,32,FLEN)
NAN_BOXED(1063183247,32,FLEN)
NAN_BOXED(1063074118,32,FLEN)
NAN_BOXED(1061198928,32,FLEN)
NAN_BOXED(1063183247,32,FLEN)
NAN_BOXED(1063074118,32,FLEN)
NAN_BOXED(1061198928,32,FLEN)
NAN_BOXED(1063183247,32,FLEN)
NAN_BOXED(1063074118,32,FLEN)
NAN_BOXED(1061198928,32,FLEN)
NAN_BOXED(1063206288,32,FLEN)
NAN_BOXED(1062970882,32,FLEN)
NAN_BOXED(1061128814,32,FLEN)
NAN_BOXED(1063206288,32,FLEN)
NAN_BOXED(1062970882,32,FLEN)
NAN_BOXED(1061128814,32,FLEN)
NAN_BOXED(1063206288,32,FLEN)
NAN_BOXED(1062970882,32,FLEN)
NAN_BOXED(1061128814,32,FLEN)
NAN_BOXED(1063206288,32,FLEN)
NAN_BOXED(1062970882,32,FLEN)
NAN_BOXED(1061128814,32,FLEN)
NAN_BOXED(1063206288,32,FLEN)
NAN_BOXED(1062970882,32,FLEN)
NAN_BOXED(1061128814,32,FLEN)
NAN_BOXED(1063221865,32,FLEN)
NAN_BOXED(1064889807,32,FLEN)
NAN_BOXED(1062817328,32,FLEN)
NAN_BOXED(1063221865,32,FLEN)
NAN_BOXED(1064889807,32,FLEN)
NAN_BOXED(1062817328,32,FLEN)
NAN_BOXED(1063221865,32,FLEN)
NAN_BOXED(1064889807,32,FLEN)
NAN_BOXED(1062817328,32,FLEN)
NAN_BOXED(1063221865,32,FLEN)
NAN_BOXED(1064889807,32,FLEN)
NAN_BOXED(1062817328,32,FLEN)
NAN_BOXED(1063221865,32,FLEN)
NAN_BOXED(1064889807,32,FLEN)
NAN_BOXED(1062817328,32,FLEN)
NAN_BOXED(1063276163,32,FLEN)
NAN_BOXED(1063449221,32,FLEN)
NAN_BOXED(1061607887,32,FLEN)
NAN_BOXED(1063276163,32,FLEN)
NAN_BOXED(1063449221,32,FLEN)
NAN_BOXED(1061607887,32,FLEN)
NAN_BOXED(1063276163,32,FLEN)
NAN_BOXED(1063449221,32,FLEN)
NAN_BOXED(1061607887,32,FLEN)
NAN_BOXED(1063276163,32,FLEN)
NAN_BOXED(1063449221,32,FLEN)
NAN_BOXED(1061607887,32,FLEN)
NAN_BOXED(1063276163,32,FLEN)
NAN_BOXED(1063449221,32,FLEN)
NAN_BOXED(1061607887,32,FLEN)
NAN_BOXED(1063312738,32,FLEN)
NAN_BOXED(1059231668,32,FLEN)
NAN_BOXED(1057935705,32,FLEN)
NAN_BOXED(1063312738,32,FLEN)
NAN_BOXED(1059231668,32,FLEN)
NAN_BOXED(1057935705,32,FLEN)
NAN_BOXED(1063312738,32,FLEN)
NAN_BOXED(1059231668,32,FLEN)
NAN_BOXED(1057935705,32,FLEN)
NAN_BOXED(1063312738,32,FLEN)
NAN_BOXED(1059231668,32,FLEN)
NAN_BOXED(1057935705,32,FLEN)
NAN_BOXED(1063312738,32,FLEN)
NAN_BOXED(1059231668,32,FLEN)
NAN_BOXED(1057935705,32,FLEN)
NAN_BOXED(1063516925,32,FLEN)
NAN_BOXED(1064373622,32,FLEN)
NAN_BOXED(1062644549,32,FLEN)
NAN_BOXED(1063516925,32,FLEN)
NAN_BOXED(1064373622,32,FLEN)
NAN_BOXED(1062644549,32,FLEN)
NAN_BOXED(1063516925,32,FLEN)
NAN_BOXED(1064373622,32,FLEN)
NAN_BOXED(1062644549,32,FLEN)
NAN_BOXED(1063516925,32,FLEN)
NAN_BOXED(1064373622,32,FLEN)
NAN_BOXED(1062644549,32,FLEN)
NAN_BOXED(1063516925,32,FLEN)
NAN_BOXED(1064373622,32,FLEN)
NAN_BOXED(1062644549,32,FLEN)
NAN_BOXED(1063523727,32,FLEN)
NAN_BOXED(1064499579,32,FLEN)
NAN_BOXED(1062763176,32,FLEN)
NAN_BOXED(1063523727,32,FLEN)
NAN_BOXED(1064499579,32,FLEN)
NAN_BOXED(1062763176,32,FLEN)
NAN_BOXED(1063523727,32,FLEN)
NAN_BOXED(1064499579,32,FLEN)
NAN_BOXED(1062763176,32,FLEN)
NAN_BOXED(1063523727,32,FLEN)
NAN_BOXED(1064499579,32,FLEN)
NAN_BOXED(1062763176,32,FLEN)
NAN_BOXED(1063523727,32,FLEN)
NAN_BOXED(1064499579,32,FLEN)
NAN_BOXED(1062763176,32,FLEN)
NAN_BOXED(1063572995,32,FLEN)
NAN_BOXED(1056692782,32,FLEN)
NAN_BOXED(1054941405,32,FLEN)
NAN_BOXED(1063572995,32,FLEN)
NAN_BOXED(1056692782,32,FLEN)
NAN_BOXED(1054941405,32,FLEN)
NAN_BOXED(1063572995,32,FLEN)
NAN_BOXED(1056692782,32,FLEN)
NAN_BOXED(1054941405,32,FLEN)
NAN_BOXED(1063572995,32,FLEN)
NAN_BOXED(1056692782,32,FLEN)
NAN_BOXED(1054941405,32,FLEN)
NAN_BOXED(1063572995,32,FLEN)
NAN_BOXED(1056692782,32,FLEN)
NAN_BOXED(1054941405,32,FLEN)
NAN_BOXED(1063593009,32,FLEN)
NAN_BOXED(1044108085,32,FLEN)
NAN_BOXED(1042816636,32,FLEN)
NAN_BOXED(1063593009,32,FLEN)
NAN_BOXED(1044108085,32,FLEN)
NAN_BOXED(1042816636,32,FLEN)
NAN_BOXED(1063593009,32,FLEN)
NAN_BOXED(1044108085,32,FLEN)
NAN_BOXED(1042816636,32,FLEN)
NAN_BOXED(1063593009,32,FLEN)
NAN_BOXED(1044108085,32,FLEN)
NAN_BOXED(1042816636,32,FLEN)
NAN_BOXED(1063593009,32,FLEN)
NAN_BOXED(1044108085,32,FLEN)
NAN_BOXED(1042816636,32,FLEN)
NAN_BOXED(1063595306,32,FLEN)
NAN_BOXED(1062339970,32,FLEN)
NAN_BOXED(1060897786,32,FLEN)
NAN_BOXED(1063595306,32,FLEN)
NAN_BOXED(1062339970,32,FLEN)
NAN_BOXED(1060897786,32,FLEN)
NAN_BOXED(1063595306,32,FLEN)
NAN_BOXED(1062339970,32,FLEN)
NAN_BOXED(1060897786,32,FLEN)
NAN_BOXED(1063595306,32,FLEN)
NAN_BOXED(1062339970,32,FLEN)
NAN_BOXED(1060897786,32,FLEN)
NAN_BOXED(1063595306,32,FLEN)
NAN_BOXED(1062339970,32,FLEN)
NAN_BOXED(1060897786,32,FLEN)
NAN_BOXED(1063616151,32,FLEN)
NAN_BOXED(1053875862,32,FLEN)
NAN_BOXED(1052458597,32,FLEN)
NAN_BOXED(1063616151,32,FLEN)
NAN_BOXED(1053875862,32,FLEN)
NAN_BOXED(1052458597,32,FLEN)
NAN_BOXED(1063616151,32,FLEN)
NAN_BOXED(1053875862,32,FLEN)
NAN_BOXED(1052458597,32,FLEN)
NAN_BOXED(1063616151,32,FLEN)
NAN_BOXED(1053875862,32,FLEN)
NAN_BOXED(1052458597,32,FLEN)
NAN_BOXED(1063616151,32,FLEN)
NAN_BOXED(1053875862,32,FLEN)
NAN_BOXED(1052458597,32,FLEN)
NAN_BOXED(1063650926,32,FLEN)
NAN_BOXED(1060458504,32,FLEN)
NAN_BOXED(1059252853,32,FLEN)
NAN_BOXED(1063650926,32,FLEN)
NAN_BOXED(1060458504,32,FLEN)
NAN_BOXED(1059252853,32,FLEN)
NAN_BOXED(1063650926,32,FLEN)
NAN_BOXED(1060458504,32,FLEN)
NAN_BOXED(1059252853,32,FLEN)
NAN_BOXED(1063650926,32,FLEN)
NAN_BOXED(1060458504,32,FLEN)
NAN_BOXED(1059252853,32,FLEN)
NAN_BOXED(1063650926,32,FLEN)
NAN_BOXED(1060458504,32,FLEN)
NAN_BOXED(1059252853,32,FLEN)
NAN_BOXED(1063847403,32,FLEN)
NAN_BOXED(1059643913,32,FLEN)
NAN_BOXED(1058650530,32,FLEN)
NAN_BOXED(1063847403,32,FLEN)
NAN_BOXED(1059643913,32,FLEN)
NAN_BOXED(1058650530,32,FLEN)
NAN_BOXED(1063847403,32,FLEN)
NAN_BOXED(1059643913,32,FLEN)
NAN_BOXED(1058650530,32,FLEN)
NAN_BOXED(1063847403,32,FLEN)
NAN_BOXED(1059643913,32,FLEN)
NAN_BOXED(1058650530,32,FLEN)
NAN_BOXED(1063847403,32,FLEN)
NAN_BOXED(1059643913,32,FLEN)
NAN_BOXED(1058650530,32,FLEN)
NAN_BOXED(1063852289,32,FLEN)
NAN_BOXED(1065647433,32,FLEN)
NAN_BOXED(1064388081,32,FLEN)
NAN_BOXED(1063852289,32,FLEN)
NAN_BOXED(1065647433,32,FLEN)
NAN_BOXED(1064388081,32,FLEN)
NAN_BOXED(1063852289,32,FLEN)
NAN_BOXED(1065647433,32,FLEN)
NAN_BOXED(1064388081,32,FLEN)
NAN_BOXED(1063852289,32,FLEN)
NAN_BOXED(1065647433,32,FLEN)
NAN_BOXED(1064388081,32,FLEN)
NAN_BOXED(1063852289,32,FLEN)
NAN_BOXED(1065647433,32,FLEN)
NAN_BOXED(1064388081,32,FLEN)
NAN_BOXED(1063912310,32,FLEN)
NAN_BOXED(1065053999,32,FLEN)
NAN_BOXED(1063638792,32,FLEN)
NAN_BOXED(1063912310,32,FLEN)
NAN_BOXED(1065053999,32,FLEN)
NAN_BOXED(1063638792,32,FLEN)
NAN_BOXED(1063912310,32,FLEN)
NAN_BOXED(1065053999,32,FLEN)
NAN_BOXED(1063638792,32,FLEN)
NAN_BOXED(1063912310,32,FLEN)
NAN_BOXED(1065053999,32,FLEN)
NAN_BOXED(1063638792,32,FLEN)
NAN_BOXED(1063912310,32,FLEN)
NAN_BOXED(1065053999,32,FLEN)
NAN_BOXED(1063638792,32,FLEN)
NAN_BOXED(1063930869,32,FLEN)
NAN_BOXED(1052631216,32,FLEN)
NAN_BOXED(1051576247,32,FLEN)
NAN_BOXED(1063930869,32,FLEN)
NAN_BOXED(1052631216,32,FLEN)
NAN_BOXED(1051576247,32,FLEN)
NAN_BOXED(1063930869,32,FLEN)
NAN_BOXED(1052631216,32,FLEN)
NAN_BOXED(1051576247,32,FLEN)
NAN_BOXED(1063930869,32,FLEN)
NAN_BOXED(1052631216,32,FLEN)
NAN_BOXED(1051576247,32,FLEN)
NAN_BOXED(1063930869,32,FLEN)
NAN_BOXED(1052631216,32,FLEN)
NAN_BOXED(1051576247,32,FLEN)
NAN_BOXED(1063935795,32,FLEN)
NAN_BOXED(1043434045,32,FLEN)
NAN_BOXED(1042451042,32,FLEN)
NAN_BOXED(1063935795,32,FLEN)
NAN_BOXED(1043434045,32,FLEN)
NAN_BOXED(1042451042,32,FLEN)
NAN_BOXED(1063935795,32,FLEN)
NAN_BOXED(1043434045,32,FLEN)
NAN_BOXED(1042451042,32,FLEN)
NAN_BOXED(1063935795,32,FLEN)
NAN_BOXED(1043434045,32,FLEN)
NAN_BOXED(1042451042,32,FLEN)
NAN_BOXED(1063935795,32,FLEN)
NAN_BOXED(1043434045,32,FLEN)
NAN_BOXED(1042451042,32,FLEN)
NAN_BOXED(1063948249,32,FLEN)
NAN_BOXED(1042328938,32,FLEN)
NAN_BOXED(1041447116,32,FLEN)
NAN_BOXED(1063948249,32,FLEN)
NAN_BOXED(1042328938,32,FLEN)
NAN_BOXED(1041447116,32,FLEN)
NAN_BOXED(1063948249,32,FLEN)
NAN_BOXED(1042328938,32,FLEN)
NAN_BOXED(1041447116,32,FLEN)
NAN_BOXED(1063948249,32,FLEN)
NAN_BOXED(1042328938,32,FLEN)
NAN_BOXED(1041447116,32,FLEN)
NAN_BOXED(1063948249,32,FLEN)
NAN_BOXED(1042328938,32,FLEN)
NAN_BOXED(1041447116,32,FLEN)
NAN_BOXED(1064001286,32,FLEN)
NAN_BOXED(1058627026,32,FLEN)
NAN_BOXED(1057817101,32,FLEN)
NAN_BOXED(1064001286,32,FLEN)
NAN_BOXED(1058627026,32,FLEN)
NAN_BOXED(1057817101,32,FLEN)
NAN_BOXED(1064001286,32,FLEN)
NAN_BOXED(1058627026,32,FLEN)
NAN_BOXED(1057817101,32,FLEN)
NAN_BOXED(1064001286,32,FLEN)
NAN_BOXED(1058627026,32,FLEN)
NAN_BOXED(1057817101,32,FLEN)
NAN_BOXED(1064001286,32,FLEN)
NAN_BOXED(1058627026,32,FLEN)
NAN_BOXED(1057817101,32,FLEN)
NAN_BOXED(1064104152,32,FLEN)
NAN_BOXED(1061889044,32,FLEN)
NAN_BOXED(1060897888,32,FLEN)
NAN_BOXED(1064104152,32,FLEN)
NAN_BOXED(1061889044,32,FLEN)
NAN_BOXED(1060897888,32,FLEN)
NAN_BOXED(1064104152,32,FLEN)
NAN_BOXED(1061889044,32,FLEN)
NAN_BOXED(1060897888,32,FLEN)
NAN_BOXED(1064104152,32,FLEN)
NAN_BOXED(1061889044,32,FLEN)
NAN_BOXED(1060897888,32,FLEN)
NAN_BOXED(1064104152,32,FLEN)
NAN_BOXED(1061889044,32,FLEN)
NAN_BOXED(1060897888,32,FLEN)
NAN_BOXED(1064126453,32,FLEN)
NAN_BOXED(1052153000,32,FLEN)
NAN_BOXED(1051278066,32,FLEN)
NAN_BOXED(1064126453,32,FLEN)
NAN_BOXED(1052153000,32,FLEN)
NAN_BOXED(1051278066,32,FLEN)
NAN_BOXED(1064126453,32,FLEN)
NAN_BOXED(1052153000,32,FLEN)
NAN_BOXED(1051278066,32,FLEN)
NAN_BOXED(1064126453,32,FLEN)
NAN_BOXED(1052153000,32,FLEN)
NAN_BOXED(1051278066,32,FLEN)
NAN_BOXED(1064126453,32,FLEN)
NAN_BOXED(1052153000,32,FLEN)
NAN_BOXED(1051278066,32,FLEN)
NAN_BOXED(1064136094,32,FLEN)
NAN_BOXED(1062312496,32,FLEN)
NAN_BOXED(1061315967,32,FLEN)
NAN_BOXED(1064136094,32,FLEN)
NAN_BOXED(1062312496,32,FLEN)
NAN_BOXED(1061315967,32,FLEN)
NAN_BOXED(1064136094,32,FLEN)
NAN_BOXED(1062312496,32,FLEN)
NAN_BOXED(1061315967,32,FLEN)
NAN_BOXED(1064136094,32,FLEN)
NAN_BOXED(1062312496,32,FLEN)
NAN_BOXED(1061315967,32,FLEN)
NAN_BOXED(1064136094,32,FLEN)
NAN_BOXED(1062312496,32,FLEN)
NAN_BOXED(1061315967,32,FLEN)
NAN_BOXED(1064138309,32,FLEN)
NAN_BOXED(1032330710,32,FLEN)
NAN_BOXED(1031570691,32,FLEN)
NAN_BOXED(1064138309,32,FLEN)
NAN_BOXED(1032330710,32,FLEN)
NAN_BOXED(1031570691,32,FLEN)
NAN_BOXED(1064138309,32,FLEN)
NAN_BOXED(1032330710,32,FLEN)
NAN_BOXED(1031570691,32,FLEN)
NAN_BOXED(1064138309,32,FLEN)
NAN_BOXED(1032330710,32,FLEN)
NAN_BOXED(1031570691,32,FLEN)
NAN_BOXED(1064138309,32,FLEN)
NAN_BOXED(1032330710,32,FLEN)
NAN_BOXED(1031570691,32,FLEN)
NAN_BOXED(1064166684,32,FLEN)
NAN_BOXED(1049543390,32,FLEN)
NAN_BOXED(1048881707,32,FLEN)
NAN_BOXED(1064166684,32,FLEN)
NAN_BOXED(1049543390,32,FLEN)
NAN_BOXED(1048881707,32,FLEN)
NAN_BOXED(1064166684,32,FLEN)
NAN_BOXED(1049543390,32,FLEN)
NAN_BOXED(1048881707,32,FLEN)
NAN_BOXED(1064166684,32,FLEN)
NAN_BOXED(1049543390,32,FLEN)
NAN_BOXED(1048881707,32,FLEN)
NAN_BOXED(1064166684,32,FLEN)
NAN_BOXED(1049543390,32,FLEN)
NAN_BOXED(1048881707,32,FLEN)
NAN_BOXED(1064181236,32,FLEN)
NAN_BOXED(1064977003,32,FLEN)
NAN_BOXED(1063831304,32,FLEN)
NAN_BOXED(1064181236,32,FLEN)
NAN_BOXED(1064977003,32,FLEN)
NAN_BOXED(1063831304,32,FLEN)
NAN_BOXED(1064181236,32,FLEN)
NAN_BOXED(1064977003,32,FLEN)
NAN_BOXED(1063831304,32,FLEN)
NAN_BOXED(1064181236,32,FLEN)
NAN_BOXED(1064977003,32,FLEN)
NAN_BOXED(1063831304,32,FLEN)
NAN_BOXED(1064181236,32,FLEN)
NAN_BOXED(1064977003,32,FLEN)
NAN_BOXED(1063831304,32,FLEN)
NAN_BOXED(1064235475,32,FLEN)
NAN_BOXED(1041665120,32,FLEN)
NAN_BOXED(1041007799,32,FLEN)
NAN_BOXED(1064235475,32,FLEN)
NAN_BOXED(1041665120,32,FLEN)
NAN_BOXED(1041007799,32,FLEN)
NAN_BOXED(1064235475,32,FLEN)
NAN_BOXED(1041665120,32,FLEN)
NAN_BOXED(1041007799,32,FLEN)
NAN_BOXED(1064235475,32,FLEN)
NAN_BOXED(1041665120,32,FLEN)
NAN_BOXED(1041007799,32,FLEN)
NAN_BOXED(1064235475,32,FLEN)
NAN_BOXED(1041665120,32,FLEN)
NAN_BOXED(1041007799,32,FLEN)
NAN_BOXED(1064274595,32,FLEN)
NAN_BOXED(1015191572,32,FLEN)
NAN_BOXED(1014261096,32,FLEN)
NAN_BOXED(1064274595,32,FLEN)
NAN_BOXED(1015191572,32,FLEN)
NAN_BOXED(1014261096,32,FLEN)
NAN_BOXED(1064274595,32,FLEN)
NAN_BOXED(1015191572,32,FLEN)
NAN_BOXED(1014261096,32,FLEN)
NAN_BOXED(1064274595,32,FLEN)
NAN_BOXED(1015191572,32,FLEN)
NAN_BOXED(1014261096,32,FLEN)
NAN_BOXED(1064274595,32,FLEN)
NAN_BOXED(1015191572,32,FLEN)
NAN_BOXED(1014261096,32,FLEN)
NAN_BOXED(1064308870,32,FLEN)
NAN_BOXED(1065261976,32,FLEN)
NAN_BOXED(1064223310,32,FLEN)
NAN_BOXED(1064308870,32,FLEN)
NAN_BOXED(1065261976,32,FLEN)
NAN_BOXED(1064223310,32,FLEN)
NAN_BOXED(1064308870,32,FLEN)
NAN_BOXED(1065261976,32,FLEN)
NAN_BOXED(1064223310,32,FLEN)
NAN_BOXED(1064308870,32,FLEN)
NAN_BOXED(1065261976,32,FLEN)
NAN_BOXED(1064223310,32,FLEN)
NAN_BOXED(1064308870,32,FLEN)
NAN_BOXED(1065261976,32,FLEN)
NAN_BOXED(1064223310,32,FLEN)
NAN_BOXED(1064312030,32,FLEN)
NAN_BOXED(1061499276,32,FLEN)
NAN_BOXED(1060697264,32,FLEN)
NAN_BOXED(1064312030,32,FLEN)
NAN_BOXED(1061499276,32,FLEN)
NAN_BOXED(1060697264,32,FLEN)
NAN_BOXED(1064312030,32,FLEN)
NAN_BOXED(1061499276,32,FLEN)
NAN_BOXED(1060697264,32,FLEN)
NAN_BOXED(1064312030,32,FLEN)
NAN_BOXED(1061499276,32,FLEN)
NAN_BOXED(1060697264,32,FLEN)
NAN_BOXED(1064312030,32,FLEN)
NAN_BOXED(1061499276,32,FLEN)
NAN_BOXED(1060697264,32,FLEN)
NAN_BOXED(1064335351,32,FLEN)
NAN_BOXED(1050850587,32,FLEN)
NAN_BOXED(1050203657,32,FLEN)
NAN_BOXED(1064335351,32,FLEN)
NAN_BOXED(1050850587,32,FLEN)
NAN_BOXED(1050203657,32,FLEN)
NAN_BOXED(1064335351,32,FLEN)
NAN_BOXED(1050850587,32,FLEN)
NAN_BOXED(1050203657,32,FLEN)
NAN_BOXED(1064335351,32,FLEN)
NAN_BOXED(1050850587,32,FLEN)
NAN_BOXED(1050203657,32,FLEN)
NAN_BOXED(1064335351,32,FLEN)
NAN_BOXED(1050850587,32,FLEN)
NAN_BOXED(1050203657,32,FLEN)
NAN_BOXED(1064353274,32,FLEN)
NAN_BOXED(1062742119,32,FLEN)
NAN_BOXED(1061897802,32,FLEN)
NAN_BOXED(1064353274,32,FLEN)
NAN_BOXED(1062742119,32,FLEN)
NAN_BOXED(1061897802,32,FLEN)
NAN_BOXED(1064353274,32,FLEN)
NAN_BOXED(1062742119,32,FLEN)
NAN_BOXED(1061897802,32,FLEN)
NAN_BOXED(1064353274,32,FLEN)
NAN_BOXED(1062742119,32,FLEN)
NAN_BOXED(1061897802,32,FLEN)
NAN_BOXED(1064353274,32,FLEN)
NAN_BOXED(1062742119,32,FLEN)
NAN_BOXED(1061897802,32,FLEN)
NAN_BOXED(1064364124,32,FLEN)
NAN_BOXED(1048326804,32,FLEN)
NAN_BOXED(1047352404,32,FLEN)
NAN_BOXED(1064364124,32,FLEN)
NAN_BOXED(1048326804,32,FLEN)
NAN_BOXED(1047352404,32,FLEN)
NAN_BOXED(1064364124,32,FLEN)
NAN_BOXED(1048326804,32,FLEN)
NAN_BOXED(1047352404,32,FLEN)
NAN_BOXED(1064364124,32,FLEN)
NAN_BOXED(1048326804,32,FLEN)
NAN_BOXED(1047352404,32,FLEN)
NAN_BOXED(1064364124,32,FLEN)
NAN_BOXED(1048326804,32,FLEN)
NAN_BOXED(1047352404,32,FLEN)
NAN_BOXED(1064380155,32,FLEN)
NAN_BOXED(1057348662,32,FLEN)
NAN_BOXED(1056715106,32,FLEN)
NAN_BOXED(1064380155,32,FLEN)
NAN_BOXED(1057348662,32,FLEN)
NAN_BOXED(1056715106,32,FLEN)
NAN_BOXED(1064380155,32,FLEN)
NAN_BOXED(1057348662,32,FLEN)
NAN_BOXED(1056715106,32,FLEN)
NAN_BOXED(1064380155,32,FLEN)
NAN_BOXED(1057348662,32,FLEN)
NAN_BOXED(1056715106,32,FLEN)
NAN_BOXED(1064380155,32,FLEN)
NAN_BOXED(1057348662,32,FLEN)
NAN_BOXED(1056715106,32,FLEN)
NAN_BOXED(1064440727,32,FLEN)
NAN_BOXED(1064014922,32,FLEN)
NAN_BOXED(1063175221,32,FLEN)
NAN_BOXED(1064440727,32,FLEN)
NAN_BOXED(1064014922,32,FLEN)
NAN_BOXED(1063175221,32,FLEN)
NAN_BOXED(1064440727,32,FLEN)
NAN_BOXED(1064014922,32,FLEN)
NAN_BOXED(1063175221,32,FLEN)
NAN_BOXED(1064440727,32,FLEN)
NAN_BOXED(1064014922,32,FLEN)
NAN_BOXED(1063175221,32,FLEN)
NAN_BOXED(1064440727,32,FLEN)
NAN_BOXED(1064014922,32,FLEN)
NAN_BOXED(1063175221,32,FLEN)
NAN_BOXED(1064507984,32,FLEN)
NAN_BOXED(1062678591,32,FLEN)
NAN_BOXED(1061968106,32,FLEN)
NAN_BOXED(1064507984,32,FLEN)
NAN_BOXED(1062678591,32,FLEN)
NAN_BOXED(1061968106,32,FLEN)
NAN_BOXED(1064507984,32,FLEN)
NAN_BOXED(1062678591,32,FLEN)
NAN_BOXED(1061968106,32,FLEN)
NAN_BOXED(1064507984,32,FLEN)
NAN_BOXED(1062678591,32,FLEN)
NAN_BOXED(1061968106,32,FLEN)
NAN_BOXED(1064507984,32,FLEN)
NAN_BOXED(1062678591,32,FLEN)
NAN_BOXED(1061968106,32,FLEN)
NAN_BOXED(1064618574,32,FLEN)
NAN_BOXED(1043358492,32,FLEN)
NAN_BOXED(1042852315,32,FLEN)
NAN_BOXED(1064618574,32,FLEN)
NAN_BOXED(1043358492,32,FLEN)
NAN_BOXED(1042852315,32,FLEN)
NAN_BOXED(1064618574,32,FLEN)
NAN_BOXED(1043358492,32,FLEN)
NAN_BOXED(1042852315,32,FLEN)
NAN_BOXED(1064618574,32,FLEN)
NAN_BOXED(1043358492,32,FLEN)
NAN_BOXED(1042852315,32,FLEN)
NAN_BOXED(1064618574,32,FLEN)
NAN_BOXED(1043358492,32,FLEN)
NAN_BOXED(1042852315,32,FLEN)
NAN_BOXED(1064654160,32,FLEN)
NAN_BOXED(1065521041,32,FLEN)
NAN_BOXED(1064975826,32,FLEN)
NAN_BOXED(1064654160,32,FLEN)
NAN_BOXED(1065521041,32,FLEN)
NAN_BOXED(1064975826,32,FLEN)
NAN_BOXED(1064654160,32,FLEN)
NAN_BOXED(1065521041,32,FLEN)
NAN_BOXED(1064975826,32,FLEN)
NAN_BOXED(1064654160,32,FLEN)
NAN_BOXED(1065521041,32,FLEN)
NAN_BOXED(1064975826,32,FLEN)
NAN_BOXED(1064654160,32,FLEN)
NAN_BOXED(1065521041,32,FLEN)
NAN_BOXED(1064975826,32,FLEN)
NAN_BOXED(1064689036,32,FLEN)
NAN_BOXED(1047241359,32,FLEN)
NAN_BOXED(1046630015,32,FLEN)
NAN_BOXED(1064689036,32,FLEN)
NAN_BOXED(1047241359,32,FLEN)
NAN_BOXED(1046630015,32,FLEN)
NAN_BOXED(1064689036,32,FLEN)
NAN_BOXED(1047241359,32,FLEN)
NAN_BOXED(1046630015,32,FLEN)
NAN_BOXED(1064689036,32,FLEN)
NAN_BOXED(1047241359,32,FLEN)
NAN_BOXED(1046630015,32,FLEN)
NAN_BOXED(1064689036,32,FLEN)
NAN_BOXED(1047241359,32,FLEN)
NAN_BOXED(1046630015,32,FLEN)
NAN_BOXED(1064689739,32,FLEN)
NAN_BOXED(1047010024,32,FLEN)
NAN_BOXED(1046408476,32,FLEN)
NAN_BOXED(1064689739,32,FLEN)
NAN_BOXED(1047010024,32,FLEN)
NAN_BOXED(1046408476,32,FLEN)
NAN_BOXED(1064689739,32,FLEN)
NAN_BOXED(1047010024,32,FLEN)
NAN_BOXED(1046408476,32,FLEN)
NAN_BOXED(1064689739,32,FLEN)
NAN_BOXED(1047010024,32,FLEN)
NAN_BOXED(1046408476,32,FLEN)
NAN_BOXED(1064689739,32,FLEN)
NAN_BOXED(1047010024,32,FLEN)
NAN_BOXED(1046408476,32,FLEN)
NAN_BOXED(1064695427,32,FLEN)
NAN_BOXED(1051774519,32,FLEN)
NAN_BOXED(1051320220,32,FLEN)
NAN_BOXED(1064695427,32,FLEN)
NAN_BOXED(1051774519,32,FLEN)
NAN_BOXED(1051320220,32,FLEN)
NAN_BOXED(1064695427,32,FLEN)
NAN_BOXED(1051774519,32,FLEN)
NAN_BOXED(1051320220,32,FLEN)
NAN_BOXED(1064695427,32,FLEN)
NAN_BOXED(1051774519,32,FLEN)
NAN_BOXED(1051320220,32,FLEN)
NAN_BOXED(1064695427,32,FLEN)
NAN_BOXED(1051774519,32,FLEN)
NAN_BOXED(1051320220,32,FLEN)
NAN_BOXED(1064724143,32,FLEN)
NAN_BOXED(1058448006,32,FLEN)
NAN_BOXED(1058077848,32,FLEN)
NAN_BOXED(1064724143,32,FLEN)
NAN_BOXED(1058448006,32,FLEN)
NAN_BOXED(1058077848,32,FLEN)
NAN_BOXED(1064724143,32,FLEN)
NAN_BOXED(1058448006,32,FLEN)
NAN_BOXED(1058077848,32,FLEN)
NAN_BOXED(1064724143,32,FLEN)
NAN_BOXED(1058448006,32,FLEN)
NAN_BOXED(1058077848,32,FLEN)
NAN_BOXED(1064724143,32,FLEN)
NAN_BOXED(1058448006,32,FLEN)
NAN_BOXED(1058077848,32,FLEN)
NAN_BOXED(1064812259,32,FLEN)
NAN_BOXED(1050259312,32,FLEN)
NAN_BOXED(1049934559,32,FLEN)
NAN_BOXED(1064812259,32,FLEN)
NAN_BOXED(1050259312,32,FLEN)
NAN_BOXED(1049934559,32,FLEN)
NAN_BOXED(1064812259,32,FLEN)
NAN_BOXED(1050259312,32,FLEN)
NAN_BOXED(1049934559,32,FLEN)
NAN_BOXED(1064812259,32,FLEN)
NAN_BOXED(1050259312,32,FLEN)
NAN_BOXED(1049934559,32,FLEN)
NAN_BOXED(1064812259,32,FLEN)
NAN_BOXED(1050259312,32,FLEN)
NAN_BOXED(1049934559,32,FLEN)
NAN_BOXED(1064884509,32,FLEN)
NAN_BOXED(1061012798,32,FLEN)
NAN_BOXED(1060665350,32,FLEN)
NAN_BOXED(1064884509,32,FLEN)
NAN_BOXED(1061012798,32,FLEN)
NAN_BOXED(1060665350,32,FLEN)
NAN_BOXED(1064884509,32,FLEN)
NAN_BOXED(1061012798,32,FLEN)
NAN_BOXED(1060665350,32,FLEN)
NAN_BOXED(1064884509,32,FLEN)
NAN_BOXED(1061012798,32,FLEN)
NAN_BOXED(1060665350,32,FLEN)
NAN_BOXED(1064884509,32,FLEN)
NAN_BOXED(1061012798,32,FLEN)
NAN_BOXED(1060665350,32,FLEN)
NAN_BOXED(1064925382,32,FLEN)
NAN_BOXED(1040452882,32,FLEN)
NAN_BOXED(1040232195,32,FLEN)
NAN_BOXED(1064925382,32,FLEN)
NAN_BOXED(1040452882,32,FLEN)
NAN_BOXED(1040232195,32,FLEN)
NAN_BOXED(1064925382,32,FLEN)
NAN_BOXED(1040452882,32,FLEN)
NAN_BOXED(1040232195,32,FLEN)
NAN_BOXED(1064925382,32,FLEN)
NAN_BOXED(1040452882,32,FLEN)
NAN_BOXED(1040232195,32,FLEN)
NAN_BOXED(1064925382,32,FLEN)
NAN_BOXED(1040452882,32,FLEN)
NAN_BOXED(1040232195,32,FLEN)
NAN_BOXED(1064965734,32,FLEN)
NAN_BOXED(1028489837,32,FLEN)
NAN_BOXED(1028178778,32,FLEN)
NAN_BOXED(1064965734,32,FLEN)
NAN_BOXED(1028489837,32,FLEN)
NAN_BOXED(1028178778,32,FLEN)
NAN_BOXED(1064965734,32,FLEN)
NAN_BOXED(1028489837,32,FLEN)
NAN_BOXED(1028178778,32,FLEN)
NAN_BOXED(1064965734,32,FLEN)
NAN_BOXED(1028489837,32,FLEN)
NAN_BOXED(1028178778,32,FLEN)
NAN_BOXED(1064965734,32,FLEN)
NAN_BOXED(1028489837,32,FLEN)
NAN_BOXED(1028178778,32,FLEN)
NAN_BOXED(1064974672,32,FLEN)
NAN_BOXED(1057815729,32,FLEN)
NAN_BOXED(1057607254,32,FLEN)
NAN_BOXED(1064974672,32,FLEN)
NAN_BOXED(1057815729,32,FLEN)
NAN_BOXED(1057607254,32,FLEN)
NAN_BOXED(1064974672,32,FLEN)
NAN_BOXED(1057815729,32,FLEN)
NAN_BOXED(1057607254,32,FLEN)
NAN_BOXED(1064974672,32,FLEN)
NAN_BOXED(1057815729,32,FLEN)
NAN_BOXED(1057607254,32,FLEN)
NAN_BOXED(1064974672,32,FLEN)
NAN_BOXED(1057815729,32,FLEN)
NAN_BOXED(1057607254,32,FLEN)
NAN_BOXED(1065049850,32,FLEN)
NAN_BOXED(1059998139,32,FLEN)
NAN_BOXED(1059791604,32,FLEN)
NAN_BOXED(1065049850,32,FLEN)
NAN_BOXED(1059998139,32,FLEN)
NAN_BOXED(1059791604,32,FLEN)
NAN_BOXED(1065049850,32,FLEN)
NAN_BOXED(1059998139,32,FLEN)
NAN_BOXED(1059791604,32,FLEN)
NAN_BOXED(1065049850,32,FLEN)
NAN_BOXED(1059998139,32,FLEN)
NAN_BOXED(1059791604,32,FLEN)
NAN_BOXED(1065049850,32,FLEN)
NAN_BOXED(1059998139,32,FLEN)
NAN_BOXED(1059791604,32,FLEN)
NAN_BOXED(1065270159,32,FLEN)
NAN_BOXED(1060982620,32,FLEN)
NAN_BOXED(1060921200,32,FLEN)
NAN_BOXED(1065270159,32,FLEN)
NAN_BOXED(1060982620,32,FLEN)
NAN_BOXED(1060921200,32,FLEN)
NAN_BOXED(1065270159,32,FLEN)
NAN_BOXED(1060982620,32,FLEN)
NAN_BOXED(1060921200,32,FLEN)
NAN_BOXED(1065270159,32,FLEN)
NAN_BOXED(1060982620,32,FLEN)
NAN_BOXED(1060921200,32,FLEN)
NAN_BOXED(1065270159,32,FLEN)
NAN_BOXED(1060982620,32,FLEN)
NAN_BOXED(1060921200,32,FLEN)
NAN_BOXED(1065284536,32,FLEN)
NAN_BOXED(1058364530,32,FLEN)
NAN_BOXED(1058324460,32,FLEN)
NAN_BOXED(1065284536,32,FLEN)
NAN_BOXED(1058364530,32,FLEN)
NAN_BOXED(1058324460,32,FLEN)
NAN_BOXED(1065284536,32,FLEN)
NAN_BOXED(1058364530,32,FLEN)
NAN_BOXED(1058324460,32,FLEN)
NAN_BOXED(1065284536,32,FLEN)
NAN_BOXED(1058364530,32,FLEN)
NAN_BOXED(1058324460,32,FLEN)
NAN_BOXED(1065284536,32,FLEN)
NAN_BOXED(1058364530,32,FLEN)
NAN_BOXED(1058324460,32,FLEN)
NAN_BOXED(1065287239,32,FLEN)
NAN_BOXED(1045329435,32,FLEN)
NAN_BOXED(1045276226,32,FLEN)
NAN_BOXED(1065287239,32,FLEN)
NAN_BOXED(1045329435,32,FLEN)
NAN_BOXED(1045276226,32,FLEN)
NAN_BOXED(1065287239,32,FLEN)
NAN_BOXED(1045329435,32,FLEN)
NAN_BOXED(1045276226,32,FLEN)
NAN_BOXED(1065287239,32,FLEN)
NAN_BOXED(1045329435,32,FLEN)
NAN_BOXED(1045276226,32,FLEN)
NAN_BOXED(1065287239,32,FLEN)
NAN_BOXED(1045329435,32,FLEN)
NAN_BOXED(1045276226,32,FLEN)
NAN_BOXED(1065335282,32,FLEN)
NAN_BOXED(1058961685,32,FLEN)
NAN_BOXED(1058950583,32,FLEN)
NAN_BOXED(1065335282,32,FLEN)
NAN_BOXED(1058961685,32,FLEN)
NAN_BOXED(1058950583,32,FLEN)
NAN_BOXED(1065335282,32,FLEN)
NAN_BOXED(1058961685,32,FLEN)
NAN_BOXED(1058950583,32,FLEN)
NAN_BOXED(1065335282,32,FLEN)
NAN_BOXED(1058961685,32,FLEN)
NAN_BOXED(1058950583,32,FLEN)
NAN_BOXED(1065335282,32,FLEN)
NAN_BOXED(1058961685,32,FLEN)
NAN_BOXED(1058950583,32,FLEN)
NAN_BOXED(1065349302,32,FLEN)
NAN_BOXED(1062818734,32,FLEN)
NAN_BOXED(1062815411,32,FLEN)
NAN_BOXED(1065349302,32,FLEN)
NAN_BOXED(1062818734,32,FLEN)
NAN_BOXED(1062815411,32,FLEN)
NAN_BOXED(1065349302,32,FLEN)
NAN_BOXED(1062818734,32,FLEN)
NAN_BOXED(1062815411,32,FLEN)
NAN_BOXED(1065349302,32,FLEN)
NAN_BOXED(1062818734,32,FLEN)
NAN_BOXED(1062815411,32,FLEN)
NAN_BOXED(1065349302,32,FLEN)
NAN_BOXED(1062818734,32,FLEN)
NAN_BOXED(1062815411,32,FLEN)
NAN_BOXED(1348747029,32,FLEN)
NAN_BOXED(1148934070,32,FLEN)
NAN_BOXED(1421881371,32,FLEN)
NAN_BOXED(1348747029,32,FLEN)
NAN_BOXED(1148934070,32,FLEN)
NAN_BOXED(1421881371,32,FLEN)
NAN_BOXED(1348747029,32,FLEN)
NAN_BOXED(1148934070,32,FLEN)
NAN_BOXED(1421881371,32,FLEN)
NAN_BOXED(1348747029,32,FLEN)
NAN_BOXED(1148934070,32,FLEN)
NAN_BOXED(1421881371,32,FLEN)
NAN_BOXED(1348747029,32,FLEN)
NAN_BOXED(1148934070,32,FLEN)
NAN_BOXED(1421881371,32,FLEN)
NAN_BOXED(1357598238,32,FLEN)
NAN_BOXED(1137687253,32,FLEN)
NAN_BOXED(1417396120,32,FLEN)
NAN_BOXED(1357598238,32,FLEN)
NAN_BOXED(1137687253,32,FLEN)
NAN_BOXED(1417396120,32,FLEN)
NAN_BOXED(1357598238,32,FLEN)
NAN_BOXED(1137687253,32,FLEN)
NAN_BOXED(1417396120,32,FLEN)
NAN_BOXED(1357598238,32,FLEN)
NAN_BOXED(1137687253,32,FLEN)
NAN_BOXED(1417396120,32,FLEN)
NAN_BOXED(1357598238,32,FLEN)
NAN_BOXED(1137687253,32,FLEN)
NAN_BOXED(1417396120,32,FLEN)
NAN_BOXED(1376740737,32,FLEN)
NAN_BOXED(1118220915,32,FLEN)
NAN_BOXED(1416298041,32,FLEN)
NAN_BOXED(1376740737,32,FLEN)
NAN_BOXED(1118220915,32,FLEN)
NAN_BOXED(1416298041,32,FLEN)
NAN_BOXED(1376740737,32,FLEN)
NAN_BOXED(1118220915,32,FLEN)
NAN_BOXED(1416298041,32,FLEN)
NAN_BOXED(1376740737,32,FLEN)
NAN_BOXED(1118220915,32,FLEN)
NAN_BOXED(1416298041,32,FLEN)
NAN_BOXED(1376740737,32,FLEN)
NAN_BOXED(1118220915,32,FLEN)
NAN_BOXED(1416298041,32,FLEN)
NAN_BOXED(1392015279,32,FLEN)
NAN_BOXED(1101484935,32,FLEN)
NAN_BOXED(1409916053,32,FLEN)
NAN_BOXED(1392015279,32,FLEN)
NAN_BOXED(1101484935,32,FLEN)
NAN_BOXED(1409916053,32,FLEN)
NAN_BOXED(1392015279,32,FLEN)
NAN_BOXED(1101484935,32,FLEN)
NAN_BOXED(1409916053,32,FLEN)
NAN_BOXED(1392015279,32,FLEN)
NAN_BOXED(1101484935,32,FLEN)
NAN_BOXED(1409916053,32,FLEN)
NAN_BOXED(1392015279,32,FLEN)
NAN_BOXED(1101484935,32,FLEN)
NAN_BOXED(1409916053,32,FLEN)
NAN_BOXED(1397771586,32,FLEN)
NAN_BOXED(1099976320,32,FLEN)
NAN_BOXED(1423289683,32,FLEN)
NAN_BOXED(1397771586,32,FLEN)
NAN_BOXED(1099976320,32,FLEN)
NAN_BOXED(1423289683,32,FLEN)
NAN_BOXED(1397771586,32,FLEN)
NAN_BOXED(1099976320,32,FLEN)
NAN_BOXED(1423289683,32,FLEN)
NAN_BOXED(1397771586,32,FLEN)
NAN_BOXED(1099976320,32,FLEN)
NAN_BOXED(1423289683,32,FLEN)
NAN_BOXED(1397771586,32,FLEN)
NAN_BOXED(1099976320,32,FLEN)
NAN_BOXED(1423289683,32,FLEN)
NAN_BOXED(1401951629,32,FLEN)
NAN_BOXED(1092145869,32,FLEN)
NAN_BOXED(1412438923,32,FLEN)
NAN_BOXED(1401951629,32,FLEN)
NAN_BOXED(1092145869,32,FLEN)
NAN_BOXED(1412438923,32,FLEN)
NAN_BOXED(1401951629,32,FLEN)
NAN_BOXED(1092145869,32,FLEN)
NAN_BOXED(1412438923,32,FLEN)
NAN_BOXED(1401951629,32,FLEN)
NAN_BOXED(1092145869,32,FLEN)
NAN_BOXED(1412438923,32,FLEN)
NAN_BOXED(1401951629,32,FLEN)
NAN_BOXED(1092145869,32,FLEN)
NAN_BOXED(1412438923,32,FLEN)
NAN_BOXED(1402020984,32,FLEN)
NAN_BOXED(1093405238,32,FLEN)
NAN_BOXED(1418078508,32,FLEN)
NAN_BOXED(1402020984,32,FLEN)
NAN_BOXED(1093405238,32,FLEN)
NAN_BOXED(1418078508,32,FLEN)
NAN_BOXED(1402020984,32,FLEN)
NAN_BOXED(1093405238,32,FLEN)
NAN_BOXED(1418078508,32,FLEN)
NAN_BOXED(1402020984,32,FLEN)
NAN_BOXED(1093405238,32,FLEN)
NAN_BOXED(1418078508,32,FLEN)
NAN_BOXED(1402020984,32,FLEN)
NAN_BOXED(1093405238,32,FLEN)
NAN_BOXED(1418078508,32,FLEN)
NAN_BOXED(1406590866,32,FLEN)
NAN_BOXED(1091852711,32,FLEN)
NAN_BOXED(1425150466,32,FLEN)
NAN_BOXED(1406590866,32,FLEN)
NAN_BOXED(1091852711,32,FLEN)
NAN_BOXED(1425150466,32,FLEN)
NAN_BOXED(1406590866,32,FLEN)
NAN_BOXED(1091852711,32,FLEN)
NAN_BOXED(1425150466,32,FLEN)
NAN_BOXED(1406590866,32,FLEN)
NAN_BOXED(1091852711,32,FLEN)
NAN_BOXED(1425150466,32,FLEN)
NAN_BOXED(1406590866,32,FLEN)
NAN_BOXED(1091852711,32,FLEN)
NAN_BOXED(1425150466,32,FLEN)
NAN_BOXED(1406649356,32,FLEN)
NAN_BOXED(1089481973,32,FLEN)
NAN_BOXED(1419041632,32,FLEN)
NAN_BOXED(1406649356,32,FLEN)
NAN_BOXED(1089481973,32,FLEN)
NAN_BOXED(1419041632,32,FLEN)
NAN_BOXED(1406649356,32,FLEN)
NAN_BOXED(1089481973,32,FLEN)
NAN_BOXED(1419041632,32,FLEN)
NAN_BOXED(1406649356,32,FLEN)
NAN_BOXED(1089481973,32,FLEN)
NAN_BOXED(1419041632,32,FLEN)
NAN_BOXED(1406649356,32,FLEN)
NAN_BOXED(1089481973,32,FLEN)
NAN_BOXED(1419041632,32,FLEN)
NAN_BOXED(1408036818,32,FLEN)
NAN_BOXED(1090730387,32,FLEN)
NAN_BOXED(1424347146,32,FLEN)
NAN_BOXED(1408036818,32,FLEN)
NAN_BOXED(1090730387,32,FLEN)
NAN_BOXED(1424347146,32,FLEN)
NAN_BOXED(1408036818,32,FLEN)
NAN_BOXED(1090730387,32,FLEN)
NAN_BOXED(1424347146,32,FLEN)
NAN_BOXED(1408036818,32,FLEN)
NAN_BOXED(1090730387,32,FLEN)
NAN_BOXED(1424347146,32,FLEN)
NAN_BOXED(1408036818,32,FLEN)
NAN_BOXED(1090730387,32,FLEN)
NAN_BOXED(1424347146,32,FLEN)
NAN_BOXED(1409240826,32,FLEN)
NAN_BOXED(1084388277,32,FLEN)
NAN_BOXED(1409813888,32,FLEN)
NAN_BOXED(1409240826,32,FLEN)
NAN_BOXED(1084388277,32,FLEN)
NAN_BOXED(1409813888,32,FLEN)
NAN_BOXED(1409240826,32,FLEN)
NAN_BOXED(1084388277,32,FLEN)
NAN_BOXED(1409813888,32,FLEN)
NAN_BOXED(1409240826,32,FLEN)
NAN_BOXED(1084388277,32,FLEN)
NAN_BOXED(1409813888,32,FLEN)
NAN_BOXED(1409240826,32,FLEN)
NAN_BOXED(1084388277,32,FLEN)
NAN_BOXED(1409813888,32,FLEN)
NAN_BOXED(1410130214,32,FLEN)
NAN_BOXED(1081332395,32,FLEN)
NAN_BOXED(1388688580,32,FLEN)
NAN_BOXED(1410130214,32,FLEN)
NAN_BOXED(1081332395,32,FLEN)
NAN_BOXED(1388688580,32,FLEN)
NAN_BOXED(1410130214,32,FLEN)
NAN_BOXED(1081332395,32,FLEN)
NAN_BOXED(1388688580,32,FLEN)
NAN_BOXED(1410130214,32,FLEN)
NAN_BOXED(1081332395,32,FLEN)
NAN_BOXED(1388688580,32,FLEN)
NAN_BOXED(1410130214,32,FLEN)
NAN_BOXED(1081332395,32,FLEN)
NAN_BOXED(1388688580,32,FLEN)
NAN_BOXED(1410481460,32,FLEN)
NAN_BOXED(1087953646,32,FLEN)
NAN_BOXED(1424982737,32,FLEN)
NAN_BOXED(1410481460,32,FLEN)
NAN_BOXED(1087953646,32,FLEN)
NAN_BOXED(1424982737,32,FLEN)
NAN_BOXED(1410481460,32,FLEN)
NAN_BOXED(1087953646,32,FLEN)
NAN_BOXED(1424982737,32,FLEN)
NAN_BOXED(1410481460,32,FLEN)
NAN_BOXED(1087953646,32,FLEN)
NAN_BOXED(1424982737,32,FLEN)
NAN_BOXED(1410481460,32,FLEN)
NAN_BOXED(1087953646,32,FLEN)
NAN_BOXED(1424982737,32,FLEN)
NAN_BOXED(1410501094,32,FLEN)
NAN_BOXED(1080725683,32,FLEN)
NAN_BOXED(1388878850,32,FLEN)
NAN_BOXED(1410501094,32,FLEN)
NAN_BOXED(1080725683,32,FLEN)
NAN_BOXED(1388878850,32,FLEN)
NAN_BOXED(1410501094,32,FLEN)
NAN_BOXED(1080725683,32,FLEN)
NAN_BOXED(1388878850,32,FLEN)
NAN_BOXED(1410501094,32,FLEN)
NAN_BOXED(1080725683,32,FLEN)
NAN_BOXED(1388878850,32,FLEN)
NAN_BOXED(1410501094,32,FLEN)
NAN_BOXED(1080725683,32,FLEN)
NAN_BOXED(1388878850,32,FLEN)
NAN_BOXED(1411503355,32,FLEN)
NAN_BOXED(1085951606,32,FLEN)
NAN_BOXED(1423382882,32,FLEN)
NAN_BOXED(1411503355,32,FLEN)
NAN_BOXED(1085951606,32,FLEN)
NAN_BOXED(1423382882,32,FLEN)
NAN_BOXED(1411503355,32,FLEN)
NAN_BOXED(1085951606,32,FLEN)
NAN_BOXED(1423382882,32,FLEN)
NAN_BOXED(1411503355,32,FLEN)
NAN_BOXED(1085951606,32,FLEN)
NAN_BOXED(1423382882,32,FLEN)
NAN_BOXED(1411503355,32,FLEN)
NAN_BOXED(1085951606,32,FLEN)
NAN_BOXED(1423382882,32,FLEN)
NAN_BOXED(1413000932,32,FLEN)
NAN_BOXED(1081958518,32,FLEN)
NAN_BOXED(1415260603,32,FLEN)
NAN_BOXED(1413000932,32,FLEN)
NAN_BOXED(1081958518,32,FLEN)
NAN_BOXED(1415260603,32,FLEN)
NAN_BOXED(1413000932,32,FLEN)
NAN_BOXED(1081958518,32,FLEN)
NAN_BOXED(1415260603,32,FLEN)
NAN_BOXED(1413000932,32,FLEN)
NAN_BOXED(1081958518,32,FLEN)
NAN_BOXED(1415260603,32,FLEN)
NAN_BOXED(1413000932,32,FLEN)
NAN_BOXED(1081958518,32,FLEN)
NAN_BOXED(1415260603,32,FLEN)
NAN_BOXED(1413387234,32,FLEN)
NAN_BOXED(1081048804,32,FLEN)
NAN_BOXED(1414081052,32,FLEN)
NAN_BOXED(1413387234,32,FLEN)
NAN_BOXED(1081048804,32,FLEN)
NAN_BOXED(1414081052,32,FLEN)
NAN_BOXED(1413387234,32,FLEN)
NAN_BOXED(1081048804,32,FLEN)
NAN_BOXED(1414081052,32,FLEN)
NAN_BOXED(1413387234,32,FLEN)
NAN_BOXED(1081048804,32,FLEN)
NAN_BOXED(1414081052,32,FLEN)
NAN_BOXED(1413387234,32,FLEN)
NAN_BOXED(1081048804,32,FLEN)
NAN_BOXED(1414081052,32,FLEN)
NAN_BOXED(1413425059,32,FLEN)
NAN_BOXED(1084729861,32,FLEN)
NAN_BOXED(1425327935,32,FLEN)
NAN_BOXED(1413425059,32,FLEN)
NAN_BOXED(1084729861,32,FLEN)
NAN_BOXED(1425327935,32,FLEN)
NAN_BOXED(1413425059,32,FLEN)
NAN_BOXED(1084729861,32,FLEN)
NAN_BOXED(1425327935,32,FLEN)
NAN_BOXED(1413425059,32,FLEN)
NAN_BOXED(1084729861,32,FLEN)
NAN_BOXED(1425327935,32,FLEN)
NAN_BOXED(1413425059,32,FLEN)
NAN_BOXED(1084729861,32,FLEN)
NAN_BOXED(1425327935,32,FLEN)
NAN_BOXED(1415978608,32,FLEN)
NAN_BOXED(1077192403,32,FLEN)
NAN_BOXED(1409912177,32,FLEN)
NAN_BOXED(1415978608,32,FLEN)
NAN_BOXED(1077192403,32,FLEN)
NAN_BOXED(1409912177,32,FLEN)
NAN_BOXED(1415978608,32,FLEN)
NAN_BOXED(1077192403,32,FLEN)
NAN_BOXED(1409912177,32,FLEN)
NAN_BOXED(1415978608,32,FLEN)
NAN_BOXED(1077192403,32,FLEN)
NAN_BOXED(1409912177,32,FLEN)
NAN_BOXED(1415978608,32,FLEN)
NAN_BOXED(1077192403,32,FLEN)
NAN_BOXED(1409912177,32,FLEN)
NAN_BOXED(1416022542,32,FLEN)
NAN_BOXED(1077467810,32,FLEN)
NAN_BOXED(1411029331,32,FLEN)
NAN_BOXED(1416022542,32,FLEN)
NAN_BOXED(1077467810,32,FLEN)
NAN_BOXED(1411029331,32,FLEN)
NAN_BOXED(1416022542,32,FLEN)
NAN_BOXED(1077467810,32,FLEN)
NAN_BOXED(1411029331,32,FLEN)
NAN_BOXED(1416022542,32,FLEN)
NAN_BOXED(1077467810,32,FLEN)
NAN_BOXED(1411029331,32,FLEN)
NAN_BOXED(1416022542,32,FLEN)
NAN_BOXED(1077467810,32,FLEN)
NAN_BOXED(1411029331,32,FLEN)
NAN_BOXED(1416545281,32,FLEN)
NAN_BOXED(1075413149,32,FLEN)
NAN_BOXED(1400025505,32,FLEN)
NAN_BOXED(1416545281,32,FLEN)
NAN_BOXED(1075413149,32,FLEN)
NAN_BOXED(1400025505,32,FLEN)
NAN_BOXED(1416545281,32,FLEN)
NAN_BOXED(1075413149,32,FLEN)
NAN_BOXED(1400025505,32,FLEN)
NAN_BOXED(1416545281,32,FLEN)
NAN_BOXED(1075413149,32,FLEN)
NAN_BOXED(1400025505,32,FLEN)
NAN_BOXED(1416545281,32,FLEN)
NAN_BOXED(1075413149,32,FLEN)
NAN_BOXED(1400025505,32,FLEN)
NAN_BOXED(1417209709,32,FLEN)
NAN_BOXED(1074195239,32,FLEN)
NAN_BOXED(1380675972,32,FLEN)
NAN_BOXED(1417209709,32,FLEN)
NAN_BOXED(1074195239,32,FLEN)
NAN_BOXED(1380675972,32,FLEN)
NAN_BOXED(1417209709,32,FLEN)
NAN_BOXED(1074195239,32,FLEN)
NAN_BOXED(1380675972,32,FLEN)
NAN_BOXED(1417209709,32,FLEN)
NAN_BOXED(1074195239,32,FLEN)
NAN_BOXED(1380675972,32,FLEN)
NAN_BOXED(1417209709,32,FLEN)
NAN_BOXED(1074195239,32,FLEN)
NAN_BOXED(1380675972,32,FLEN)
NAN_BOXED(1417858680,32,FLEN)
NAN_BOXED(1075120241,32,FLEN)
NAN_BOXED(1405249482,32,FLEN)
NAN_BOXED(1417858680,32,FLEN)
NAN_BOXED(1075120241,32,FLEN)
NAN_BOXED(1405249482,32,FLEN)
NAN_BOXED(1417858680,32,FLEN)
NAN_BOXED(1075120241,32,FLEN)
NAN_BOXED(1405249482,32,FLEN)
NAN_BOXED(1417858680,32,FLEN)
NAN_BOXED(1075120241,32,FLEN)
NAN_BOXED(1405249482,32,FLEN)
NAN_BOXED(1417858680,32,FLEN)
NAN_BOXED(1075120241,32,FLEN)
NAN_BOXED(1405249482,32,FLEN)
NAN_BOXED(1417952175,32,FLEN)
NAN_BOXED(1077246375,32,FLEN)
NAN_BOXED(1416489034,32,FLEN)
NAN_BOXED(1417952175,32,FLEN)
NAN_BOXED(1077246375,32,FLEN)
NAN_BOXED(1416489034,32,FLEN)
NAN_BOXED(1417952175,32,FLEN)
NAN_BOXED(1077246375,32,FLEN)
NAN_BOXED(1416489034,32,FLEN)
NAN_BOXED(1417952175,32,FLEN)
NAN_BOXED(1077246375,32,FLEN)
NAN_BOXED(1416489034,32,FLEN)
NAN_BOXED(1417952175,32,FLEN)
NAN_BOXED(1077246375,32,FLEN)
NAN_BOXED(1416489034,32,FLEN)
NAN_BOXED(1419870819,32,FLEN)
NAN_BOXED(1078073987,32,FLEN)
NAN_BOXED(1424610854,32,FLEN)
NAN_BOXED(1419870819,32,FLEN)
NAN_BOXED(1078073987,32,FLEN)
NAN_BOXED(1424610854,32,FLEN)
NAN_BOXED(1419870819,32,FLEN)
NAN_BOXED(1078073987,32,FLEN)
NAN_BOXED(1424610854,32,FLEN)
NAN_BOXED(1419870819,32,FLEN)
NAN_BOXED(1078073987,32,FLEN)
NAN_BOXED(1424610854,32,FLEN)
NAN_BOXED(1419870819,32,FLEN)
NAN_BOXED(1078073987,32,FLEN)
NAN_BOXED(1424610854,32,FLEN)
NAN_BOXED(1420560459,32,FLEN)
NAN_BOXED(1075915005,32,FLEN)
NAN_BOXED(1420899084,32,FLEN)
NAN_BOXED(1420560459,32,FLEN)
NAN_BOXED(1075915005,32,FLEN)
NAN_BOXED(1420899084,32,FLEN)
NAN_BOXED(1420560459,32,FLEN)
NAN_BOXED(1075915005,32,FLEN)
NAN_BOXED(1420899084,32,FLEN)
NAN_BOXED(1420560459,32,FLEN)
NAN_BOXED(1075915005,32,FLEN)
NAN_BOXED(1420899084,32,FLEN)
NAN_BOXED(1420560459,32,FLEN)
NAN_BOXED(1075915005,32,FLEN)
NAN_BOXED(1420899084,32,FLEN)
NAN_BOXED(1420622637,32,FLEN)
NAN_BOXED(1072990013,32,FLEN)
NAN_BOXED(1410657060,32,FLEN)
NAN_BOXED(1420622637,32,FLEN)
NAN_BOXED(1072990013,32,FLEN)
NAN_BOXED(1410657060,32,FLEN)
NAN_BOXED(1420622637,32,FLEN)
NAN_BOXED(1072990013,32,FLEN)
NAN_BOXED(1410657060,32,FLEN)
NAN_BOXED(1420622637,32,FLEN)
NAN_BOXED(1072990013,32,FLEN)
NAN_BOXED(1410657060,32,FLEN)
NAN_BOXED(1420622637,32,FLEN)
NAN_BOXED(1072990013,32,FLEN)
NAN_BOXED(1410657060,32,FLEN)
NAN_BOXED(1421358569,32,FLEN)
NAN_BOXED(1069199152,32,FLEN)
NAN_BOXED(1389012834,32,FLEN)
NAN_BOXED(1421358569,32,FLEN)
NAN_BOXED(1069199152,32,FLEN)
NAN_BOXED(1389012834,32,FLEN)
NAN_BOXED(1421358569,32,FLEN)
NAN_BOXED(1069199152,32,FLEN)
NAN_BOXED(1389012834,32,FLEN)
NAN_BOXED(1421358569,32,FLEN)
NAN_BOXED(1069199152,32,FLEN)
NAN_BOXED(1389012834,32,FLEN)
NAN_BOXED(1421358569,32,FLEN)
NAN_BOXED(1069199152,32,FLEN)
NAN_BOXED(1389012834,32,FLEN)
NAN_BOXED(1421572980,32,FLEN)
NAN_BOXED(1073583244,32,FLEN)
NAN_BOXED(1416025902,32,FLEN)
NAN_BOXED(1421572980,32,FLEN)
NAN_BOXED(1073583244,32,FLEN)
NAN_BOXED(1416025902,32,FLEN)
NAN_BOXED(1421572980,32,FLEN)
NAN_BOXED(1073583244,32,FLEN)
NAN_BOXED(1416025902,32,FLEN)
NAN_BOXED(1421572980,32,FLEN)
NAN_BOXED(1073583244,32,FLEN)
NAN_BOXED(1416025902,32,FLEN)
NAN_BOXED(1421572980,32,FLEN)
NAN_BOXED(1073583244,32,FLEN)
NAN_BOXED(1416025902,32,FLEN)
NAN_BOXED(1421913818,32,FLEN)
NAN_BOXED(1074517274,32,FLEN)
NAN_BOXED(1420098904,32,FLEN)
NAN_BOXED(1421913818,32,FLEN)
NAN_BOXED(1074517274,32,FLEN)
NAN_BOXED(1420098904,32,FLEN)
NAN_BOXED(1421913818,32,FLEN)
NAN_BOXED(1074517274,32,FLEN)
NAN_BOXED(1420098904,32,FLEN)
NAN_BOXED(1421913818,32,FLEN)
NAN_BOXED(1074517274,32,FLEN)
NAN_BOXED(1420098904,32,FLEN)
NAN_BOXED(1421913818,32,FLEN)
NAN_BOXED(1074517274,32,FLEN)
NAN_BOXED(1420098904,32,FLEN)
NAN_BOXED(1423041745,32,FLEN)
NAN_BOXED(1075421355,32,FLEN)
NAN_BOXED(1425528305,32,FLEN)
NAN_BOXED(1423041745,32,FLEN)
NAN_BOXED(1075421355,32,FLEN)
NAN_BOXED(1425528305,32,FLEN)
NAN_BOXED(1423041745,32,FLEN)
NAN_BOXED(1075421355,32,FLEN)
NAN_BOXED(1425528305,32,FLEN)
NAN_BOXED(1423041745,32,FLEN)
NAN_BOXED(1075421355,32,FLEN)
NAN_BOXED(1425528305,32,FLEN)
NAN_BOXED(1423041745,32,FLEN)
NAN_BOXED(1075421355,32,FLEN)
NAN_BOXED(1425528305,32,FLEN)
NAN_BOXED(1423047102,32,FLEN)
NAN_BOXED(1072394993,32,FLEN)
NAN_BOXED(1417821457,32,FLEN)
NAN_BOXED(1423047102,32,FLEN)
NAN_BOXED(1072394993,32,FLEN)
NAN_BOXED(1417821457,32,FLEN)
NAN_BOXED(1423047102,32,FLEN)
NAN_BOXED(1072394993,32,FLEN)
NAN_BOXED(1417821457,32,FLEN)
NAN_BOXED(1423047102,32,FLEN)
NAN_BOXED(1072394993,32,FLEN)
NAN_BOXED(1417821457,32,FLEN)
NAN_BOXED(1423047102,32,FLEN)
NAN_BOXED(1072394993,32,FLEN)
NAN_BOXED(1417821457,32,FLEN)
NAN_BOXED(1423364087,32,FLEN)
NAN_BOXED(1068161684,32,FLEN)
NAN_BOXED(1400231997,32,FLEN)
NAN_BOXED(1423364087,32,FLEN)
NAN_BOXED(1068161684,32,FLEN)
NAN_BOXED(1400231997,32,FLEN)
NAN_BOXED(1423364087,32,FLEN)
NAN_BOXED(1068161684,32,FLEN)
NAN_BOXED(1400231997,32,FLEN)
NAN_BOXED(1423364087,32,FLEN)
NAN_BOXED(1068161684,32,FLEN)
NAN_BOXED(1400231997,32,FLEN)
NAN_BOXED(1423364087,32,FLEN)
NAN_BOXED(1068161684,32,FLEN)
NAN_BOXED(1400231997,32,FLEN)
NAN_BOXED(1424121675,32,FLEN)
NAN_BOXED(1073947819,32,FLEN)
NAN_BOXED(1422908610,32,FLEN)
NAN_BOXED(1424121675,32,FLEN)
NAN_BOXED(1073947819,32,FLEN)
NAN_BOXED(1422908610,32,FLEN)
NAN_BOXED(1424121675,32,FLEN)
NAN_BOXED(1073947819,32,FLEN)
NAN_BOXED(1422908610,32,FLEN)
NAN_BOXED(1424121675,32,FLEN)
NAN_BOXED(1073947819,32,FLEN)
NAN_BOXED(1422908610,32,FLEN)
NAN_BOXED(1424121675,32,FLEN)
NAN_BOXED(1073947819,32,FLEN)
NAN_BOXED(1422908610,32,FLEN)
NAN_BOXED(1424165222,32,FLEN)
NAN_BOXED(1073076048,32,FLEN)
NAN_BOXED(1421086181,32,FLEN)
NAN_BOXED(1424165222,32,FLEN)
NAN_BOXED(1073076048,32,FLEN)
NAN_BOXED(1421086181,32,FLEN)
NAN_BOXED(1424165222,32,FLEN)
NAN_BOXED(1073076048,32,FLEN)
NAN_BOXED(1421086181,32,FLEN)
NAN_BOXED(1424165222,32,FLEN)
NAN_BOXED(1073076048,32,FLEN)
NAN_BOXED(1421086181,32,FLEN)
NAN_BOXED(1424165222,32,FLEN)
NAN_BOXED(1073076048,32,FLEN)
NAN_BOXED(1421086181,32,FLEN)
NAN_BOXED(1424279320,32,FLEN)
NAN_BOXED(1068221691,32,FLEN)
NAN_BOXED(1405880371,32,FLEN)
NAN_BOXED(1424279320,32,FLEN)
NAN_BOXED(1068221691,32,FLEN)
NAN_BOXED(1405880371,32,FLEN)
NAN_BOXED(1424279320,32,FLEN)
NAN_BOXED(1068221691,32,FLEN)
NAN_BOXED(1405880371,32,FLEN)
NAN_BOXED(1424279320,32,FLEN)
NAN_BOXED(1068221691,32,FLEN)
NAN_BOXED(1405880371,32,FLEN)
NAN_BOXED(1424279320,32,FLEN)
NAN_BOXED(1068221691,32,FLEN)
NAN_BOXED(1405880371,32,FLEN)
NAN_BOXED(1424411921,32,FLEN)
NAN_BOXED(1068965832,32,FLEN)
NAN_BOXED(1410622716,32,FLEN)
NAN_BOXED(1424411921,32,FLEN)
NAN_BOXED(1068965832,32,FLEN)
NAN_BOXED(1410622716,32,FLEN)
NAN_BOXED(1424411921,32,FLEN)
NAN_BOXED(1068965832,32,FLEN)
NAN_BOXED(1410622716,32,FLEN)
NAN_BOXED(1424411921,32,FLEN)
NAN_BOXED(1068965832,32,FLEN)
NAN_BOXED(1410622716,32,FLEN)
NAN_BOXED(1424411921,32,FLEN)
NAN_BOXED(1068965832,32,FLEN)
NAN_BOXED(1410622716,32,FLEN)
NAN_BOXED(1424828538,32,FLEN)
NAN_BOXED(1072476159,32,FLEN)
NAN_BOXED(1421248694,32,FLEN)
NAN_BOXED(1424828538,32,FLEN)
NAN_BOXED(1072476159,32,FLEN)
NAN_BOXED(1421248694,32,FLEN)
NAN_BOXED(1424828538,32,FLEN)
NAN_BOXED(1072476159,32,FLEN)
NAN_BOXED(1421248694,32,FLEN)
NAN_BOXED(1424828538,32,FLEN)
NAN_BOXED(1072476159,32,FLEN)
NAN_BOXED(1421248694,32,FLEN)
NAN_BOXED(1424828538,32,FLEN)
NAN_BOXED(1072476159,32,FLEN)
NAN_BOXED(1421248694,32,FLEN)
NAN_BOXED(1425068460,32,FLEN)
NAN_BOXED(1070779721,32,FLEN)
NAN_BOXED(1418500663,32,FLEN)
NAN_BOXED(1425068460,32,FLEN)
NAN_BOXED(1070779721,32,FLEN)
NAN_BOXED(1418500663,32,FLEN)
NAN_BOXED(1425068460,32,FLEN)
NAN_BOXED(1070779721,32,FLEN)
NAN_BOXED(1418500663,32,FLEN)
NAN_BOXED(1425068460,32,FLEN)
NAN_BOXED(1070779721,32,FLEN)
NAN_BOXED(1418500663,32,FLEN)
NAN_BOXED(1425068460,32,FLEN)
NAN_BOXED(1070779721,32,FLEN)
NAN_BOXED(1418500663,32,FLEN)
NAN_BOXED(1425270475,32,FLEN)
NAN_BOXED(1066936873,32,FLEN)
NAN_BOXED(1401407904,32,FLEN)
NAN_BOXED(1425270475,32,FLEN)
NAN_BOXED(1066936873,32,FLEN)
NAN_BOXED(1401407904,32,FLEN)
NAN_BOXED(1425270475,32,FLEN)
NAN_BOXED(1066936873,32,FLEN)
NAN_BOXED(1401407904,32,FLEN)
NAN_BOXED(1425270475,32,FLEN)
NAN_BOXED(1066936873,32,FLEN)
NAN_BOXED(1401407904,32,FLEN)
NAN_BOXED(1425270475,32,FLEN)
NAN_BOXED(1066936873,32,FLEN)
NAN_BOXED(1401407904,32,FLEN)
NAN_BOXED(1425696371,32,FLEN)
NAN_BOXED(1073570324,32,FLEN)
NAN_BOXED(1424993885,32,FLEN)
NAN_BOXED(1425696371,32,FLEN)
NAN_BOXED(1073570324,32,FLEN)
NAN_BOXED(1424993885,32,FLEN)
NAN_BOXED(1425696371,32,FLEN)
NAN_BOXED(1073570324,32,FLEN)
NAN_BOXED(1424993885,32,FLEN)
NAN_BOXED(1425696371,32,FLEN)
NAN_BOXED(1073570324,32,FLEN)
NAN_BOXED(1424993885,32,FLEN)
NAN_BOXED(1425696371,32,FLEN)
NAN_BOXED(1073570324,32,FLEN)
NAN_BOXED(1424993885,32,FLEN)
NAN_BOXED(1426043102,32,FLEN)
NAN_BOXED(1070311704,32,FLEN)
NAN_BOXED(1419170888,32,FLEN)
NAN_BOXED(1426043102,32,FLEN)
NAN_BOXED(1070311704,32,FLEN)
NAN_BOXED(1419170888,32,FLEN)
NAN_BOXED(1426043102,32,FLEN)
NAN_BOXED(1070311704,32,FLEN)
NAN_BOXED(1419170888,32,FLEN)
NAN_BOXED(1426043102,32,FLEN)
NAN_BOXED(1070311704,32,FLEN)
NAN_BOXED(1419170888,32,FLEN)
NAN_BOXED(1426043102,32,FLEN)
NAN_BOXED(1070311704,32,FLEN)
NAN_BOXED(1419170888,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1043043231,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1043043231,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1043043231,32,FLEN)
NAN_BOXED(1009119794,32,FLEN)
NAN_BOXED(1099192274,32,FLEN)
NAN_BOXED(1043043231,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1062845640,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1062845640,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1062845640,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1062845640,32,FLEN)
NAN_BOXED(1014641372,32,FLEN)
NAN_BOXED(1113508157,32,FLEN)
NAN_BOXED(1062845640,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1099643118,32,FLEN)
NAN_BOXED(1051687559,32,FLEN)
NAN_BOXED(1017206126,32,FLEN)
NAN_BOXED(1099643118,32,FLEN)
NAN_BOXED(1051687559,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_14:
    .fill 54*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

RVMODEL_DATA_END
