# Tiny Tapeout project information
project:
  title:        "200 kHz Direct Digital Sine Wave Synthesizer"
  author:       "JIFFIL A JOSHY"
  discord:      ""      # optional
  description:  "Generates an 8-bit sine wave at 200 kHz using a 15-entry DDS LUT."
  language:     "Verilog"
  clock_hz:     3000000   # 3 MHz input clock

  # Layout usage
  tiles: "1x1"

  # Top-level module (must start with tt_um_)
  top_module:  "tt_um_Sin_200khz_direct_digital_synthesizer"

  # List project sources (each file inside ./src)
  source_files:
    - "Sin_200khz_direct_digital_synthesizer.v"

# Pinout for documentation (leave blank if unused)
pinout:
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs (sine wave appears on uo[7:0])
  uo[0]: "SINE_OUT[0]"
  uo[1]: "SINE_OUT[1]"
  uo[2]: "SINE_OUT[2]"
  uo[3]: "SINE_OUT[3]"
  uo[4]: "SINE_OUT[4]"
  uo[5]: "SINE_OUT[5]"
  uo[6]: "SINE_OUT[6]"
  uo[7]: "SINE_OUT[7]"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
