{"sha": "288e517f6680f153e850413825d89bbb46f45e33", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Mjg4ZTUxN2Y2NjgwZjE1M2U4NTA0MTM4MjVkODliYmI0NmY0NWUzMw==", "commit": {"author": {"name": "Andreas Krebbel", "email": "krebbel1@de.ibm.com", "date": "2003-08-26T14:53:53Z"}, "committer": {"name": "Ulrich Weigand", "email": "uweigand@gcc.gnu.org", "date": "2003-08-26T14:53:53Z"}, "message": "s390.md (\"*llgt_sisi\", [...]): New insns.\n\n\t* config/s390/s390.md (\"*llgt_sisi\", \"*llgt_sisi_split\", \"*llgt_didi\",\n\t\"*llgt_didi_split\", \"*llgt_sidi\", \"*llgt_sidi_split\"): New insns.\n\nFrom-SVN: r70812", "tree": {"sha": "f6ada7cf005c8c2fbab141008bf8eccd6df3f72a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f6ada7cf005c8c2fbab141008bf8eccd6df3f72a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/288e517f6680f153e850413825d89bbb46f45e33", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/288e517f6680f153e850413825d89bbb46f45e33", "html_url": "https://github.com/Rust-GCC/gccrs/commit/288e517f6680f153e850413825d89bbb46f45e33", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/288e517f6680f153e850413825d89bbb46f45e33/comments", "author": null, "committer": null, "parents": [{"sha": "a1b892b5d53f6c7eabe892691a97ca2a4c7e8d55", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a1b892b5d53f6c7eabe892691a97ca2a4c7e8d55", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a1b892b5d53f6c7eabe892691a97ca2a4c7e8d55"}], "stats": {"total": 76, "additions": 76, "deletions": 0}, "files": [{"sha": "8fb59454caac1ed42e42473861383ec5f93ca7cc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/288e517f6680f153e850413825d89bbb46f45e33/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/288e517f6680f153e850413825d89bbb46f45e33/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=288e517f6680f153e850413825d89bbb46f45e33", "patch": "@@ -1,3 +1,8 @@\n+2003-08-26  Andreas Krebbel <krebbel1@de.ibm.com>\n+\n+\t* config/s390/s390.md (\"*llgt_sisi\", \"*llgt_sisi_split\", \"*llgt_didi\",\n+\t\"*llgt_didi_split\", \"*llgt_sidi\", \"*llgt_sidi_split\"): New insns.\n+\n 2003-08-26  Andreas Krebbel <krebbel1@de.ibm.com>\n \n \t* config/s390/s390.md (\"*fmadddf\", \"*fmsubdf\", "}, {"sha": "fa7203df47abf69275a1df5c9e8419bd768ce80d", "filename": "gcc/config/s390/s390.md", "status": "modified", "additions": 71, "deletions": 0, "changes": 71, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/288e517f6680f153e850413825d89bbb46f45e33/gcc%2Fconfig%2Fs390%2Fs390.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/288e517f6680f153e850413825d89bbb46f45e33/gcc%2Fconfig%2Fs390%2Fs390.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390.md?ref=288e517f6680f153e850413825d89bbb46f45e33", "patch": "@@ -2439,6 +2439,77 @@\n   \"llgh\\t%0,%1\"\n   [(set_attr \"op_type\" \"RXY\")])\n \n+;\n+; LLGT-type instructions (zero-extend from 31 bit to 64 bit).\n+;\n+\n+(define_insn \"*llgt_sisi\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=d,d\")\n+        (and:SI (match_operand:SI 1 \"nonimmediate_operand\" \"d,m\")\n+\t\t(const_int 2147483647)))]\n+  \"TARGET_64BIT\"\n+  \"@\n+   llgtr\\t%0,%1\n+   llgt\\t%0,%1\"\n+  [(set_attr \"op_type\"  \"RRE,RXE\")])\n+\n+(define_insn_and_split \"*llgt_sisi_split\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=d,d\")\n+        (and:SI (match_operand:SI 1 \"nonimmediate_operand\" \"d,m\")\n+\t\t(const_int 2147483647)))\n+   (clobber (reg:CC 33))]\n+  \"TARGET_64BIT\"\n+  \"#\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0)\n+        (and:SI (match_dup 1)\n+\t\t(const_int 2147483647)))]\n+  \"\")\n+\n+(define_insn \"*llgt_didi\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=d,d\")\n+        (and:DI (match_operand:DI 1 \"nonimmediate_operand\" \"d,o\")\n+                (const_int 2147483647)))]\n+  \"TARGET_64BIT\"\n+  \"@\n+   llgtr\\t%0,%1\n+   llgt\\t%0,%N1\"\n+  [(set_attr \"op_type\"  \"RRE,RXE\")])\n+\n+(define_insn_and_split \"*llgt_didi_split\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=d,d\")\n+        (and:DI (match_operand:DI 1 \"nonimmediate_operand\" \"d,o\")\n+                (const_int 2147483647)))\n+   (clobber (reg:CC 33))]\n+  \"TARGET_64BIT\"\n+  \"#\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0)\n+        (and:DI (match_dup 1)\n+                (const_int 2147483647)))]\n+  \"\")\n+\n+(define_insn \"*llgt_sidi\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n+        (and:DI (subreg:DI (match_operand:SI 1 \"memory_operand\" \"m\") 0)\n+\t\t(const_int 2147483647)))]\n+  \"TARGET_64BIT\"\n+  \"llgt\\t%0,%1\"\n+  [(set_attr \"op_type\"  \"RXE\")])\n+\n+(define_insn_and_split \"*llgt_sidi_split\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n+        (and:DI (subreg:DI (match_operand:SI 1 \"memory_operand\" \"m\") 0) \n+\t\t(const_int 2147483647)))\n+   (clobber (reg:CC 33))]\n+  \"TARGET_64BIT\"\n+  \"#\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0)\n+        (and:DI (subreg:DI (match_dup 1) 0) \n+\t\t(const_int 2147483647)))]\n+  \"\")\n+\n ;\n ; zero_extendqidi2 instruction pattern(s)\n ;"}]}