{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718282519523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718282519524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 20:41:59 2024 " "Processing started: Thu Jun 13 20:41:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718282519524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282519524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282519524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718282519883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718282519883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "../RTL/subBytes.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "../RTL/shiftRows.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/shiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../RTL/sbox.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "../RTL/mixColumns.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/mixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/lastencryptround.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/lastencryptround.v" { { "Info" "ISGN_ENTITY_NAME" "1 lastEncryptRound " "Found entity 1: lastEncryptRound" {  } { { "../RTL/lastEncryptRound.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/lastEncryptRound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExpansion " "Found entity 1: keyExpansion" {  } { { "../RTL/keyExpansion.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/keyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/encryptround.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/encryptround.v" { { "Info" "ISGN_ENTITY_NAME" "1 encryptRound " "Found entity 1: encryptRound" {  } { { "../RTL/encryptRound.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/encryptRound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528614 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AES.v(22) " "Verilog HDL warning at AES.v(22): extended using \"x\" or \"z\"" {  } { { "../RTL/AES.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/AES.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718282528616 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AES.v(43) " "Verilog HDL warning at AES.v(43): extended using \"x\" or \"z\"" {  } { { "../RTL/AES.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/AES.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718282528616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/aes.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "../RTL/AES.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/AES.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ncku-digital_ic_design/hw5_p76124265/rtl/addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file /ncku-digital_ic_design/hw5_p76124265/rtl/addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "../RTL/addRoundKey.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/addRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718282528620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528620 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "valid AES.v(22) " "Verilog HDL Continuous Assignment error at AES.v(22): object \"valid\" on left-hand side of assignment must have a net type" {  } { { "../RTL/AES.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/AES.v" 22 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1718282528629 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "C AES.v(23) " "Verilog HDL Continuous Assignment error at AES.v(23): object \"C\" on left-hand side of assignment must have a net type" {  } { { "../RTL/AES.v" "" { Text "E:/NCKU-Digital_IC_Design/HW5_P76124265/RTL/AES.v" 23 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1718282528629 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/NCKU-Digital_IC_Design/HW5_P76124265/Gate-Level/output_files/AES.map.smsg " "Generated suppressed messages file E:/NCKU-Digital_IC_Design/HW5_P76124265/Gate-Level/output_files/AES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718282528760 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 13 20:42:08 2024 " "Processing ended: Thu Jun 13 20:42:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718282528760 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718282528760 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718282528760 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282528760 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718282529466 ""}
