
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006974  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08006afc  08006afc  00016afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b0c  08006b0c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006b0c  08006b0c  00016b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b14  08006b14  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b14  08006b14  00016b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b18  08006b18  00016b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006b1c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00017b7c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20017bf4  20017bf4  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000c0d0  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001b86  00000000  00000000  0002c1bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000cc8  00000000  00000000  0002dd48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000009f0  00000000  00000000  0002ea10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021094  00000000  00000000  0002f400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000ccc8  00000000  00000000  00050494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cd714  00000000  00000000  0005d15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000394c  00000000  00000000  0012a870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0012e1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000078 	.word	0x20000078
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006ae4 	.word	0x08006ae4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000007c 	.word	0x2000007c
 80001c4:	08006ae4 	.word	0x08006ae4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295
 8000b54:	f000 b970 	b.w	8000e38 <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9e08      	ldr	r6, [sp, #32]
 8000b76:	460d      	mov	r5, r1
 8000b78:	4604      	mov	r4, r0
 8000b7a:	460f      	mov	r7, r1
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d14a      	bne.n	8000c16 <__udivmoddi4+0xa6>
 8000b80:	428a      	cmp	r2, r1
 8000b82:	4694      	mov	ip, r2
 8000b84:	d965      	bls.n	8000c52 <__udivmoddi4+0xe2>
 8000b86:	fab2 f382 	clz	r3, r2
 8000b8a:	b143      	cbz	r3, 8000b9e <__udivmoddi4+0x2e>
 8000b8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b90:	f1c3 0220 	rsb	r2, r3, #32
 8000b94:	409f      	lsls	r7, r3
 8000b96:	fa20 f202 	lsr.w	r2, r0, r2
 8000b9a:	4317      	orrs	r7, r2
 8000b9c:	409c      	lsls	r4, r3
 8000b9e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000ba2:	fa1f f58c 	uxth.w	r5, ip
 8000ba6:	fbb7 f1fe 	udiv	r1, r7, lr
 8000baa:	0c22      	lsrs	r2, r4, #16
 8000bac:	fb0e 7711 	mls	r7, lr, r1, r7
 8000bb0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000bb4:	fb01 f005 	mul.w	r0, r1, r5
 8000bb8:	4290      	cmp	r0, r2
 8000bba:	d90a      	bls.n	8000bd2 <__udivmoddi4+0x62>
 8000bbc:	eb1c 0202 	adds.w	r2, ip, r2
 8000bc0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bc4:	f080 811c 	bcs.w	8000e00 <__udivmoddi4+0x290>
 8000bc8:	4290      	cmp	r0, r2
 8000bca:	f240 8119 	bls.w	8000e00 <__udivmoddi4+0x290>
 8000bce:	3902      	subs	r1, #2
 8000bd0:	4462      	add	r2, ip
 8000bd2:	1a12      	subs	r2, r2, r0
 8000bd4:	b2a4      	uxth	r4, r4
 8000bd6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bda:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bde:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000be2:	fb00 f505 	mul.w	r5, r0, r5
 8000be6:	42a5      	cmp	r5, r4
 8000be8:	d90a      	bls.n	8000c00 <__udivmoddi4+0x90>
 8000bea:	eb1c 0404 	adds.w	r4, ip, r4
 8000bee:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf2:	f080 8107 	bcs.w	8000e04 <__udivmoddi4+0x294>
 8000bf6:	42a5      	cmp	r5, r4
 8000bf8:	f240 8104 	bls.w	8000e04 <__udivmoddi4+0x294>
 8000bfc:	4464      	add	r4, ip
 8000bfe:	3802      	subs	r0, #2
 8000c00:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c04:	1b64      	subs	r4, r4, r5
 8000c06:	2100      	movs	r1, #0
 8000c08:	b11e      	cbz	r6, 8000c12 <__udivmoddi4+0xa2>
 8000c0a:	40dc      	lsrs	r4, r3
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	e9c6 4300 	strd	r4, r3, [r6]
 8000c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d908      	bls.n	8000c2c <__udivmoddi4+0xbc>
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	f000 80ed 	beq.w	8000dfa <__udivmoddi4+0x28a>
 8000c20:	2100      	movs	r1, #0
 8000c22:	e9c6 0500 	strd	r0, r5, [r6]
 8000c26:	4608      	mov	r0, r1
 8000c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2c:	fab3 f183 	clz	r1, r3
 8000c30:	2900      	cmp	r1, #0
 8000c32:	d149      	bne.n	8000cc8 <__udivmoddi4+0x158>
 8000c34:	42ab      	cmp	r3, r5
 8000c36:	d302      	bcc.n	8000c3e <__udivmoddi4+0xce>
 8000c38:	4282      	cmp	r2, r0
 8000c3a:	f200 80f8 	bhi.w	8000e2e <__udivmoddi4+0x2be>
 8000c3e:	1a84      	subs	r4, r0, r2
 8000c40:	eb65 0203 	sbc.w	r2, r5, r3
 8000c44:	2001      	movs	r0, #1
 8000c46:	4617      	mov	r7, r2
 8000c48:	2e00      	cmp	r6, #0
 8000c4a:	d0e2      	beq.n	8000c12 <__udivmoddi4+0xa2>
 8000c4c:	e9c6 4700 	strd	r4, r7, [r6]
 8000c50:	e7df      	b.n	8000c12 <__udivmoddi4+0xa2>
 8000c52:	b902      	cbnz	r2, 8000c56 <__udivmoddi4+0xe6>
 8000c54:	deff      	udf	#255	; 0xff
 8000c56:	fab2 f382 	clz	r3, r2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	f040 8090 	bne.w	8000d80 <__udivmoddi4+0x210>
 8000c60:	1a8a      	subs	r2, r1, r2
 8000c62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c66:	fa1f fe8c 	uxth.w	lr, ip
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c70:	fb07 2015 	mls	r0, r7, r5, r2
 8000c74:	0c22      	lsrs	r2, r4, #16
 8000c76:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c7a:	fb0e f005 	mul.w	r0, lr, r5
 8000c7e:	4290      	cmp	r0, r2
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0x124>
 8000c82:	eb1c 0202 	adds.w	r2, ip, r2
 8000c86:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c8a:	d202      	bcs.n	8000c92 <__udivmoddi4+0x122>
 8000c8c:	4290      	cmp	r0, r2
 8000c8e:	f200 80cb 	bhi.w	8000e28 <__udivmoddi4+0x2b8>
 8000c92:	4645      	mov	r5, r8
 8000c94:	1a12      	subs	r2, r2, r0
 8000c96:	b2a4      	uxth	r4, r4
 8000c98:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c9c:	fb07 2210 	mls	r2, r7, r0, r2
 8000ca0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ca4:	fb0e fe00 	mul.w	lr, lr, r0
 8000ca8:	45a6      	cmp	lr, r4
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x14e>
 8000cac:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cb4:	d202      	bcs.n	8000cbc <__udivmoddi4+0x14c>
 8000cb6:	45a6      	cmp	lr, r4
 8000cb8:	f200 80bb 	bhi.w	8000e32 <__udivmoddi4+0x2c2>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	eba4 040e 	sub.w	r4, r4, lr
 8000cc2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cc6:	e79f      	b.n	8000c08 <__udivmoddi4+0x98>
 8000cc8:	f1c1 0720 	rsb	r7, r1, #32
 8000ccc:	408b      	lsls	r3, r1
 8000cce:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cd2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cd6:	fa05 f401 	lsl.w	r4, r5, r1
 8000cda:	fa20 f307 	lsr.w	r3, r0, r7
 8000cde:	40fd      	lsrs	r5, r7
 8000ce0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ce4:	4323      	orrs	r3, r4
 8000ce6:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cea:	fa1f fe8c 	uxth.w	lr, ip
 8000cee:	fb09 5518 	mls	r5, r9, r8, r5
 8000cf2:	0c1c      	lsrs	r4, r3, #16
 8000cf4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cf8:	fb08 f50e 	mul.w	r5, r8, lr
 8000cfc:	42a5      	cmp	r5, r4
 8000cfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000d02:	fa00 f001 	lsl.w	r0, r0, r1
 8000d06:	d90b      	bls.n	8000d20 <__udivmoddi4+0x1b0>
 8000d08:	eb1c 0404 	adds.w	r4, ip, r4
 8000d0c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d10:	f080 8088 	bcs.w	8000e24 <__udivmoddi4+0x2b4>
 8000d14:	42a5      	cmp	r5, r4
 8000d16:	f240 8085 	bls.w	8000e24 <__udivmoddi4+0x2b4>
 8000d1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d1e:	4464      	add	r4, ip
 8000d20:	1b64      	subs	r4, r4, r5
 8000d22:	b29d      	uxth	r5, r3
 8000d24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d28:	fb09 4413 	mls	r4, r9, r3, r4
 8000d2c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d30:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d34:	45a6      	cmp	lr, r4
 8000d36:	d908      	bls.n	8000d4a <__udivmoddi4+0x1da>
 8000d38:	eb1c 0404 	adds.w	r4, ip, r4
 8000d3c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d40:	d26c      	bcs.n	8000e1c <__udivmoddi4+0x2ac>
 8000d42:	45a6      	cmp	lr, r4
 8000d44:	d96a      	bls.n	8000e1c <__udivmoddi4+0x2ac>
 8000d46:	3b02      	subs	r3, #2
 8000d48:	4464      	add	r4, ip
 8000d4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d4e:	fba3 9502 	umull	r9, r5, r3, r2
 8000d52:	eba4 040e 	sub.w	r4, r4, lr
 8000d56:	42ac      	cmp	r4, r5
 8000d58:	46c8      	mov	r8, r9
 8000d5a:	46ae      	mov	lr, r5
 8000d5c:	d356      	bcc.n	8000e0c <__udivmoddi4+0x29c>
 8000d5e:	d053      	beq.n	8000e08 <__udivmoddi4+0x298>
 8000d60:	b156      	cbz	r6, 8000d78 <__udivmoddi4+0x208>
 8000d62:	ebb0 0208 	subs.w	r2, r0, r8
 8000d66:	eb64 040e 	sbc.w	r4, r4, lr
 8000d6a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d6e:	40ca      	lsrs	r2, r1
 8000d70:	40cc      	lsrs	r4, r1
 8000d72:	4317      	orrs	r7, r2
 8000d74:	e9c6 7400 	strd	r7, r4, [r6]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d80:	f1c3 0120 	rsb	r1, r3, #32
 8000d84:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d88:	fa20 f201 	lsr.w	r2, r0, r1
 8000d8c:	fa25 f101 	lsr.w	r1, r5, r1
 8000d90:	409d      	lsls	r5, r3
 8000d92:	432a      	orrs	r2, r5
 8000d94:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d98:	fa1f fe8c 	uxth.w	lr, ip
 8000d9c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da0:	fb07 1510 	mls	r5, r7, r0, r1
 8000da4:	0c11      	lsrs	r1, r2, #16
 8000da6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000daa:	fb00 f50e 	mul.w	r5, r0, lr
 8000dae:	428d      	cmp	r5, r1
 8000db0:	fa04 f403 	lsl.w	r4, r4, r3
 8000db4:	d908      	bls.n	8000dc8 <__udivmoddi4+0x258>
 8000db6:	eb1c 0101 	adds.w	r1, ip, r1
 8000dba:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dbe:	d22f      	bcs.n	8000e20 <__udivmoddi4+0x2b0>
 8000dc0:	428d      	cmp	r5, r1
 8000dc2:	d92d      	bls.n	8000e20 <__udivmoddi4+0x2b0>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	4461      	add	r1, ip
 8000dc8:	1b49      	subs	r1, r1, r5
 8000dca:	b292      	uxth	r2, r2
 8000dcc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dd0:	fb07 1115 	mls	r1, r7, r5, r1
 8000dd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dd8:	fb05 f10e 	mul.w	r1, r5, lr
 8000ddc:	4291      	cmp	r1, r2
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x282>
 8000de0:	eb1c 0202 	adds.w	r2, ip, r2
 8000de4:	f105 38ff 	add.w	r8, r5, #4294967295
 8000de8:	d216      	bcs.n	8000e18 <__udivmoddi4+0x2a8>
 8000dea:	4291      	cmp	r1, r2
 8000dec:	d914      	bls.n	8000e18 <__udivmoddi4+0x2a8>
 8000dee:	3d02      	subs	r5, #2
 8000df0:	4462      	add	r2, ip
 8000df2:	1a52      	subs	r2, r2, r1
 8000df4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000df8:	e738      	b.n	8000c6c <__udivmoddi4+0xfc>
 8000dfa:	4631      	mov	r1, r6
 8000dfc:	4630      	mov	r0, r6
 8000dfe:	e708      	b.n	8000c12 <__udivmoddi4+0xa2>
 8000e00:	4639      	mov	r1, r7
 8000e02:	e6e6      	b.n	8000bd2 <__udivmoddi4+0x62>
 8000e04:	4610      	mov	r0, r2
 8000e06:	e6fb      	b.n	8000c00 <__udivmoddi4+0x90>
 8000e08:	4548      	cmp	r0, r9
 8000e0a:	d2a9      	bcs.n	8000d60 <__udivmoddi4+0x1f0>
 8000e0c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e10:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e14:	3b01      	subs	r3, #1
 8000e16:	e7a3      	b.n	8000d60 <__udivmoddi4+0x1f0>
 8000e18:	4645      	mov	r5, r8
 8000e1a:	e7ea      	b.n	8000df2 <__udivmoddi4+0x282>
 8000e1c:	462b      	mov	r3, r5
 8000e1e:	e794      	b.n	8000d4a <__udivmoddi4+0x1da>
 8000e20:	4640      	mov	r0, r8
 8000e22:	e7d1      	b.n	8000dc8 <__udivmoddi4+0x258>
 8000e24:	46d0      	mov	r8, sl
 8000e26:	e77b      	b.n	8000d20 <__udivmoddi4+0x1b0>
 8000e28:	3d02      	subs	r5, #2
 8000e2a:	4462      	add	r2, ip
 8000e2c:	e732      	b.n	8000c94 <__udivmoddi4+0x124>
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e70a      	b.n	8000c48 <__udivmoddi4+0xd8>
 8000e32:	4464      	add	r4, ip
 8000e34:	3802      	subs	r0, #2
 8000e36:	e742      	b.n	8000cbe <__udivmoddi4+0x14e>

08000e38 <__aeabi_idiv0>:
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000e40:	f3bf 8f4f 	dsb	sy
}
 8000e44:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <__NVIC_SystemReset+0x24>)
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000e4e:	4904      	ldr	r1, [pc, #16]	; (8000e60 <__NVIC_SystemReset+0x24>)
 8000e50:	4b04      	ldr	r3, [pc, #16]	; (8000e64 <__NVIC_SystemReset+0x28>)
 8000e52:	4313      	orrs	r3, r2
 8000e54:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e56:	f3bf 8f4f 	dsb	sy
}
 8000e5a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <__NVIC_SystemReset+0x20>
 8000e60:	e000ed00 	.word	0xe000ed00
 8000e64:	05fa0004 	.word	0x05fa0004

08000e68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e6c:	f003 f914 	bl	8004098 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e70:	f000 f82a 	bl	8000ec8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e74:	f000 fba8 	bl	80015c8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000e78:	f000 f890 	bl	8000f9c <MX_CAN1_Init>
  MX_TIM9_Init();
 8000e7c:	f000 fa28 	bl	80012d0 <MX_TIM9_Init>
  MX_TIM10_Init();
 8000e80:	f000 fa6c 	bl	800135c <MX_TIM10_Init>
  MX_TIM11_Init();
 8000e84:	f000 fabe 	bl	8001404 <MX_TIM11_Init>
  MX_TIM12_Init();
 8000e88:	f000 fb10 	bl	80014ac <MX_TIM12_Init>
  MX_TIM13_Init();
 8000e8c:	f000 fb52 	bl	8001534 <MX_TIM13_Init>
  MX_TIM3_Init();
 8000e90:	f000 f92a 	bl	80010e8 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000e94:	f000 f8d4 	bl	8001040 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000e98:	f000 f9a4 	bl	80011e4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 8000e9c:	4808      	ldr	r0, [pc, #32]	; (8000ec0 <main+0x58>)
 8000e9e:	f003 fb49 	bl	8004534 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING);
 8000ea2:	2102      	movs	r1, #2
 8000ea4:	4806      	ldr	r0, [pc, #24]	; (8000ec0 <main+0x58>)
 8000ea6:	f003 fb89 	bl	80045bc <HAL_CAN_ActivateNotification>

  // I changed this on 28.09.2023
  //commands&=~START_PROGRAM;
  flags_global_mc|=MACHINE_HOMED;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <main+0x5c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000eb2:	4a04      	ldr	r2, [pc, #16]	; (8000ec4 <main+0x5c>)
 8000eb4:	6013      	str	r3, [r2, #0]
  //flags|=FIRST_MOVE_NO_Z;




  setup();
 8000eb6:	f000 fc9d 	bl	80017f4 <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	check_command();
 8000eba:	f000 fcf3 	bl	80018a4 <check_command>
 8000ebe:	e7fc      	b.n	8000eba <main+0x52>
 8000ec0:	20000094 	.word	0x20000094
 8000ec4:	20017a44 	.word	0x20017a44

08000ec8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b094      	sub	sp, #80	; 0x50
 8000ecc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ece:	f107 0320 	add.w	r3, r7, #32
 8000ed2:	2230      	movs	r2, #48	; 0x30
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f005 fccc 	bl	8006874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000edc:	f107 030c 	add.w	r3, r7, #12
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eec:	2300      	movs	r3, #0
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	4b28      	ldr	r3, [pc, #160]	; (8000f94 <SystemClock_Config+0xcc>)
 8000ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef4:	4a27      	ldr	r2, [pc, #156]	; (8000f94 <SystemClock_Config+0xcc>)
 8000ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efa:	6413      	str	r3, [r2, #64]	; 0x40
 8000efc:	4b25      	ldr	r3, [pc, #148]	; (8000f94 <SystemClock_Config+0xcc>)
 8000efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f08:	2300      	movs	r3, #0
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	4b22      	ldr	r3, [pc, #136]	; (8000f98 <SystemClock_Config+0xd0>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a21      	ldr	r2, [pc, #132]	; (8000f98 <SystemClock_Config+0xd0>)
 8000f12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f16:	6013      	str	r3, [r2, #0]
 8000f18:	4b1f      	ldr	r3, [pc, #124]	; (8000f98 <SystemClock_Config+0xd0>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f24:	2301      	movs	r3, #1
 8000f26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f38:	2308      	movs	r3, #8
 8000f3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f3c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f40:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f42:	2302      	movs	r3, #2
 8000f44:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f46:	2307      	movs	r3, #7
 8000f48:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4a:	f107 0320 	add.w	r3, r7, #32
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f004 f85c 	bl	800500c <HAL_RCC_OscConfig>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f5a:	f001 f945 	bl	80021e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f5e:	230f      	movs	r3, #15
 8000f60:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f62:	2302      	movs	r3, #2
 8000f64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f6a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f6e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f74:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f76:	f107 030c 	add.w	r3, r7, #12
 8000f7a:	2105      	movs	r1, #5
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f004 fabd 	bl	80054fc <HAL_RCC_ClockConfig>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f88:	f001 f92e 	bl	80021e8 <Error_Handler>
  }
}
 8000f8c:	bf00      	nop
 8000f8e:	3750      	adds	r7, #80	; 0x50
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40007000 	.word	0x40007000

08000f9c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000fa2:	4b25      	ldr	r3, [pc, #148]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fa4:	4a25      	ldr	r2, [pc, #148]	; (800103c <MX_CAN1_Init+0xa0>)
 8000fa6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000fa8:	4b23      	ldr	r3, [pc, #140]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000faa:	2203      	movs	r2, #3
 8000fac:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fae:	4b22      	ldr	r3, [pc, #136]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fb4:	4b20      	ldr	r3, [pc, #128]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000fba:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fbc:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000fc0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fc4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000fc8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000fd0:	4b19      	ldr	r3, [pc, #100]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fd6:	4b18      	ldr	r3, [pc, #96]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000fe8:	4b13      	ldr	r3, [pc, #76]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000fee:	4812      	ldr	r0, [pc, #72]	; (8001038 <MX_CAN1_Init+0x9c>)
 8000ff0:	f003 f8c4 	bl	800417c <HAL_CAN_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000ffa:	f001 f8f5 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;
  canfilterconfig.FilterActivation=CAN_FILTER_ENABLE;
 8000ffe:	2301      	movs	r3, #1
 8001000:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank=10;
 8001002:	230a      	movs	r3, #10
 8001004:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment=CAN_RX_FIFO0;
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh=0;
 800100a:	2300      	movs	r3, #0
 800100c:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow=0;
 800100e:	2300      	movs	r3, #0
 8001010:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh=0;
 8001012:	2300      	movs	r3, #0
 8001014:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow=0;
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode=CAN_FILTERMODE_IDMASK;
 800101a:	2300      	movs	r3, #0
 800101c:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale=CAN_FILTERSCALE_32BIT;
 800101e:	2301      	movs	r3, #1
 8001020:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank=0;
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1,&canfilterconfig);
 8001026:	463b      	mov	r3, r7
 8001028:	4619      	mov	r1, r3
 800102a:	4803      	ldr	r0, [pc, #12]	; (8001038 <MX_CAN1_Init+0x9c>)
 800102c:	f003 f9a2 	bl	8004374 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	3728      	adds	r7, #40	; 0x28
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000094 	.word	0x20000094
 800103c:	40006400 	.word	0x40006400

08001040 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08c      	sub	sp, #48	; 0x30
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	2224      	movs	r2, #36	; 0x24
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f005 fc10 	bl	8006874 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800105c:	4b21      	ldr	r3, [pc, #132]	; (80010e4 <MX_TIM2_Init+0xa4>)
 800105e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001062:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001064:	4b1f      	ldr	r3, [pc, #124]	; (80010e4 <MX_TIM2_Init+0xa4>)
 8001066:	2200      	movs	r2, #0
 8001068:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106a:	4b1e      	ldr	r3, [pc, #120]	; (80010e4 <MX_TIM2_Init+0xa4>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001070:	4b1c      	ldr	r3, [pc, #112]	; (80010e4 <MX_TIM2_Init+0xa4>)
 8001072:	f04f 32ff 	mov.w	r2, #4294967295
 8001076:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001078:	4b1a      	ldr	r3, [pc, #104]	; (80010e4 <MX_TIM2_Init+0xa4>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800107e:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <MX_TIM2_Init+0xa4>)
 8001080:	2280      	movs	r2, #128	; 0x80
 8001082:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001084:	2303      	movs	r3, #3
 8001086:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001088:	2300      	movs	r3, #0
 800108a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800108c:	2301      	movs	r3, #1
 800108e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001098:	2300      	movs	r3, #0
 800109a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800109c:	2301      	movs	r3, #1
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	4619      	mov	r1, r3
 80010ae:	480d      	ldr	r0, [pc, #52]	; (80010e4 <MX_TIM2_Init+0xa4>)
 80010b0:	f004 fcae 	bl	8005a10 <HAL_TIM_Encoder_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80010ba:	f001 f895 	bl	80021e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010be:	2300      	movs	r3, #0
 80010c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	4619      	mov	r1, r3
 80010ca:	4806      	ldr	r0, [pc, #24]	; (80010e4 <MX_TIM2_Init+0xa4>)
 80010cc:	f005 fb42 	bl	8006754 <HAL_TIMEx_MasterConfigSynchronization>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80010d6:	f001 f887 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010da:	bf00      	nop
 80010dc:	3730      	adds	r7, #48	; 0x30
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200000bc 	.word	0x200000bc

080010e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08e      	sub	sp, #56	; 0x38
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	f107 0320 	add.w	r3, r7, #32
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
 8001114:	615a      	str	r2, [r3, #20]
 8001116:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001118:	4b30      	ldr	r3, [pc, #192]	; (80011dc <MX_TIM3_Init+0xf4>)
 800111a:	4a31      	ldr	r2, [pc, #196]	; (80011e0 <MX_TIM3_Init+0xf8>)
 800111c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800111e:	4b2f      	ldr	r3, [pc, #188]	; (80011dc <MX_TIM3_Init+0xf4>)
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001124:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <MX_TIM3_Init+0xf4>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800112a:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <MX_TIM3_Init+0xf4>)
 800112c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001130:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001132:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <MX_TIM3_Init+0xf4>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001138:	4b28      	ldr	r3, [pc, #160]	; (80011dc <MX_TIM3_Init+0xf4>)
 800113a:	2200      	movs	r2, #0
 800113c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800113e:	4827      	ldr	r0, [pc, #156]	; (80011dc <MX_TIM3_Init+0xf4>)
 8001140:	f004 fbc8 	bl	80058d4 <HAL_TIM_Base_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800114a:	f001 f84d 	bl	80021e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001154:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001158:	4619      	mov	r1, r3
 800115a:	4820      	ldr	r0, [pc, #128]	; (80011dc <MX_TIM3_Init+0xf4>)
 800115c:	f004 fef0 	bl	8005f40 <HAL_TIM_ConfigClockSource>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001166:	f001 f83f 	bl	80021e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800116a:	481c      	ldr	r0, [pc, #112]	; (80011dc <MX_TIM3_Init+0xf4>)
 800116c:	f004 fc01 	bl	8005972 <HAL_TIM_OC_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001176:	f001 f837 	bl	80021e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117e:	2300      	movs	r3, #0
 8001180:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001182:	f107 0320 	add.w	r3, r7, #32
 8001186:	4619      	mov	r1, r3
 8001188:	4814      	ldr	r0, [pc, #80]	; (80011dc <MX_TIM3_Init+0xf4>)
 800118a:	f005 fae3 	bl	8006754 <HAL_TIMEx_MasterConfigSynchronization>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001194:	f001 f828 	bl	80021e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001198:	2330      	movs	r3, #48	; 0x30
 800119a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011a8:	1d3b      	adds	r3, r7, #4
 80011aa:	2200      	movs	r2, #0
 80011ac:	4619      	mov	r1, r3
 80011ae:	480b      	ldr	r0, [pc, #44]	; (80011dc <MX_TIM3_Init+0xf4>)
 80011b0:	f004 fe6a 	bl	8005e88 <HAL_TIM_OC_ConfigChannel>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80011ba:	f001 f815 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  TIM3->ARR=60000;
 80011be:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <MX_TIM3_Init+0xf8>)
 80011c0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80011c4:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->PSC=10;
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <MX_TIM3_Init+0xf8>)
 80011c8:	220a      	movs	r2, #10
 80011ca:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80011cc:	4803      	ldr	r0, [pc, #12]	; (80011dc <MX_TIM3_Init+0xf4>)
 80011ce:	f001 f9b5 	bl	800253c <HAL_TIM_MspPostInit>

}
 80011d2:	bf00      	nop
 80011d4:	3738      	adds	r7, #56	; 0x38
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000104 	.word	0x20000104
 80011e0:	40000400 	.word	0x40000400

080011e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08e      	sub	sp, #56	; 0x38
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f8:	f107 0320 	add.w	r3, r7, #32
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
 8001210:	615a      	str	r2, [r3, #20]
 8001212:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001214:	4b2c      	ldr	r3, [pc, #176]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001216:	4a2d      	ldr	r2, [pc, #180]	; (80012cc <MX_TIM4_Init+0xe8>)
 8001218:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800121a:	4b2b      	ldr	r3, [pc, #172]	; (80012c8 <MX_TIM4_Init+0xe4>)
 800121c:	2200      	movs	r2, #0
 800121e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001220:	4b29      	ldr	r3, [pc, #164]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001226:	4b28      	ldr	r3, [pc, #160]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001228:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800122c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001230:	2200      	movs	r2, #0
 8001232:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001234:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800123a:	4823      	ldr	r0, [pc, #140]	; (80012c8 <MX_TIM4_Init+0xe4>)
 800123c:	f004 fb4a 	bl	80058d4 <HAL_TIM_Base_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001246:	f000 ffcf 	bl	80021e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800124a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001250:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001254:	4619      	mov	r1, r3
 8001256:	481c      	ldr	r0, [pc, #112]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001258:	f004 fe72 	bl	8005f40 <HAL_TIM_ConfigClockSource>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001262:	f000 ffc1 	bl	80021e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001266:	4818      	ldr	r0, [pc, #96]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001268:	f004 fb83 	bl	8005972 <HAL_TIM_OC_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001272:	f000 ffb9 	bl	80021e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001276:	2300      	movs	r3, #0
 8001278:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800127a:	2300      	movs	r3, #0
 800127c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800127e:	f107 0320 	add.w	r3, r7, #32
 8001282:	4619      	mov	r1, r3
 8001284:	4810      	ldr	r0, [pc, #64]	; (80012c8 <MX_TIM4_Init+0xe4>)
 8001286:	f005 fa65 	bl	8006754 <HAL_TIMEx_MasterConfigSynchronization>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001290:	f000 ffaa 	bl	80021e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001294:	2330      	movs	r3, #48	; 0x30
 8001296:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	2200      	movs	r2, #0
 80012a8:	4619      	mov	r1, r3
 80012aa:	4807      	ldr	r0, [pc, #28]	; (80012c8 <MX_TIM4_Init+0xe4>)
 80012ac:	f004 fdec 	bl	8005e88 <HAL_TIM_OC_ConfigChannel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80012b6:	f000 ff97 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80012ba:	4803      	ldr	r0, [pc, #12]	; (80012c8 <MX_TIM4_Init+0xe4>)
 80012bc:	f001 f93e 	bl	800253c <HAL_TIM_MspPostInit>

}
 80012c0:	bf00      	nop
 80012c2:	3738      	adds	r7, #56	; 0x38
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	2000014c 	.word	0x2000014c
 80012cc:	40000800 	.word	0x40000800

080012d0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]
 80012e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <MX_TIM9_Init+0x84>)
 80012ea:	4a1b      	ldr	r2, [pc, #108]	; (8001358 <MX_TIM9_Init+0x88>)
 80012ec:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80012ee:	4b19      	ldr	r3, [pc, #100]	; (8001354 <MX_TIM9_Init+0x84>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f4:	4b17      	ldr	r3, [pc, #92]	; (8001354 <MX_TIM9_Init+0x84>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <MX_TIM9_Init+0x84>)
 80012fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001300:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001302:	4b14      	ldr	r3, [pc, #80]	; (8001354 <MX_TIM9_Init+0x84>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001308:	4b12      	ldr	r3, [pc, #72]	; (8001354 <MX_TIM9_Init+0x84>)
 800130a:	2200      	movs	r2, #0
 800130c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 800130e:	4811      	ldr	r0, [pc, #68]	; (8001354 <MX_TIM9_Init+0x84>)
 8001310:	f004 fb2f 	bl	8005972 <HAL_TIM_OC_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 800131a:	f000 ff65 	bl	80021e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800131e:	2330      	movs	r3, #48	; 0x30
 8001320:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	2200      	movs	r2, #0
 8001332:	4619      	mov	r1, r3
 8001334:	4807      	ldr	r0, [pc, #28]	; (8001354 <MX_TIM9_Init+0x84>)
 8001336:	f004 fda7 	bl	8005e88 <HAL_TIM_OC_ConfigChannel>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8001340:	f000 ff52 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001344:	4803      	ldr	r0, [pc, #12]	; (8001354 <MX_TIM9_Init+0x84>)
 8001346:	f001 f8f9 	bl	800253c <HAL_TIM_MspPostInit>

}
 800134a:	bf00      	nop
 800134c:	3720      	adds	r7, #32
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000194 	.word	0x20000194
 8001358:	40014000 	.word	0x40014000

0800135c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
 8001370:	615a      	str	r2, [r3, #20]
 8001372:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001374:	4b21      	ldr	r3, [pc, #132]	; (80013fc <MX_TIM10_Init+0xa0>)
 8001376:	4a22      	ldr	r2, [pc, #136]	; (8001400 <MX_TIM10_Init+0xa4>)
 8001378:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800137a:	4b20      	ldr	r3, [pc, #128]	; (80013fc <MX_TIM10_Init+0xa0>)
 800137c:	2200      	movs	r2, #0
 800137e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <MX_TIM10_Init+0xa0>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001386:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <MX_TIM10_Init+0xa0>)
 8001388:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800138c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138e:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <MX_TIM10_Init+0xa0>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001394:	4b19      	ldr	r3, [pc, #100]	; (80013fc <MX_TIM10_Init+0xa0>)
 8001396:	2200      	movs	r2, #0
 8001398:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800139a:	4818      	ldr	r0, [pc, #96]	; (80013fc <MX_TIM10_Init+0xa0>)
 800139c:	f004 fa9a 	bl	80058d4 <HAL_TIM_Base_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80013a6:	f000 ff1f 	bl	80021e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 80013aa:	4814      	ldr	r0, [pc, #80]	; (80013fc <MX_TIM10_Init+0xa0>)
 80013ac:	f004 fae1 	bl	8005972 <HAL_TIM_OC_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80013b6:	f000 ff17 	bl	80021e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80013ba:	2330      	movs	r3, #48	; 0x30
 80013bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2200      	movs	r2, #0
 80013ce:	4619      	mov	r1, r3
 80013d0:	480a      	ldr	r0, [pc, #40]	; (80013fc <MX_TIM10_Init+0xa0>)
 80013d2:	f004 fd59 	bl	8005e88 <HAL_TIM_OC_ConfigChannel>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80013dc:	f000 ff04 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */
  TIM10->ARR=60000;
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <MX_TIM10_Init+0xa4>)
 80013e2:	f64e 2260 	movw	r2, #60000	; 0xea60
 80013e6:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM10->PSC=5;
 80013e8:	4b05      	ldr	r3, [pc, #20]	; (8001400 <MX_TIM10_Init+0xa4>)
 80013ea:	2205      	movs	r2, #5
 80013ec:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80013ee:	4803      	ldr	r0, [pc, #12]	; (80013fc <MX_TIM10_Init+0xa0>)
 80013f0:	f001 f8a4 	bl	800253c <HAL_TIM_MspPostInit>

}
 80013f4:	bf00      	nop
 80013f6:	3720      	adds	r7, #32
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	200001dc 	.word	0x200001dc
 8001400:	40014400 	.word	0x40014400

08001404 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b088      	sub	sp, #32
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
 8001418:	615a      	str	r2, [r3, #20]
 800141a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800141c:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <MX_TIM11_Init+0xa0>)
 800141e:	4a22      	ldr	r2, [pc, #136]	; (80014a8 <MX_TIM11_Init+0xa4>)
 8001420:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8001422:	4b20      	ldr	r3, [pc, #128]	; (80014a4 <MX_TIM11_Init+0xa0>)
 8001424:	2200      	movs	r2, #0
 8001426:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001428:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <MX_TIM11_Init+0xa0>)
 800142a:	2200      	movs	r2, #0
 800142c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800142e:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <MX_TIM11_Init+0xa0>)
 8001430:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001434:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001436:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <MX_TIM11_Init+0xa0>)
 8001438:	2200      	movs	r2, #0
 800143a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800143c:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <MX_TIM11_Init+0xa0>)
 800143e:	2200      	movs	r2, #0
 8001440:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001442:	4818      	ldr	r0, [pc, #96]	; (80014a4 <MX_TIM11_Init+0xa0>)
 8001444:	f004 fa46 	bl	80058d4 <HAL_TIM_Base_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800144e:	f000 fecb 	bl	80021e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8001452:	4814      	ldr	r0, [pc, #80]	; (80014a4 <MX_TIM11_Init+0xa0>)
 8001454:	f004 fa8d 	bl	8005972 <HAL_TIM_OC_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800145e:	f000 fec3 	bl	80021e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001462:	2330      	movs	r3, #48	; 0x30
 8001464:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	2200      	movs	r2, #0
 8001476:	4619      	mov	r1, r3
 8001478:	480a      	ldr	r0, [pc, #40]	; (80014a4 <MX_TIM11_Init+0xa0>)
 800147a:	f004 fd05 	bl	8005e88 <HAL_TIM_OC_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8001484:	f000 feb0 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */
  TIM11->ARR=60000;
 8001488:	4b07      	ldr	r3, [pc, #28]	; (80014a8 <MX_TIM11_Init+0xa4>)
 800148a:	f64e 2260 	movw	r2, #60000	; 0xea60
 800148e:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM11->PSC=3;
 8001490:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <MX_TIM11_Init+0xa4>)
 8001492:	2203      	movs	r2, #3
 8001494:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8001496:	4803      	ldr	r0, [pc, #12]	; (80014a4 <MX_TIM11_Init+0xa0>)
 8001498:	f001 f850 	bl	800253c <HAL_TIM_MspPostInit>

}
 800149c:	bf00      	nop
 800149e:	3720      	adds	r7, #32
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000224 	.word	0x20000224
 80014a8:	40014800 	.word	0x40014800

080014ac <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
 80014c0:	615a      	str	r2, [r3, #20]
 80014c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80014c4:	4b19      	ldr	r3, [pc, #100]	; (800152c <MX_TIM12_Init+0x80>)
 80014c6:	4a1a      	ldr	r2, [pc, #104]	; (8001530 <MX_TIM12_Init+0x84>)
 80014c8:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80014ca:	4b18      	ldr	r3, [pc, #96]	; (800152c <MX_TIM12_Init+0x80>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <MX_TIM12_Init+0x80>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80014d6:	4b15      	ldr	r3, [pc, #84]	; (800152c <MX_TIM12_Init+0x80>)
 80014d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014dc:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014de:	4b13      	ldr	r3, [pc, #76]	; (800152c <MX_TIM12_Init+0x80>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e4:	4b11      	ldr	r3, [pc, #68]	; (800152c <MX_TIM12_Init+0x80>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim12) != HAL_OK)
 80014ea:	4810      	ldr	r0, [pc, #64]	; (800152c <MX_TIM12_Init+0x80>)
 80014ec:	f004 fa41 	bl	8005972 <HAL_TIM_OC_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80014f6:	f000 fe77 	bl	80021e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 65000;
 80014fe:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8001502:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001504:	2300      	movs	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	2200      	movs	r2, #0
 8001510:	4619      	mov	r1, r3
 8001512:	4806      	ldr	r0, [pc, #24]	; (800152c <MX_TIM12_Init+0x80>)
 8001514:	f004 fcb8 	bl	8005e88 <HAL_TIM_OC_ConfigChannel>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 800151e:	f000 fe63 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	3720      	adds	r7, #32
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000026c 	.word	0x2000026c
 8001530:	40001800 	.word	0x40001800

08001534 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b088      	sub	sp, #32
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
 8001548:	615a      	str	r2, [r3, #20]
 800154a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800154c:	4b1c      	ldr	r3, [pc, #112]	; (80015c0 <MX_TIM13_Init+0x8c>)
 800154e:	4a1d      	ldr	r2, [pc, #116]	; (80015c4 <MX_TIM13_Init+0x90>)
 8001550:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001552:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <MX_TIM13_Init+0x8c>)
 8001554:	2200      	movs	r2, #0
 8001556:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001558:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <MX_TIM13_Init+0x8c>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 800155e:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <MX_TIM13_Init+0x8c>)
 8001560:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001564:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001566:	4b16      	ldr	r3, [pc, #88]	; (80015c0 <MX_TIM13_Init+0x8c>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156c:	4b14      	ldr	r3, [pc, #80]	; (80015c0 <MX_TIM13_Init+0x8c>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001572:	4813      	ldr	r0, [pc, #76]	; (80015c0 <MX_TIM13_Init+0x8c>)
 8001574:	f004 f9ae 	bl	80058d4 <HAL_TIM_Base_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800157e:	f000 fe33 	bl	80021e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim13) != HAL_OK)
 8001582:	480f      	ldr	r0, [pc, #60]	; (80015c0 <MX_TIM13_Init+0x8c>)
 8001584:	f004 f9f5 	bl	8005972 <HAL_TIM_OC_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800158e:	f000 fe2b 	bl	80021e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2200      	movs	r2, #0
 80015a6:	4619      	mov	r1, r3
 80015a8:	4805      	ldr	r0, [pc, #20]	; (80015c0 <MX_TIM13_Init+0x8c>)
 80015aa:	f004 fc6d 	bl	8005e88 <HAL_TIM_OC_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80015b4:	f000 fe18 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	3720      	adds	r7, #32
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	200002b4 	.word	0x200002b4
 80015c4:	40001c00 	.word	0x40001c00

080015c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08c      	sub	sp, #48	; 0x30
 80015cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ce:	f107 031c 	add.w	r3, r7, #28
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
 80015da:	60da      	str	r2, [r3, #12]
 80015dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	61bb      	str	r3, [r7, #24]
 80015e2:	4b61      	ldr	r3, [pc, #388]	; (8001768 <MX_GPIO_Init+0x1a0>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	4a60      	ldr	r2, [pc, #384]	; (8001768 <MX_GPIO_Init+0x1a0>)
 80015e8:	f043 0310 	orr.w	r3, r3, #16
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
 80015ee:	4b5e      	ldr	r3, [pc, #376]	; (8001768 <MX_GPIO_Init+0x1a0>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	f003 0310 	and.w	r3, r3, #16
 80015f6:	61bb      	str	r3, [r7, #24]
 80015f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
 80015fe:	4b5a      	ldr	r3, [pc, #360]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a59      	ldr	r2, [pc, #356]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001604:	f043 0304 	orr.w	r3, r3, #4
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b57      	ldr	r3, [pc, #348]	; (8001768 <MX_GPIO_Init+0x1a0>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	4b53      	ldr	r3, [pc, #332]	; (8001768 <MX_GPIO_Init+0x1a0>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a52      	ldr	r2, [pc, #328]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b50      	ldr	r3, [pc, #320]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b4c      	ldr	r3, [pc, #304]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a4b      	ldr	r2, [pc, #300]	; (8001768 <MX_GPIO_Init+0x1a0>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b49      	ldr	r3, [pc, #292]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	4b45      	ldr	r3, [pc, #276]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a44      	ldr	r2, [pc, #272]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001658:	f043 0302 	orr.w	r3, r3, #2
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b42      	ldr	r3, [pc, #264]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	4b3e      	ldr	r3, [pc, #248]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a3d      	ldr	r2, [pc, #244]	; (8001768 <MX_GPIO_Init+0x1a0>)
 8001674:	f043 0308 	orr.w	r3, r3, #8
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b3b      	ldr	r3, [pc, #236]	; (8001768 <MX_GPIO_Init+0x1a0>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0308 	and.w	r3, r3, #8
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_0
 8001686:	2200      	movs	r2, #0
 8001688:	211f      	movs	r1, #31
 800168a:	4838      	ldr	r0, [pc, #224]	; (800176c <MX_GPIO_Init+0x1a4>)
 800168c:	f003 fca4 	bl	8004fd8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001690:	2201      	movs	r2, #1
 8001692:	2101      	movs	r1, #1
 8001694:	4836      	ldr	r0, [pc, #216]	; (8001770 <MX_GPIO_Init+0x1a8>)
 8001696:	f003 fc9f 	bl	8004fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800169a:	2200      	movs	r2, #0
 800169c:	f24f 0110 	movw	r1, #61456	; 0xf010
 80016a0:	4834      	ldr	r0, [pc, #208]	; (8001774 <MX_GPIO_Init+0x1ac>)
 80016a2:	f003 fc99 	bl	8004fd8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_0
 80016a6:	231f      	movs	r3, #31
 80016a8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016aa:	2301      	movs	r3, #1
 80016ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2300      	movs	r3, #0
 80016b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016b6:	f107 031c 	add.w	r3, r7, #28
 80016ba:	4619      	mov	r1, r3
 80016bc:	482b      	ldr	r0, [pc, #172]	; (800176c <MX_GPIO_Init+0x1a4>)
 80016be:	f003 faef 	bl	8004ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80016c2:	2301      	movs	r3, #1
 80016c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c6:	2301      	movs	r3, #1
 80016c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2300      	movs	r3, #0
 80016d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016d2:	f107 031c 	add.w	r3, r7, #28
 80016d6:	4619      	mov	r1, r3
 80016d8:	4825      	ldr	r0, [pc, #148]	; (8001770 <MX_GPIO_Init+0x1a8>)
 80016da:	f003 fae1 	bl	8004ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016de:	2302      	movs	r3, #2
 80016e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ea:	f107 031c 	add.w	r3, r7, #28
 80016ee:	4619      	mov	r1, r3
 80016f0:	481f      	ldr	r0, [pc, #124]	; (8001770 <MX_GPIO_Init+0x1a8>)
 80016f2:	f003 fad5 	bl	8004ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016f6:	2301      	movs	r3, #1
 80016f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016fa:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80016fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001704:	f107 031c 	add.w	r3, r7, #28
 8001708:	4619      	mov	r1, r3
 800170a:	481b      	ldr	r0, [pc, #108]	; (8001778 <MX_GPIO_Init+0x1b0>)
 800170c:	f003 fac8 	bl	8004ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 BOOT1_Pin PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|BOOT1_Pin|GPIO_PIN_3|GPIO_PIN_4;
 8001710:	231e      	movs	r3, #30
 8001712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4619      	mov	r1, r3
 8001722:	4816      	ldr	r0, [pc, #88]	; (800177c <MX_GPIO_Init+0x1b4>)
 8001724:	f003 fabc 	bl	8004ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001728:	f24f 0310 	movw	r3, #61456	; 0xf010
 800172c:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172e:	2301      	movs	r3, #1
 8001730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800173a:	f107 031c 	add.w	r3, r7, #28
 800173e:	4619      	mov	r1, r3
 8001740:	480c      	ldr	r0, [pc, #48]	; (8001774 <MX_GPIO_Init+0x1ac>)
 8001742:	f003 faad 	bl	8004ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|OTG_FS_OverCurrent_Pin;
 8001746:	2324      	movs	r3, #36	; 0x24
 8001748:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800174a:	2300      	movs	r3, #0
 800174c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001752:	f107 031c 	add.w	r3, r7, #28
 8001756:	4619      	mov	r1, r3
 8001758:	4806      	ldr	r0, [pc, #24]	; (8001774 <MX_GPIO_Init+0x1ac>)
 800175a:	f003 faa1 	bl	8004ca0 <HAL_GPIO_Init>

}
 800175e:	bf00      	nop
 8001760:	3730      	adds	r7, #48	; 0x30
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800
 800176c:	40021000 	.word	0x40021000
 8001770:	40020800 	.word	0x40020800
 8001774:	40020c00 	.word	0x40020c00
 8001778:	40020000 	.word	0x40020000
 800177c:	40020400 	.word	0x40020400

08001780 <start_first_move>:

/* USER CODE BEGIN 4 */

static void start_first_move()
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	//thats to reinitialize the timers
	//because before the GPIO of the Compare pins
	//where otherwise used
	MX_TIM9_Init();
 8001784:	f7ff fda4 	bl	80012d0 <MX_TIM9_Init>
	MX_TIM10_Init();
 8001788:	f7ff fde8 	bl	800135c <MX_TIM10_Init>
	MX_TIM11_Init();
 800178c:	f7ff fe3a 	bl	8001404 <MX_TIM11_Init>
	MX_TIM12_Init();
 8001790:	f7ff fe8c 	bl	80014ac <MX_TIM12_Init>
	MX_TIM3_Init();
 8001794:	f7ff fca8 	bl	80010e8 <MX_TIM3_Init>
	MX_TIM4_Init();
 8001798:	f7ff fd24 	bl	80011e4 <MX_TIM4_Init>
	commands&=~START_PROGRAM;
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <start_first_move+0x68>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017a4:	4a10      	ldr	r2, [pc, #64]	; (80017e8 <start_first_move+0x68>)
 80017a6:	6013      	str	r3, [r2, #0]
	flags_global_mc&=~FIRST_MOVE_IN_PROCESS;
 80017a8:	4b10      	ldr	r3, [pc, #64]	; (80017ec <start_first_move+0x6c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80017b0:	4a0e      	ldr	r2, [pc, #56]	; (80017ec <start_first_move+0x6c>)
 80017b2:	6013      	str	r3, [r2, #0]
	flags_global_mc|=PROGRAM_RUNNING;
 80017b4:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <start_first_move+0x6c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80017bc:	4a0b      	ldr	r2, [pc, #44]	; (80017ec <start_first_move+0x6c>)
 80017be:	6013      	str	r3, [r2, #0]
	flags_global_mc&=~BUFFER_FULL;
 80017c0:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <start_first_move+0x6c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80017c8:	4a08      	ldr	r2, [pc, #32]	; (80017ec <start_first_move+0x6c>)
 80017ca:	6013      	str	r3, [r2, #0]
	//thats the timer to start everything
	init_interrupt_enable();
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <start_first_move+0x70>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	4a07      	ldr	r2, [pc, #28]	; (80017f0 <start_first_move+0x70>)
 80017d2:	f043 0302 	orr.w	r3, r3, #2
 80017d6:	60d3      	str	r3, [r2, #12]
	init_compare_enable();
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <start_first_move+0x70>)
 80017da:	2201      	movs	r2, #1
 80017dc:	621a      	str	r2, [r3, #32]
	init_timer_start();
 80017de:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <start_first_move+0x70>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]
	//but this is obsolete I think
	/*
	position_timer_compare_enable();
	position_timer_start();
	*/
	return;
 80017e4:	bf00      	nop
}
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20017a48 	.word	0x20017a48
 80017ec:	20017a44 	.word	0x20017a44
 80017f0:	40001800 	.word	0x40001800

080017f4 <setup>:

static void setup()
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 80017f8:	213c      	movs	r1, #60	; 0x3c
 80017fa:	4820      	ldr	r0, [pc, #128]	; (800187c <setup+0x88>)
 80017fc:	f004 f9ae 	bl	8005b5c <HAL_TIM_Encoder_Start>
	//TIM2->CR1=1;

	flags_global_mc|=WRITE_CTR_UNDER_READ_CTR;
 8001800:	4b1f      	ldr	r3, [pc, #124]	; (8001880 <setup+0x8c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001808:	4a1d      	ldr	r2, [pc, #116]	; (8001880 <setup+0x8c>)
 800180a:	6013      	str	r3, [r2, #0]
	flags_global_mc|=FIRST_MOVE;
 800180c:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <setup+0x8c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001814:	4a1a      	ldr	r2, [pc, #104]	; (8001880 <setup+0x8c>)
 8001816:	6013      	str	r3, [r2, #0]

	x_interrupt_enable();
 8001818:	4b1a      	ldr	r3, [pc, #104]	; (8001884 <setup+0x90>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	4a19      	ldr	r2, [pc, #100]	; (8001884 <setup+0x90>)
 800181e:	f043 0302 	orr.w	r3, r3, #2
 8001822:	60d3      	str	r3, [r2, #12]
	y_interrupt_enable();
 8001824:	4b18      	ldr	r3, [pc, #96]	; (8001888 <setup+0x94>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	4a17      	ldr	r2, [pc, #92]	; (8001888 <setup+0x94>)
 800182a:	f043 0302 	orr.w	r3, r3, #2
 800182e:	60d3      	str	r3, [r2, #12]
	z_interrupt_enable();
 8001830:	4b16      	ldr	r3, [pc, #88]	; (800188c <setup+0x98>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	4a15      	ldr	r2, [pc, #84]	; (800188c <setup+0x98>)
 8001836:	f043 0302 	orr.w	r3, r3, #2
 800183a:	60d3      	str	r3, [r2, #12]
	b_interrupt_enable();
 800183c:	4b14      	ldr	r3, [pc, #80]	; (8001890 <setup+0x9c>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	4a13      	ldr	r2, [pc, #76]	; (8001890 <setup+0x9c>)
 8001842:	f043 0302 	orr.w	r3, r3, #2
 8001846:	60d3      	str	r3, [r2, #12]
	c_interrupt_enable();
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <setup+0xa0>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	4a11      	ldr	r2, [pc, #68]	; (8001894 <setup+0xa0>)
 800184e:	f043 0302 	orr.w	r3, r3, #2
 8001852:	60d3      	str	r3, [r2, #12]
	manual_interrupt_enable();
 8001854:	4b10      	ldr	r3, [pc, #64]	; (8001898 <setup+0xa4>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	4a0f      	ldr	r2, [pc, #60]	; (8001898 <setup+0xa4>)
 800185a:	f043 0302 	orr.w	r3, r3, #2
 800185e:	60d3      	str	r3, [r2, #12]
	//position_timer_interrupt_enable();



	//I have to figure out why that is so important
	tx_header.DLC=8;
 8001860:	4b0e      	ldr	r3, [pc, #56]	; (800189c <setup+0xa8>)
 8001862:	2208      	movs	r2, #8
 8001864:	611a      	str	r2, [r3, #16]
	tx_header.IDE=CAN_ID_STD;
 8001866:	4b0d      	ldr	r3, [pc, #52]	; (800189c <setup+0xa8>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
	tx_header.RTR=CAN_RTR_DATA;
 800186c:	4b0b      	ldr	r3, [pc, #44]	; (800189c <setup+0xa8>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
	CAN1->sTxMailBox->TDTR=8;
 8001872:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <setup+0xac>)
 8001874:	2208      	movs	r2, #8
 8001876:	605a      	str	r2, [r3, #4]
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}
 800187c:	200000bc 	.word	0x200000bc
 8001880:	20017a44 	.word	0x20017a44
 8001884:	40014000 	.word	0x40014000
 8001888:	40014400 	.word	0x40014400
 800188c:	40014800 	.word	0x40014800
 8001890:	40000400 	.word	0x40000400
 8001894:	40000800 	.word	0x40000800
 8001898:	40001c00 	.word	0x40001c00
 800189c:	200002fc 	.word	0x200002fc
 80018a0:	40006580 	.word	0x40006580

080018a4 <check_command>:

static void check_command()
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
	if(!commands)
 80018aa:	4b93      	ldr	r3, [pc, #588]	; (8001af8 <check_command+0x254>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f000 8118 	beq.w	8001ae4 <check_command+0x240>
		return;

	if(commands&RESET_MICROCONTROLLER)
 80018b4:	4b90      	ldr	r3, [pc, #576]	; (8001af8 <check_command+0x254>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <check_command+0x20>
		NVIC_SystemReset();
 80018c0:	f7ff fabc 	bl	8000e3c <__NVIC_SystemReset>

	//POSITION STANDPOINT REQUESTS
	if(commands&X_POSITION_REQUEST_FLAG){
 80018c4:	4b8c      	ldr	r3, [pc, #560]	; (8001af8 <check_command+0x254>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d00f      	beq.n	80018f0 <check_command+0x4c>
		uint32_t input_nr=(uint32_t)x_standpoint;
 80018d0:	4b8a      	ldr	r3, [pc, #552]	; (8001afc <check_command+0x258>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	607b      	str	r3, [r7, #4]
		send_position_message(input_nr,0,CAN_ID_GET_X_POSITION_ANSWER); //from where the standpoint is should be considered!!
 80018d6:	f04f 6298 	mov.w	r2, #79691776	; 0x4c00000
 80018da:	2100      	movs	r1, #0
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f000 fc03 	bl	80020e8 <send_position_message>
		commands&=~X_POSITION_REQUEST_FLAG;
 80018e2:	4b85      	ldr	r3, [pc, #532]	; (8001af8 <check_command+0x254>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	4a83      	ldr	r2, [pc, #524]	; (8001af8 <check_command+0x254>)
 80018ec:	6013      	str	r3, [r2, #0]
		return;
 80018ee:	e100      	b.n	8001af2 <check_command+0x24e>
	}
	if(commands&Y_POSITION_REQUEST_FLAG){
 80018f0:	4b81      	ldr	r3, [pc, #516]	; (8001af8 <check_command+0x254>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d00f      	beq.n	800191c <check_command+0x78>
		uint32_t input_nr=(uint32_t)y_standpoint;
 80018fc:	4b80      	ldr	r3, [pc, #512]	; (8001b00 <check_command+0x25c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60bb      	str	r3, [r7, #8]
		send_position_message(input_nr,0,CAN_ID_GET_Y_POSITION_ANSWER);
 8001902:	f04f 629c 	mov.w	r2, #81788928	; 0x4e00000
 8001906:	2100      	movs	r1, #0
 8001908:	68b8      	ldr	r0, [r7, #8]
 800190a:	f000 fbed 	bl	80020e8 <send_position_message>
		commands&=~Y_POSITION_REQUEST_FLAG;
 800190e:	4b7a      	ldr	r3, [pc, #488]	; (8001af8 <check_command+0x254>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f023 0302 	bic.w	r3, r3, #2
 8001916:	4a78      	ldr	r2, [pc, #480]	; (8001af8 <check_command+0x254>)
 8001918:	6013      	str	r3, [r2, #0]
		return;
 800191a:	e0ea      	b.n	8001af2 <check_command+0x24e>
	}
	if(commands&Z_POSITION_REQUEST_FLAG){
 800191c:	4b76      	ldr	r3, [pc, #472]	; (8001af8 <check_command+0x254>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	2b00      	cmp	r3, #0
 8001926:	d00f      	beq.n	8001948 <check_command+0xa4>
		uint32_t input_nr=(uint32_t)z_standpoint;
 8001928:	4b76      	ldr	r3, [pc, #472]	; (8001b04 <check_command+0x260>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	60fb      	str	r3, [r7, #12]
		send_position_message(input_nr,0,CAN_ID_GET_Z_POSITION_ANSWER);
 800192e:	f04f 62a0 	mov.w	r2, #83886080	; 0x5000000
 8001932:	2100      	movs	r1, #0
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	f000 fbd7 	bl	80020e8 <send_position_message>
		commands&=~Z_POSITION_REQUEST_FLAG;
 800193a:	4b6f      	ldr	r3, [pc, #444]	; (8001af8 <check_command+0x254>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f023 0304 	bic.w	r3, r3, #4
 8001942:	4a6d      	ldr	r2, [pc, #436]	; (8001af8 <check_command+0x254>)
 8001944:	6013      	str	r3, [r2, #0]
		return;
 8001946:	e0d4      	b.n	8001af2 <check_command+0x24e>
		return;
	}
	*/


	if(!NO_ACTIVE_MOVE)	//that can also be switched on when a programm is runnung
 8001948:	4b6f      	ldr	r3, [pc, #444]	; (8001b08 <check_command+0x264>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b6f      	ldr	r3, [pc, #444]	; (8001b0c <check_command+0x268>)
 800194e:	4013      	ands	r3, r2
 8001950:	2b00      	cmp	r3, #0
 8001952:	f040 80c9 	bne.w	8001ae8 <check_command+0x244>
		return;
	else if(commands&HOMING_CYCLE_FLAG){
 8001956:	4b68      	ldr	r3, [pc, #416]	; (8001af8 <check_command+0x254>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <check_command+0xc4>
		homing_cycle();			//thats hardware goes to hardwareswitches
 8001962:	f000 faf1 	bl	8001f48 <homing_cycle>
		return;
 8001966:	e0c4      	b.n	8001af2 <check_command+0x24e>
	}

	//that has to be done from the home_position after the machine was homed
	if(commands&MEASURE_WCS_TOOL_FLAG){
 8001968:	4b63      	ldr	r3, [pc, #396]	; (8001af8 <check_command+0x254>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d002      	beq.n	800197a <check_command+0xd6>
		measure_tool();
 8001974:	f000 fb4c 	bl	8002010 <measure_tool>
		return;
 8001978:	e0bb      	b.n	8001af2 <check_command+0x24e>
	}
	if(commands&MEASURE_ACTUAL_TOOL_FLAG){
 800197a:	4b5f      	ldr	r3, [pc, #380]	; (8001af8 <check_command+0x254>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d002      	beq.n	800198c <check_command+0xe8>
		measure_tool();
 8001986:	f000 fb43 	bl	8002010 <measure_tool>
		return;
 800198a:	e0b2      	b.n	8001af2 <check_command+0x24e>
	}

	//POSITION MOVE_REQUESTS
	else if(commands&MOVE_X_POSITIVE){
 800198c:	4b5a      	ldr	r3, [pc, #360]	; (8001af8 <check_command+0x254>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0320 	and.w	r3, r3, #32
 8001994:	2b00      	cmp	r3, #0
 8001996:	d007      	beq.n	80019a8 <check_command+0x104>
		move_axis(increment,POSITIVE,'x');
 8001998:	4b5d      	ldr	r3, [pc, #372]	; (8001b10 <check_command+0x26c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2278      	movs	r2, #120	; 0x78
 800199e:	2101      	movs	r1, #1
 80019a0:	4618      	mov	r0, r3
 80019a2:	f000 f8b7 	bl	8001b14 <move_axis>
		return;
 80019a6:	e0a4      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_X_NEGATIVE){
 80019a8:	4b53      	ldr	r3, [pc, #332]	; (8001af8 <check_command+0x254>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d007      	beq.n	80019c4 <check_command+0x120>
		move_axis(increment,NEGATIVE,'x');
 80019b4:	4b56      	ldr	r3, [pc, #344]	; (8001b10 <check_command+0x26c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2278      	movs	r2, #120	; 0x78
 80019ba:	2100      	movs	r1, #0
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 f8a9 	bl	8001b14 <move_axis>
		return;
 80019c2:	e096      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_Y_POSITIVE){
 80019c4:	4b4c      	ldr	r3, [pc, #304]	; (8001af8 <check_command+0x254>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d007      	beq.n	80019e0 <check_command+0x13c>
		move_axis(increment,POSITIVE,'y');
 80019d0:	4b4f      	ldr	r3, [pc, #316]	; (8001b10 <check_command+0x26c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2279      	movs	r2, #121	; 0x79
 80019d6:	2101      	movs	r1, #1
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 f89b 	bl	8001b14 <move_axis>
		return;
 80019de:	e088      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_Y_NEGATIVE){
 80019e0:	4b45      	ldr	r3, [pc, #276]	; (8001af8 <check_command+0x254>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d007      	beq.n	80019fc <check_command+0x158>
		move_axis(increment,NEGATIVE,'y');
 80019ec:	4b48      	ldr	r3, [pc, #288]	; (8001b10 <check_command+0x26c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2279      	movs	r2, #121	; 0x79
 80019f2:	2100      	movs	r1, #0
 80019f4:	4618      	mov	r0, r3
 80019f6:	f000 f88d 	bl	8001b14 <move_axis>
		return;
 80019fa:	e07a      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_Z_POSITIVE){
 80019fc:	4b3e      	ldr	r3, [pc, #248]	; (8001af8 <check_command+0x254>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d007      	beq.n	8001a18 <check_command+0x174>
		move_axis(increment,POSITIVE,'z');
 8001a08:	4b41      	ldr	r3, [pc, #260]	; (8001b10 <check_command+0x26c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	227a      	movs	r2, #122	; 0x7a
 8001a0e:	2101      	movs	r1, #1
 8001a10:	4618      	mov	r0, r3
 8001a12:	f000 f87f 	bl	8001b14 <move_axis>
		return;
 8001a16:	e06c      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_Z_NEGATIVE){
 8001a18:	4b37      	ldr	r3, [pc, #220]	; (8001af8 <check_command+0x254>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d007      	beq.n	8001a34 <check_command+0x190>
		move_axis(increment,NEGATIVE,'z');
 8001a24:	4b3a      	ldr	r3, [pc, #232]	; (8001b10 <check_command+0x26c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	227a      	movs	r2, #122	; 0x7a
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 f871 	bl	8001b14 <move_axis>
		return;
 8001a32:	e05e      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_B_POSITIVE){
 8001a34:	4b30      	ldr	r3, [pc, #192]	; (8001af8 <check_command+0x254>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d007      	beq.n	8001a50 <check_command+0x1ac>
		move_axis(increment,POSITIVE,'b');
 8001a40:	4b33      	ldr	r3, [pc, #204]	; (8001b10 <check_command+0x26c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2262      	movs	r2, #98	; 0x62
 8001a46:	2101      	movs	r1, #1
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 f863 	bl	8001b14 <move_axis>
		return;
 8001a4e:	e050      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_B_NEGATIVE){
 8001a50:	4b29      	ldr	r3, [pc, #164]	; (8001af8 <check_command+0x254>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d007      	beq.n	8001a6c <check_command+0x1c8>
		move_axis(increment,NEGATIVE,'b');
 8001a5c:	4b2c      	ldr	r3, [pc, #176]	; (8001b10 <check_command+0x26c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2262      	movs	r2, #98	; 0x62
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f000 f855 	bl	8001b14 <move_axis>
		return;
 8001a6a:	e042      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_C_POSITIVE){
 8001a6c:	4b22      	ldr	r3, [pc, #136]	; (8001af8 <check_command+0x254>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d007      	beq.n	8001a88 <check_command+0x1e4>
		move_axis(increment,POSITIVE,'c');
 8001a78:	4b25      	ldr	r3, [pc, #148]	; (8001b10 <check_command+0x26c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2263      	movs	r2, #99	; 0x63
 8001a7e:	2101      	movs	r1, #1
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 f847 	bl	8001b14 <move_axis>
		return;
 8001a86:	e034      	b.n	8001af2 <check_command+0x24e>
	}
	else if(commands&MOVE_C_NEGATIVE){
 8001a88:	4b1b      	ldr	r3, [pc, #108]	; (8001af8 <check_command+0x254>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d007      	beq.n	8001aa4 <check_command+0x200>
		move_axis(increment,NEGATIVE,'c');
 8001a94:	4b1e      	ldr	r3, [pc, #120]	; (8001b10 <check_command+0x26c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2263      	movs	r2, #99	; 0x63
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f000 f839 	bl	8001b14 <move_axis>
		return;
 8001aa2:	e026      	b.n	8001af2 <check_command+0x24e>
	}

	//HOME REQUESTS
	if(commands&GO_TO_HOME){
 8001aa4:	4b14      	ldr	r3, [pc, #80]	; (8001af8 <check_command+0x254>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0308 	and.w	r3, r3, #8
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d002      	beq.n	8001ab6 <check_command+0x212>
		go_to_home_position(); //thats software, just goes back to targetxyz 0
 8001ab0:	f000 f9f6 	bl	8001ea0 <go_to_home_position>
		return;
 8001ab4:	e01d      	b.n	8001af2 <check_command+0x24e>
	}


	//PROGRAM START REQUEST

	else if(commands&START_PROGRAM){
 8001ab6:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <check_command+0x254>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d014      	beq.n	8001aec <check_command+0x248>
		if(!(flags_global_mc&BUFFER_FILLING_IN_PROGRESS))
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <check_command+0x264>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <check_command+0x22e>
			start_program();
 8001ace:	f000 f9b9 	bl	8001e44 <start_program>
		if(flags_global_mc&BUFFER_FULL)
 8001ad2:	4b0d      	ldr	r3, [pc, #52]	; (8001b08 <check_command+0x264>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d008      	beq.n	8001af0 <check_command+0x24c>
			start_first_move();
 8001ade:	f7ff fe4f 	bl	8001780 <start_first_move>
		return;
 8001ae2:	e005      	b.n	8001af0 <check_command+0x24c>
		return;
 8001ae4:	bf00      	nop
 8001ae6:	e004      	b.n	8001af2 <check_command+0x24e>
		return;
 8001ae8:	bf00      	nop
 8001aea:	e002      	b.n	8001af2 <check_command+0x24e>
	}
			
	return;
 8001aec:	bf00      	nop
 8001aee:	e000      	b.n	8001af2 <check_command+0x24e>
		return;
 8001af0:	bf00      	nop
}
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20017a48 	.word	0x20017a48
 8001afc:	20017a78 	.word	0x20017a78
 8001b00:	20017a7c 	.word	0x20017a7c
 8001b04:	20017a80 	.word	0x20017a80
 8001b08:	20017a44 	.word	0x20017a44
 8001b0c:	00f0000c 	.word	0x00f0000c
 8001b10:	20000008 	.word	0x20000008

08001b14 <move_axis>:


static void move_axis(int32_t increment,int32_t direction,char axis)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b09e      	sub	sp, #120	; 0x78
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	60b9      	str	r1, [r7, #8]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	71fb      	strb	r3, [r7, #7]
	if(!NO_ACTIVE_MOVE)
 8001b22:	4b7e      	ldr	r3, [pc, #504]	; (8001d1c <move_axis+0x208>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	4b7e      	ldr	r3, [pc, #504]	; (8001d20 <move_axis+0x20c>)
 8001b28:	4013      	ands	r3, r2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f040 8179 	bne.w	8001e22 <move_axis+0x30e>
		return;
	//delete all requests
	commands&=~MOVE_X_POSITIVE&~MOVE_X_NEGATIVE&~MOVE_Y_POSITIVE&~MOVE_Y_NEGATIVE&~MOVE_Z_POSITIVE&~MOVE_Z_NEGATIVE&~MOVE_B_POSITIVE&~MOVE_B_NEGATIVE&~MOVE_C_POSITIVE&~MOVE_C_NEGATIVE;
 8001b30:	4b7c      	ldr	r3, [pc, #496]	; (8001d24 <move_axis+0x210>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f423 23f0 	bic.w	r3, r3, #491520	; 0x78000
 8001b38:	f423 63fc 	bic.w	r3, r3, #2016	; 0x7e0
 8001b3c:	4a79      	ldr	r2, [pc, #484]	; (8001d24 <move_axis+0x210>)
 8001b3e:	6013      	str	r3, [r2, #0]

	if(axis=='c'||axis=='b')
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	2b63      	cmp	r3, #99	; 0x63
 8001b44:	d002      	beq.n	8001b4c <move_axis+0x38>
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	2b62      	cmp	r3, #98	; 0x62
 8001b4a:	d101      	bne.n	8001b50 <move_axis+0x3c>
		increment= INCREMENT_3;
 8001b4c:	2314      	movs	r3, #20
 8001b4e:	60fb      	str	r3, [r7, #12]

	if(!direction)
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <move_axis+0x48>
		increment*=-1;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	425b      	negs	r3, r3
 8001b5a:	60fb      	str	r3, [r7, #12]


	switch(axis){
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	3b62      	subs	r3, #98	; 0x62
 8001b60:	2b18      	cmp	r3, #24
 8001b62:	f200 8160 	bhi.w	8001e26 <move_axis+0x312>
 8001b66:	a201      	add	r2, pc, #4	; (adr r2, 8001b6c <move_axis+0x58>)
 8001b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6c:	08001c9d 	.word	0x08001c9d
 8001b70:	08001ce1 	.word	0x08001ce1
 8001b74:	08001e27 	.word	0x08001e27
 8001b78:	08001e27 	.word	0x08001e27
 8001b7c:	08001e27 	.word	0x08001e27
 8001b80:	08001e27 	.word	0x08001e27
 8001b84:	08001e27 	.word	0x08001e27
 8001b88:	08001e27 	.word	0x08001e27
 8001b8c:	08001e27 	.word	0x08001e27
 8001b90:	08001e27 	.word	0x08001e27
 8001b94:	08001e27 	.word	0x08001e27
 8001b98:	08001e27 	.word	0x08001e27
 8001b9c:	08001e27 	.word	0x08001e27
 8001ba0:	08001e27 	.word	0x08001e27
 8001ba4:	08001e27 	.word	0x08001e27
 8001ba8:	08001e27 	.word	0x08001e27
 8001bac:	08001e27 	.word	0x08001e27
 8001bb0:	08001e27 	.word	0x08001e27
 8001bb4:	08001e27 	.word	0x08001e27
 8001bb8:	08001e27 	.word	0x08001e27
 8001bbc:	08001e27 	.word	0x08001e27
 8001bc0:	08001e27 	.word	0x08001e27
 8001bc4:	08001bd1 	.word	0x08001bd1
 8001bc8:	08001c15 	.word	0x08001c15
 8001bcc:	08001c59 	.word	0x08001c59
		case 'x':	flags_global_mc|=X_MANUAL_MOVE;
 8001bd0:	4b52      	ldr	r3, [pc, #328]	; (8001d1c <move_axis+0x208>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bd8:	4a50      	ldr	r2, [pc, #320]	; (8001d1c <move_axis+0x208>)
 8001bda:	6013      	str	r3, [r2, #0]
					if(increment)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d006      	beq.n	8001bf0 <move_axis+0xdc>
						x_target+=increment;
 8001be2:	4b51      	ldr	r3, [pc, #324]	; (8001d28 <move_axis+0x214>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	4413      	add	r3, r2
 8001bea:	4a4f      	ldr	r2, [pc, #316]	; (8001d28 <move_axis+0x214>)
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	e002      	b.n	8001bf6 <move_axis+0xe2>
					else
						x_target=0;
 8001bf0:	4b4d      	ldr	r3, [pc, #308]	; (8001d28 <move_axis+0x214>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
					motor_x_direction=direction;
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	4a4c      	ldr	r2, [pc, #304]	; (8001d2c <move_axis+0x218>)
 8001bfa:	6013      	str	r3, [r2, #0]
					if(direction){
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d003      	beq.n	8001c0a <move_axis+0xf6>
						SET_X_AXIS_POSITIVE_DIRECTION();
 8001c02:	4b4b      	ldr	r3, [pc, #300]	; (8001d30 <move_axis+0x21c>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	619a      	str	r2, [r3, #24]
					}
					else
						SET_X_AXIS_NEGATIVE_DIRECTION();
					break;
 8001c08:	e0a9      	b.n	8001d5e <move_axis+0x24a>
						SET_X_AXIS_NEGATIVE_DIRECTION();
 8001c0a:	4b49      	ldr	r3, [pc, #292]	; (8001d30 <move_axis+0x21c>)
 8001c0c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c10:	619a      	str	r2, [r3, #24]
					break;
 8001c12:	e0a4      	b.n	8001d5e <move_axis+0x24a>
		
		case 'y':	flags_global_mc|=Y_MANUAL_MOVE;
 8001c14:	4b41      	ldr	r3, [pc, #260]	; (8001d1c <move_axis+0x208>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c1c:	4a3f      	ldr	r2, [pc, #252]	; (8001d1c <move_axis+0x208>)
 8001c1e:	6013      	str	r3, [r2, #0]
					if(increment)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d006      	beq.n	8001c34 <move_axis+0x120>
						y_target+=increment;
 8001c26:	4b43      	ldr	r3, [pc, #268]	; (8001d34 <move_axis+0x220>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a41      	ldr	r2, [pc, #260]	; (8001d34 <move_axis+0x220>)
 8001c30:	6013      	str	r3, [r2, #0]
 8001c32:	e002      	b.n	8001c3a <move_axis+0x126>
					else
						y_target=0;
 8001c34:	4b3f      	ldr	r3, [pc, #252]	; (8001d34 <move_axis+0x220>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
					motor_y_direction=direction;
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	4a3e      	ldr	r2, [pc, #248]	; (8001d38 <move_axis+0x224>)
 8001c3e:	6013      	str	r3, [r2, #0]
					if(direction){
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d004      	beq.n	8001c50 <move_axis+0x13c>
						SET_Y_AXIS_POSITIVE_DIRECTION();
 8001c46:	4b3a      	ldr	r3, [pc, #232]	; (8001d30 <move_axis+0x21c>)
 8001c48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c4c:	619a      	str	r2, [r3, #24]
					}
					else
						SET_Y_AXIS_NEGATIVE_DIRECTION();
					break;
 8001c4e:	e086      	b.n	8001d5e <move_axis+0x24a>
						SET_Y_AXIS_NEGATIVE_DIRECTION();
 8001c50:	4b37      	ldr	r3, [pc, #220]	; (8001d30 <move_axis+0x21c>)
 8001c52:	2202      	movs	r2, #2
 8001c54:	619a      	str	r2, [r3, #24]
					break;
 8001c56:	e082      	b.n	8001d5e <move_axis+0x24a>
		
		case 'z':	flags_global_mc|=Z_MANUAL_MOVE;
 8001c58:	4b30      	ldr	r3, [pc, #192]	; (8001d1c <move_axis+0x208>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c60:	4a2e      	ldr	r2, [pc, #184]	; (8001d1c <move_axis+0x208>)
 8001c62:	6013      	str	r3, [r2, #0]
					if(increment)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d006      	beq.n	8001c78 <move_axis+0x164>
						z_target+=increment;
 8001c6a:	4b34      	ldr	r3, [pc, #208]	; (8001d3c <move_axis+0x228>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	4413      	add	r3, r2
 8001c72:	4a32      	ldr	r2, [pc, #200]	; (8001d3c <move_axis+0x228>)
 8001c74:	6013      	str	r3, [r2, #0]
 8001c76:	e002      	b.n	8001c7e <move_axis+0x16a>
					else
						z_target=0;
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <move_axis+0x228>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
					motor_z_direction=direction;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	4a2f      	ldr	r2, [pc, #188]	; (8001d40 <move_axis+0x22c>)
 8001c82:	6013      	str	r3, [r2, #0]
					if(direction){
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <move_axis+0x17e>
						SET_Z_AXIS_POSITIVE_DIRECTION();
 8001c8a:	4b29      	ldr	r3, [pc, #164]	; (8001d30 <move_axis+0x21c>)
 8001c8c:	2204      	movs	r2, #4
 8001c8e:	619a      	str	r2, [r3, #24]
					}
					else
						SET_Z_AXIS_NEGATIVE_DIRECTION();
					break;
 8001c90:	e065      	b.n	8001d5e <move_axis+0x24a>
						SET_Z_AXIS_NEGATIVE_DIRECTION();
 8001c92:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <move_axis+0x21c>)
 8001c94:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001c98:	619a      	str	r2, [r3, #24]
					break;
 8001c9a:	e060      	b.n	8001d5e <move_axis+0x24a>
		case 'b':
					flags_global_mc|=B_MANUAL_MOVE;
 8001c9c:	4b1f      	ldr	r3, [pc, #124]	; (8001d1c <move_axis+0x208>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	4a1d      	ldr	r2, [pc, #116]	; (8001d1c <move_axis+0x208>)
 8001ca6:	6013      	str	r3, [r2, #0]
					if(increment)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d006      	beq.n	8001cbc <move_axis+0x1a8>
						b_target+=increment;
 8001cae:	4b25      	ldr	r3, [pc, #148]	; (8001d44 <move_axis+0x230>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	4a23      	ldr	r2, [pc, #140]	; (8001d44 <move_axis+0x230>)
 8001cb8:	6013      	str	r3, [r2, #0]
 8001cba:	e002      	b.n	8001cc2 <move_axis+0x1ae>
					else
						b_target=0;
 8001cbc:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <move_axis+0x230>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
					motor_b_direction=direction;
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	4a20      	ldr	r2, [pc, #128]	; (8001d48 <move_axis+0x234>)
 8001cc6:	6013      	str	r3, [r2, #0]
					if(direction){
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d003      	beq.n	8001cd6 <move_axis+0x1c2>
						SET_B_AXIS_POSITIVE_DIRECTION();
 8001cce:	4b18      	ldr	r3, [pc, #96]	; (8001d30 <move_axis+0x21c>)
 8001cd0:	2208      	movs	r2, #8
 8001cd2:	619a      	str	r2, [r3, #24]
					}
					else
						SET_B_AXIS_NEGATIVE_DIRECTION();
					break;
 8001cd4:	e043      	b.n	8001d5e <move_axis+0x24a>
						SET_B_AXIS_NEGATIVE_DIRECTION();
 8001cd6:	4b16      	ldr	r3, [pc, #88]	; (8001d30 <move_axis+0x21c>)
 8001cd8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001cdc:	619a      	str	r2, [r3, #24]
					break;
 8001cde:	e03e      	b.n	8001d5e <move_axis+0x24a>
		case 'c':

					flags_global_mc|=C_MANUAL_MOVE;
 8001ce0:	4b0e      	ldr	r3, [pc, #56]	; (8001d1c <move_axis+0x208>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	4a0c      	ldr	r2, [pc, #48]	; (8001d1c <move_axis+0x208>)
 8001cea:	6013      	str	r3, [r2, #0]
					if(increment)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d006      	beq.n	8001d00 <move_axis+0x1ec>
						c_target+=increment;
 8001cf2:	4b16      	ldr	r3, [pc, #88]	; (8001d4c <move_axis+0x238>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	4a14      	ldr	r2, [pc, #80]	; (8001d4c <move_axis+0x238>)
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	e002      	b.n	8001d06 <move_axis+0x1f2>
					else
						c_target=0;
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <move_axis+0x238>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
					motor_c_direction=direction;
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	4a11      	ldr	r2, [pc, #68]	; (8001d50 <move_axis+0x23c>)
 8001d0a:	6013      	str	r3, [r2, #0]
					if(direction){
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d020      	beq.n	8001d54 <move_axis+0x240>
						SET_C_AXIS_POSITIVE_DIRECTION();
 8001d12:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <move_axis+0x21c>)
 8001d14:	2210      	movs	r2, #16
 8001d16:	619a      	str	r2, [r3, #24]
					}
					else
						SET_C_AXIS_NEGATIVE_DIRECTION();
					break;
 8001d18:	e020      	b.n	8001d5c <move_axis+0x248>
 8001d1a:	bf00      	nop
 8001d1c:	20017a44 	.word	0x20017a44
 8001d20:	00f0000c 	.word	0x00f0000c
 8001d24:	20017a48 	.word	0x20017a48
 8001d28:	20017a64 	.word	0x20017a64
 8001d2c:	20017a50 	.word	0x20017a50
 8001d30:	40021000 	.word	0x40021000
 8001d34:	20017a68 	.word	0x20017a68
 8001d38:	20017a54 	.word	0x20017a54
 8001d3c:	20017a6c 	.word	0x20017a6c
 8001d40:	20017a58 	.word	0x20017a58
 8001d44:	20017a70 	.word	0x20017a70
 8001d48:	20017a5c 	.word	0x20017a5c
 8001d4c:	20017a74 	.word	0x20017a74
 8001d50:	20017a60 	.word	0x20017a60
						SET_C_AXIS_NEGATIVE_DIRECTION();
 8001d54:	4b36      	ldr	r3, [pc, #216]	; (8001e30 <move_axis+0x31c>)
 8001d56:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d5a:	619a      	str	r2, [r3, #24]
					break;
 8001d5c:	bf00      	nop
		default:	return;
	}

	//setup for xaxis
	GPIO_InitTypeDef gpio_init_1;
	gpio_init_1.Pin = GPIO_PIN_5;
 8001d5e:	2320      	movs	r3, #32
 8001d60:	667b      	str	r3, [r7, #100]	; 0x64
	gpio_init_1.Mode = GPIO_MODE_OUTPUT_PP;
 8001d62:	2301      	movs	r3, #1
 8001d64:	66bb      	str	r3, [r7, #104]	; 0x68
	gpio_init_1.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	66fb      	str	r3, [r7, #108]	; 0x6c
	gpio_init_1.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_GPIO_Init(GPIOE, &gpio_init_1);
 8001d6e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001d72:	4619      	mov	r1, r3
 8001d74:	482e      	ldr	r0, [pc, #184]	; (8001e30 <move_axis+0x31c>)
 8001d76:	f002 ff93 	bl	8004ca0 <HAL_GPIO_Init>

	//setup for yaxis
	GPIO_InitTypeDef gpio_init_2;
	gpio_init_2.Pin = GPIO_PIN_8;
 8001d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d7e:	653b      	str	r3, [r7, #80]	; 0x50
	gpio_init_2.Mode = GPIO_MODE_OUTPUT_PP;
 8001d80:	2301      	movs	r3, #1
 8001d82:	657b      	str	r3, [r7, #84]	; 0x54
	gpio_init_2.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	65bb      	str	r3, [r7, #88]	; 0x58
	gpio_init_2.Speed = GPIO_SPEED_FREQ_LOW;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	65fb      	str	r3, [r7, #92]	; 0x5c
	HAL_GPIO_Init(GPIOB, &gpio_init_2);
 8001d8c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001d90:	4619      	mov	r1, r3
 8001d92:	4828      	ldr	r0, [pc, #160]	; (8001e34 <move_axis+0x320>)
 8001d94:	f002 ff84 	bl	8004ca0 <HAL_GPIO_Init>

	//setup for zaxis
	GPIO_InitTypeDef gpio_init_3;
	gpio_init_3.Pin = GPIO_PIN_9;
 8001d98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
	gpio_init_3.Mode = GPIO_MODE_OUTPUT_PP;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	643b      	str	r3, [r7, #64]	; 0x40
	gpio_init_3.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	647b      	str	r3, [r7, #68]	; 0x44
	gpio_init_3.Speed = GPIO_SPEED_FREQ_LOW;
 8001da6:	2300      	movs	r3, #0
 8001da8:	64bb      	str	r3, [r7, #72]	; 0x48
	HAL_GPIO_Init(GPIOB, &gpio_init_3);
 8001daa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001dae:	4619      	mov	r1, r3
 8001db0:	4820      	ldr	r0, [pc, #128]	; (8001e34 <move_axis+0x320>)
 8001db2:	f002 ff75 	bl	8004ca0 <HAL_GPIO_Init>

	//setup for baxis
	GPIO_InitTypeDef gpio_init_4;
	gpio_init_4.Pin = GPIO_PIN_6;
 8001db6:	2340      	movs	r3, #64	; 0x40
 8001db8:	62bb      	str	r3, [r7, #40]	; 0x28
	gpio_init_4.Mode = GPIO_MODE_OUTPUT_PP;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
	gpio_init_4.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	633b      	str	r3, [r7, #48]	; 0x30
	gpio_init_4.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &gpio_init_4);
 8001dc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dca:	4619      	mov	r1, r3
 8001dcc:	481a      	ldr	r0, [pc, #104]	; (8001e38 <move_axis+0x324>)
 8001dce:	f002 ff67 	bl	8004ca0 <HAL_GPIO_Init>

	//setup for caxis
	GPIO_InitTypeDef gpio_init_5;
	gpio_init_5.Pin = GPIO_PIN_6;
 8001dd2:	2340      	movs	r3, #64	; 0x40
 8001dd4:	617b      	str	r3, [r7, #20]
	gpio_init_5.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	61bb      	str	r3, [r7, #24]
	gpio_init_5.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
	gpio_init_5.Speed = GPIO_SPEED_FREQ_LOW;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &gpio_init_5);
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	4619      	mov	r1, r3
 8001de8:	4812      	ldr	r0, [pc, #72]	; (8001e34 <move_axis+0x320>)
 8001dea:	f002 ff59 	bl	8004ca0 <HAL_GPIO_Init>

	if(axis=='b'||axis=='c'){
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b62      	cmp	r3, #98	; 0x62
 8001df2:	d002      	beq.n	8001dfa <move_axis+0x2e6>
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	2b63      	cmp	r3, #99	; 0x63
 8001df8:	d104      	bne.n	8001e04 <move_axis+0x2f0>
		TIM13->PSC=400;
 8001dfa:	4b10      	ldr	r3, [pc, #64]	; (8001e3c <move_axis+0x328>)
 8001dfc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28
 8001e02:	e002      	b.n	8001e0a <move_axis+0x2f6>

	}
	else
		TIM13->PSC=1;
 8001e04:	4b0d      	ldr	r3, [pc, #52]	; (8001e3c <move_axis+0x328>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	629a      	str	r2, [r3, #40]	; 0x28
	TIM13->ARR=timer_speed;
 8001e0a:	4b0d      	ldr	r3, [pc, #52]	; (8001e40 <move_axis+0x32c>)
 8001e0c:	881b      	ldrh	r3, [r3, #0]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	4b0a      	ldr	r3, [pc, #40]	; (8001e3c <move_axis+0x328>)
 8001e12:	62da      	str	r2, [r3, #44]	; 0x2c
	//x_compare_enable();
	manual_compare_enable();
 8001e14:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <move_axis+0x328>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	621a      	str	r2, [r3, #32]
	manual_timer_start();
 8001e1a:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <move_axis+0x328>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]
	
	return;
 8001e20:	e002      	b.n	8001e28 <move_axis+0x314>
		return;
 8001e22:	bf00      	nop
 8001e24:	e000      	b.n	8001e28 <move_axis+0x314>
		default:	return;
 8001e26:	bf00      	nop
}
 8001e28:	3778      	adds	r7, #120	; 0x78
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40020400 	.word	0x40020400
 8001e38:	40020000 	.word	0x40020000
 8001e3c:	40001c00 	.word	0x40001c00
 8001e40:	20000004 	.word	0x20000004

08001e44 <start_program>:


//is machine homed, is machine at 0, is there no manual move going on

static void start_program()
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
	if(MACHINE_READY_FOR_PROGRAM){
 8001e48:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <start_program+0x4c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d11a      	bne.n	8001e8a <start_program+0x46>
 8001e54:	4b0e      	ldr	r3, [pc, #56]	; (8001e90 <start_program+0x4c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d014      	beq.n	8001e8a <start_program+0x46>
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <start_program+0x50>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d110      	bne.n	8001e8a <start_program+0x46>
 8001e68:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <start_program+0x54>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d10c      	bne.n	8001e8a <start_program+0x46>
 8001e70:	4b0a      	ldr	r3, [pc, #40]	; (8001e9c <start_program+0x58>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d108      	bne.n	8001e8a <start_program+0x46>
		flags_global_mc|=BUFFER_FILLING_IN_PROGRESS;
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <start_program+0x4c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e80:	4a03      	ldr	r2, [pc, #12]	; (8001e90 <start_program+0x4c>)
 8001e82:	6013      	str	r3, [r2, #0]
		request_receiving_data();
 8001e84:	f001 f842 	bl	8002f0c <request_receiving_data>
	}
		
	return;
 8001e88:	bf00      	nop
 8001e8a:	bf00      	nop
}
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20017a44 	.word	0x20017a44
 8001e94:	20017a78 	.word	0x20017a78
 8001e98:	20017a7c 	.word	0x20017a7c
 8001e9c:	20017a80 	.word	0x20017a80

08001ea0 <go_to_home_position>:

//this should be not neccesary anymore because to go every time to the end switches would be much better

void go_to_home_position()
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
	//first home the z axis, else you could drive into the workpiece

	if(z_standpoint>0)
 8001ea4:	4b24      	ldr	r3, [pc, #144]	; (8001f38 <go_to_home_position+0x98>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	dd05      	ble.n	8001eb8 <go_to_home_position+0x18>
		move_axis(MOVE_TO_ZERO,NEGATIVE,'z');
 8001eac:	227a      	movs	r2, #122	; 0x7a
 8001eae:	2100      	movs	r1, #0
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f7ff fe2f 	bl	8001b14 <move_axis>
	else{
		commands&=~GO_TO_HOME;
		send_position_message(0,0,CAN_ID_MACHINE_HOME);
	}

	return;
 8001eb6:	e03e      	b.n	8001f36 <go_to_home_position+0x96>
	else if(z_standpoint<0)
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	; (8001f38 <go_to_home_position+0x98>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	da05      	bge.n	8001ecc <go_to_home_position+0x2c>
		move_axis(MOVE_TO_ZERO,POSITIVE,'z');
 8001ec0:	227a      	movs	r2, #122	; 0x7a
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	f7ff fe25 	bl	8001b14 <move_axis>
	return;
 8001eca:	e034      	b.n	8001f36 <go_to_home_position+0x96>
	else if(x_standpoint>0)
 8001ecc:	4b1b      	ldr	r3, [pc, #108]	; (8001f3c <go_to_home_position+0x9c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	dd05      	ble.n	8001ee0 <go_to_home_position+0x40>
		move_axis(MOVE_TO_ZERO,NEGATIVE,'x');
 8001ed4:	2278      	movs	r2, #120	; 0x78
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f7ff fe1b 	bl	8001b14 <move_axis>
	return;
 8001ede:	e02a      	b.n	8001f36 <go_to_home_position+0x96>
	else if(x_standpoint<0)
 8001ee0:	4b16      	ldr	r3, [pc, #88]	; (8001f3c <go_to_home_position+0x9c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	da05      	bge.n	8001ef4 <go_to_home_position+0x54>
		move_axis(MOVE_TO_ZERO,POSITIVE,'x');
 8001ee8:	2278      	movs	r2, #120	; 0x78
 8001eea:	2101      	movs	r1, #1
 8001eec:	2000      	movs	r0, #0
 8001eee:	f7ff fe11 	bl	8001b14 <move_axis>
	return;
 8001ef2:	e020      	b.n	8001f36 <go_to_home_position+0x96>
	else if(y_standpoint>0)
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <go_to_home_position+0xa0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	dd05      	ble.n	8001f08 <go_to_home_position+0x68>
		move_axis(MOVE_TO_ZERO,NEGATIVE,'y');
 8001efc:	2279      	movs	r2, #121	; 0x79
 8001efe:	2100      	movs	r1, #0
 8001f00:	2000      	movs	r0, #0
 8001f02:	f7ff fe07 	bl	8001b14 <move_axis>
	return;
 8001f06:	e016      	b.n	8001f36 <go_to_home_position+0x96>
	else if(y_standpoint<0)
 8001f08:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <go_to_home_position+0xa0>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	da05      	bge.n	8001f1c <go_to_home_position+0x7c>
		move_axis(MOVE_TO_ZERO,POSITIVE,'y');
 8001f10:	2279      	movs	r2, #121	; 0x79
 8001f12:	2101      	movs	r1, #1
 8001f14:	2000      	movs	r0, #0
 8001f16:	f7ff fdfd 	bl	8001b14 <move_axis>
	return;
 8001f1a:	e00c      	b.n	8001f36 <go_to_home_position+0x96>
		commands&=~GO_TO_HOME;
 8001f1c:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <go_to_home_position+0xa4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f023 0308 	bic.w	r3, r3, #8
 8001f24:	4a07      	ldr	r2, [pc, #28]	; (8001f44 <go_to_home_position+0xa4>)
 8001f26:	6013      	str	r3, [r2, #0]
		send_position_message(0,0,CAN_ID_MACHINE_HOME);
 8001f28:	f04f 620a 	mov.w	r2, #144703488	; 0x8a00000
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f000 f8da 	bl	80020e8 <send_position_message>
	return;
 8001f34:	bf00      	nop
}
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20017a80 	.word	0x20017a80
 8001f3c:	20017a78 	.word	0x20017a78
 8001f40:	20017a7c 	.word	0x20017a7c
 8001f44:	20017a48 	.word	0x20017a48

08001f48 <homing_cycle>:

static void homing_cycle(){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
//first home the z axis, else you could drive into the workpiece
	if(!(flags_global_mc&Z_HOMED))
 8001f4c:	4b29      	ldr	r3, [pc, #164]	; (8001ff4 <homing_cycle+0xac>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d105      	bne.n	8001f64 <homing_cycle+0x1c>
		move_axis(1000000,POSITIVE,'z');
 8001f58:	227a      	movs	r2, #122	; 0x7a
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	4826      	ldr	r0, [pc, #152]	; (8001ff8 <homing_cycle+0xb0>)
 8001f5e:	f7ff fdd9 	bl	8001b14 <move_axis>
		z_standpoint=6400;
		//after that go to home
		commands|=GO_TO_HOME;//move all axis to 0
	}

	return;
 8001f62:	e046      	b.n	8001ff2 <homing_cycle+0xaa>
	else if(!(flags_global_mc&X_HOMED))
 8001f64:	4b23      	ldr	r3, [pc, #140]	; (8001ff4 <homing_cycle+0xac>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d105      	bne.n	8001f7c <homing_cycle+0x34>
		move_axis(1000000,NEGATIVE,'x');
 8001f70:	2278      	movs	r2, #120	; 0x78
 8001f72:	2100      	movs	r1, #0
 8001f74:	4820      	ldr	r0, [pc, #128]	; (8001ff8 <homing_cycle+0xb0>)
 8001f76:	f7ff fdcd 	bl	8001b14 <move_axis>
	return;
 8001f7a:	e03a      	b.n	8001ff2 <homing_cycle+0xaa>
	else if(!(flags_global_mc&Y_HOMED))
 8001f7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ff4 <homing_cycle+0xac>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d105      	bne.n	8001f94 <homing_cycle+0x4c>
		move_axis(1000000,NEGATIVE,'y');
 8001f88:	2279      	movs	r2, #121	; 0x79
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	481a      	ldr	r0, [pc, #104]	; (8001ff8 <homing_cycle+0xb0>)
 8001f8e:	f7ff fdc1 	bl	8001b14 <move_axis>
	return;
 8001f92:	e02e      	b.n	8001ff2 <homing_cycle+0xaa>
		commands&=~HOMING_CYCLE_FLAG;
 8001f94:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <homing_cycle+0xb4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f023 0310 	bic.w	r3, r3, #16
 8001f9c:	4a17      	ldr	r2, [pc, #92]	; (8001ffc <homing_cycle+0xb4>)
 8001f9e:	6013      	str	r3, [r2, #0]
		flags_global_mc&=~Z_HOMED;
 8001fa0:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <homing_cycle+0xac>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001fa8:	4a12      	ldr	r2, [pc, #72]	; (8001ff4 <homing_cycle+0xac>)
 8001faa:	6013      	str	r3, [r2, #0]
		flags_global_mc&=~X_HOMED;
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <homing_cycle+0xac>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fb4:	4a0f      	ldr	r2, [pc, #60]	; (8001ff4 <homing_cycle+0xac>)
 8001fb6:	6013      	str	r3, [r2, #0]
		flags_global_mc&=~Y_HOMED;
 8001fb8:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <homing_cycle+0xac>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8001fc0:	4a0c      	ldr	r2, [pc, #48]	; (8001ff4 <homing_cycle+0xac>)
 8001fc2:	6013      	str	r3, [r2, #0]
		flags_global_mc|=MACHINE_HOMED;
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <homing_cycle+0xac>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fcc:	4a09      	ldr	r2, [pc, #36]	; (8001ff4 <homing_cycle+0xac>)
 8001fce:	6013      	str	r3, [r2, #0]
		x_standpoint=-6400;//it woudl move a bit to the right in case of go to home
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <homing_cycle+0xb8>)
 8001fd2:	4a0c      	ldr	r2, [pc, #48]	; (8002004 <homing_cycle+0xbc>)
 8001fd4:	601a      	str	r2, [r3, #0]
		y_standpoint=-6400;//this has to change for axis direction change...
 8001fd6:	4b0c      	ldr	r3, [pc, #48]	; (8002008 <homing_cycle+0xc0>)
 8001fd8:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <homing_cycle+0xbc>)
 8001fda:	601a      	str	r2, [r3, #0]
		z_standpoint=6400;
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <homing_cycle+0xc4>)
 8001fde:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001fe2:	601a      	str	r2, [r3, #0]
		commands|=GO_TO_HOME;//move all axis to 0
 8001fe4:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <homing_cycle+0xb4>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f043 0308 	orr.w	r3, r3, #8
 8001fec:	4a03      	ldr	r2, [pc, #12]	; (8001ffc <homing_cycle+0xb4>)
 8001fee:	6013      	str	r3, [r2, #0]
	return;
 8001ff0:	bf00      	nop

}
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20017a44 	.word	0x20017a44
 8001ff8:	000f4240 	.word	0x000f4240
 8001ffc:	20017a48 	.word	0x20017a48
 8002000:	20017a78 	.word	0x20017a78
 8002004:	ffffe700 	.word	0xffffe700
 8002008:	20017a7c 	.word	0x20017a7c
 800200c:	20017a80 	.word	0x20017a80

08002010 <measure_tool>:
//homeposition means all axis are at 0, that is slightly besides the endswitches, in order that they are not pressed
#define MACHINE_AT_HOME_POSITION (x_standpoint==0&&y_standpoint==0&&z_standpoint==0)

static void measure_tool()
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
	//if Machine is homed, and if its at xyz 0;
	//else first home or at least go xyz to 0 then measure the tool
	//
	if((flags_global_mc&MACHINE_HOMED)&&MACHINE_AT_HOME_POSITION)
 8002016:	4b2d      	ldr	r3, [pc, #180]	; (80020cc <measure_tool+0xbc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d011      	beq.n	8002046 <measure_tool+0x36>
 8002022:	4b2b      	ldr	r3, [pc, #172]	; (80020d0 <measure_tool+0xc0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d10d      	bne.n	8002046 <measure_tool+0x36>
 800202a:	4b2a      	ldr	r3, [pc, #168]	; (80020d4 <measure_tool+0xc4>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d109      	bne.n	8002046 <measure_tool+0x36>
 8002032:	4b29      	ldr	r3, [pc, #164]	; (80020d8 <measure_tool+0xc8>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d105      	bne.n	8002046 <measure_tool+0x36>
		move_axis(1000000,NEGATIVE,'z');
 800203a:	227a      	movs	r2, #122	; 0x7a
 800203c:	2100      	movs	r1, #0
 800203e:	4827      	ldr	r0, [pc, #156]	; (80020dc <measure_tool+0xcc>)
 8002040:	f7ff fd68 	bl	8001b14 <move_axis>
 8002044:	e03c      	b.n	80020c0 <measure_tool+0xb0>
	else if(flags_global_mc&MEASURED_TOOL){
 8002046:	4b21      	ldr	r3, [pc, #132]	; (80020cc <measure_tool+0xbc>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d037      	beq.n	80020c2 <measure_tool+0xb2>
		uint32_t input_nr=(uint32_t)z_standpoint;//if this number is -1(should not happen, than the value of the input_nr will be 0xffffffff) thats a problem, its oviously not because in the gui there is still the right value...
 8002052:	4b21      	ldr	r3, [pc, #132]	; (80020d8 <measure_tool+0xc8>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	607b      	str	r3, [r7, #4]
		if(commands & MEASURE_WCS_TOOL_FLAG)
 8002058:	4b21      	ldr	r3, [pc, #132]	; (80020e0 <measure_tool+0xd0>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d005      	beq.n	8002070 <measure_tool+0x60>
			send_position_message(input_nr,0,MEASURE_WCS_TOOL_ANSWER_ID);\
 8002064:	f04f 62e8 	mov.w	r2, #121634816	; 0x7400000
 8002068:	2100      	movs	r1, #0
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f83c 	bl	80020e8 <send_position_message>
		if(commands & MEASURE_ACTUAL_TOOL_FLAG)
 8002070:	4b1b      	ldr	r3, [pc, #108]	; (80020e0 <measure_tool+0xd0>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d005      	beq.n	8002088 <measure_tool+0x78>
			send_position_message(input_nr,0,MEASURE_ACTUAL_TOOL_ANSWER_ID);
 800207c:	f04f 62ec 	mov.w	r2, #123731968	; 0x7600000
 8002080:	2100      	movs	r1, #0
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 f830 	bl	80020e8 <send_position_message>
		flags_global_mc&=~MEASURED_TOOL;
 8002088:	4b10      	ldr	r3, [pc, #64]	; (80020cc <measure_tool+0xbc>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002090:	4a0e      	ldr	r2, [pc, #56]	; (80020cc <measure_tool+0xbc>)
 8002092:	6013      	str	r3, [r2, #0]
		commands&=~MEASURE_WCS_TOOL_FLAG;
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <measure_tool+0xd0>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800209c:	4a10      	ldr	r2, [pc, #64]	; (80020e0 <measure_tool+0xd0>)
 800209e:	6013      	str	r3, [r2, #0]
		commands&=~MEASURE_ACTUAL_TOOL_FLAG;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <measure_tool+0xd0>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80020a8:	4a0d      	ldr	r2, [pc, #52]	; (80020e0 <measure_tool+0xd0>)
 80020aa:	6013      	str	r3, [r2, #0]
		timer_speed=SPEED_1;
 80020ac:	4b0d      	ldr	r3, [pc, #52]	; (80020e4 <measure_tool+0xd4>)
 80020ae:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80020b2:	801a      	strh	r2, [r3, #0]
		commands|=GO_TO_HOME;//move all axis to 0
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <measure_tool+0xd0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f043 0308 	orr.w	r3, r3, #8
 80020bc:	4a08      	ldr	r2, [pc, #32]	; (80020e0 <measure_tool+0xd0>)
 80020be:	6013      	str	r3, [r2, #0]
	}

	return;
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop

}
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20017a44 	.word	0x20017a44
 80020d0:	20017a78 	.word	0x20017a78
 80020d4:	20017a7c 	.word	0x20017a7c
 80020d8:	20017a80 	.word	0x20017a80
 80020dc:	000f4240 	.word	0x000f4240
 80020e0:	20017a48 	.word	0x20017a48
 80020e4:	20000004 	.word	0x20000004

080020e8 <send_position_message>:

//the number is allways an int32_t, the identifier is 11 bit, means max2048
void send_position_message(uint32_t number_1,uint32_t number_2,uint32_t identifier)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
        int mailbox_nr=0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]
        mailbox_nr=get_mailbox();       //returns number of empty mailboxor at least lowest priority pending mailbox
 80020f8:	f000 f84a 	bl	8002190 <get_mailbox>
 80020fc:	6178      	str	r0, [r7, #20]

        if(is_mailbox_empty(mailbox_nr)){       //in case of an request for new data this whould be forced
 80020fe:	6978      	ldr	r0, [r7, #20]
 8002100:	f000 f85a 	bl	80021b8 <is_mailbox_empty>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d03b      	beq.n	8002182 <send_position_message+0x9a>
                CAN1->sTxMailBox[mailbox_nr].TDTR=(8<<CAN_TDT0R_DLC_Pos); //because its an int32_t... 4 bytes
 800210a:	4a20      	ldr	r2, [pc, #128]	; (800218c <send_position_message+0xa4>)
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	3318      	adds	r3, #24
 8002110:	011b      	lsls	r3, r3, #4
 8002112:	4413      	add	r3, r2
 8002114:	3304      	adds	r3, #4
 8002116:	2208      	movs	r2, #8
 8002118:	601a      	str	r2, [r3, #0]
                CAN1->sTxMailBox[mailbox_nr].TDLR=number_1;
 800211a:	4a1c      	ldr	r2, [pc, #112]	; (800218c <send_position_message+0xa4>)
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	011b      	lsls	r3, r3, #4
 8002120:	4413      	add	r3, r2
 8002122:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	601a      	str	r2, [r3, #0]
                CAN1->sTxMailBox[mailbox_nr].TDHR=number_2;
 800212a:	4a18      	ldr	r2, [pc, #96]	; (800218c <send_position_message+0xa4>)
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	4413      	add	r3, r2
 8002132:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	601a      	str	r2, [r3, #0]
                CAN1->sTxMailBox[mailbox_nr].TIR=0;
 800213a:	4a14      	ldr	r2, [pc, #80]	; (800218c <send_position_message+0xa4>)
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	3318      	adds	r3, #24
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	4413      	add	r3, r2
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
                CAN1->sTxMailBox[mailbox_nr].TIR|=identifier;
 8002148:	4a10      	ldr	r2, [pc, #64]	; (800218c <send_position_message+0xa4>)
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	3318      	adds	r3, #24
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	4413      	add	r3, r2
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	490d      	ldr	r1, [pc, #52]	; (800218c <send_position_message+0xa4>)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	431a      	orrs	r2, r3
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	3318      	adds	r3, #24
 800215e:	011b      	lsls	r3, r3, #4
 8002160:	440b      	add	r3, r1
 8002162:	601a      	str	r2, [r3, #0]
                CAN1->sTxMailBox[mailbox_nr].TIR|=CAN_TI0R_TXRQ;        //that means start to transmit the message
 8002164:	4a09      	ldr	r2, [pc, #36]	; (800218c <send_position_message+0xa4>)
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	3318      	adds	r3, #24
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	4413      	add	r3, r2
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4906      	ldr	r1, [pc, #24]	; (800218c <send_position_message+0xa4>)
 8002172:	f043 0201 	orr.w	r2, r3, #1
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	3318      	adds	r3, #24
 800217a:	011b      	lsls	r3, r3, #4
 800217c:	440b      	add	r3, r1
 800217e:	601a      	str	r2, [r3, #0]
        }
        return;
 8002180:	bf00      	nop
 8002182:	bf00      	nop
}
 8002184:	3718      	adds	r7, #24
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40006400 	.word	0x40006400

08002190 <get_mailbox>:

static int get_mailbox()
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
        int ret=0;
 8002196:	2300      	movs	r3, #0
 8002198:	607b      	str	r3, [r7, #4]
        ret=CAN1->TSR&CAN_TSR_CODE;
 800219a:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <get_mailbox+0x24>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80021a2:	607b      	str	r3, [r7, #4]
        return ret;
 80021a4:	687b      	ldr	r3, [r7, #4]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40006400 	.word	0x40006400

080021b8 <is_mailbox_empty>:

static int is_mailbox_empty(int mailbox_nr)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
        int ret=0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60fb      	str	r3, [r7, #12]
        ret=CAN1->TSR&(1<<(CAN_TSR_TME_Pos+mailbox_nr));
 80021c4:	4b07      	ldr	r3, [pc, #28]	; (80021e4 <is_mailbox_empty+0x2c>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	321a      	adds	r2, #26
 80021cc:	2101      	movs	r1, #1
 80021ce:	fa01 f202 	lsl.w	r2, r1, r2
 80021d2:	4013      	ands	r3, r2
 80021d4:	60fb      	str	r3, [r7, #12]
        return ret;
 80021d6:	68fb      	ldr	r3, [r7, #12]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	40006400 	.word	0x40006400

080021e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021ec:	b672      	cpsid	i
}
 80021ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021f0:	e7fe      	b.n	80021f0 <Error_Handler+0x8>
	...

080021f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	4b10      	ldr	r3, [pc, #64]	; (8002240 <HAL_MspInit+0x4c>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002202:	4a0f      	ldr	r2, [pc, #60]	; (8002240 <HAL_MspInit+0x4c>)
 8002204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002208:	6453      	str	r3, [r2, #68]	; 0x44
 800220a:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <HAL_MspInit+0x4c>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	4b09      	ldr	r3, [pc, #36]	; (8002240 <HAL_MspInit+0x4c>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	4a08      	ldr	r2, [pc, #32]	; (8002240 <HAL_MspInit+0x4c>)
 8002220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002224:	6413      	str	r3, [r2, #64]	; 0x40
 8002226:	4b06      	ldr	r3, [pc, #24]	; (8002240 <HAL_MspInit+0x4c>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222e:	603b      	str	r3, [r7, #0]
 8002230:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002232:	2007      	movs	r0, #7
 8002234:	f002 fcf2 	bl	8004c1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40023800 	.word	0x40023800

08002244 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08a      	sub	sp, #40	; 0x28
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a1d      	ldr	r2, [pc, #116]	; (80022d8 <HAL_CAN_MspInit+0x94>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d133      	bne.n	80022ce <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	4b1c      	ldr	r3, [pc, #112]	; (80022dc <HAL_CAN_MspInit+0x98>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	4a1b      	ldr	r2, [pc, #108]	; (80022dc <HAL_CAN_MspInit+0x98>)
 8002270:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002274:	6413      	str	r3, [r2, #64]	; 0x40
 8002276:	4b19      	ldr	r3, [pc, #100]	; (80022dc <HAL_CAN_MspInit+0x98>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227e:	613b      	str	r3, [r7, #16]
 8002280:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	4b15      	ldr	r3, [pc, #84]	; (80022dc <HAL_CAN_MspInit+0x98>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	4a14      	ldr	r2, [pc, #80]	; (80022dc <HAL_CAN_MspInit+0x98>)
 800228c:	f043 0308 	orr.w	r3, r3, #8
 8002290:	6313      	str	r3, [r2, #48]	; 0x30
 8002292:	4b12      	ldr	r3, [pc, #72]	; (80022dc <HAL_CAN_MspInit+0x98>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800229e:	2303      	movs	r3, #3
 80022a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022aa:	2303      	movs	r3, #3
 80022ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80022ae:	2309      	movs	r3, #9
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022b2:	f107 0314 	add.w	r3, r7, #20
 80022b6:	4619      	mov	r1, r3
 80022b8:	4809      	ldr	r0, [pc, #36]	; (80022e0 <HAL_CAN_MspInit+0x9c>)
 80022ba:	f002 fcf1 	bl	8004ca0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80022be:	2200      	movs	r2, #0
 80022c0:	2100      	movs	r1, #0
 80022c2:	2014      	movs	r0, #20
 80022c4:	f002 fcb5 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80022c8:	2014      	movs	r0, #20
 80022ca:	f002 fcce 	bl	8004c6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80022ce:	bf00      	nop
 80022d0:	3728      	adds	r7, #40	; 0x28
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40006400 	.word	0x40006400
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40020c00 	.word	0x40020c00

080022e4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08a      	sub	sp, #40	; 0x28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	f107 0314 	add.w	r3, r7, #20
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
 80022fa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002304:	d12b      	bne.n	800235e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
 800230a:	4b17      	ldr	r3, [pc, #92]	; (8002368 <HAL_TIM_Encoder_MspInit+0x84>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	4a16      	ldr	r2, [pc, #88]	; (8002368 <HAL_TIM_Encoder_MspInit+0x84>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	6413      	str	r3, [r2, #64]	; 0x40
 8002316:	4b14      	ldr	r3, [pc, #80]	; (8002368 <HAL_TIM_Encoder_MspInit+0x84>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	4b10      	ldr	r3, [pc, #64]	; (8002368 <HAL_TIM_Encoder_MspInit+0x84>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a0f      	ldr	r2, [pc, #60]	; (8002368 <HAL_TIM_Encoder_MspInit+0x84>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b0d      	ldr	r3, [pc, #52]	; (8002368 <HAL_TIM_Encoder_MspInit+0x84>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800233e:	2322      	movs	r3, #34	; 0x22
 8002340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	2300      	movs	r3, #0
 8002348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234a:	2300      	movs	r3, #0
 800234c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800234e:	2301      	movs	r3, #1
 8002350:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002352:	f107 0314 	add.w	r3, r7, #20
 8002356:	4619      	mov	r1, r3
 8002358:	4804      	ldr	r0, [pc, #16]	; (800236c <HAL_TIM_Encoder_MspInit+0x88>)
 800235a:	f002 fca1 	bl	8004ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800235e:	bf00      	nop
 8002360:	3728      	adds	r7, #40	; 0x28
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40023800 	.word	0x40023800
 800236c:	40020000 	.word	0x40020000

08002370 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a46      	ldr	r2, [pc, #280]	; (8002498 <HAL_TIM_Base_MspInit+0x128>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d116      	bne.n	80023b0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	4b45      	ldr	r3, [pc, #276]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	4a44      	ldr	r2, [pc, #272]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 800238c:	f043 0302 	orr.w	r3, r3, #2
 8002390:	6413      	str	r3, [r2, #64]	; 0x40
 8002392:	4b42      	ldr	r3, [pc, #264]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	61fb      	str	r3, [r7, #28]
 800239c:	69fb      	ldr	r3, [r7, #28]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800239e:	2200      	movs	r2, #0
 80023a0:	2100      	movs	r1, #0
 80023a2:	201d      	movs	r0, #29
 80023a4:	f002 fc45 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023a8:	201d      	movs	r0, #29
 80023aa:	f002 fc5e 	bl	8004c6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80023ae:	e06e      	b.n	800248e <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM4)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a3a      	ldr	r2, [pc, #232]	; (80024a0 <HAL_TIM_Base_MspInit+0x130>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d116      	bne.n	80023e8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023ba:	2300      	movs	r3, #0
 80023bc:	61bb      	str	r3, [r7, #24]
 80023be:	4b37      	ldr	r3, [pc, #220]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	4a36      	ldr	r2, [pc, #216]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 80023c4:	f043 0304 	orr.w	r3, r3, #4
 80023c8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ca:	4b34      	ldr	r3, [pc, #208]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	61bb      	str	r3, [r7, #24]
 80023d4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80023d6:	2200      	movs	r2, #0
 80023d8:	2100      	movs	r1, #0
 80023da:	201e      	movs	r0, #30
 80023dc:	f002 fc29 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80023e0:	201e      	movs	r0, #30
 80023e2:	f002 fc42 	bl	8004c6a <HAL_NVIC_EnableIRQ>
}
 80023e6:	e052      	b.n	800248e <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM10)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a2d      	ldr	r2, [pc, #180]	; (80024a4 <HAL_TIM_Base_MspInit+0x134>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d116      	bne.n	8002420 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
 80023f6:	4b29      	ldr	r3, [pc, #164]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	4a28      	ldr	r2, [pc, #160]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 80023fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002400:	6453      	str	r3, [r2, #68]	; 0x44
 8002402:	4b26      	ldr	r3, [pc, #152]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	2100      	movs	r1, #0
 8002412:	2019      	movs	r0, #25
 8002414:	f002 fc0d 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002418:	2019      	movs	r0, #25
 800241a:	f002 fc26 	bl	8004c6a <HAL_NVIC_EnableIRQ>
}
 800241e:	e036      	b.n	800248e <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM11)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a20      	ldr	r2, [pc, #128]	; (80024a8 <HAL_TIM_Base_MspInit+0x138>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d116      	bne.n	8002458 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	613b      	str	r3, [r7, #16]
 800242e:	4b1b      	ldr	r3, [pc, #108]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	4a1a      	ldr	r2, [pc, #104]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 8002434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002438:	6453      	str	r3, [r2, #68]	; 0x44
 800243a:	4b18      	ldr	r3, [pc, #96]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002442:	613b      	str	r3, [r7, #16]
 8002444:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002446:	2200      	movs	r2, #0
 8002448:	2100      	movs	r1, #0
 800244a:	201a      	movs	r0, #26
 800244c:	f002 fbf1 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002450:	201a      	movs	r0, #26
 8002452:	f002 fc0a 	bl	8004c6a <HAL_NVIC_EnableIRQ>
}
 8002456:	e01a      	b.n	800248e <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM13)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a13      	ldr	r2, [pc, #76]	; (80024ac <HAL_TIM_Base_MspInit+0x13c>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d115      	bne.n	800248e <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	4b0d      	ldr	r3, [pc, #52]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246a:	4a0c      	ldr	r2, [pc, #48]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 800246c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002470:	6413      	str	r3, [r2, #64]	; 0x40
 8002472:	4b0a      	ldr	r3, [pc, #40]	; (800249c <HAL_TIM_Base_MspInit+0x12c>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800247e:	2200      	movs	r2, #0
 8002480:	2100      	movs	r1, #0
 8002482:	202c      	movs	r0, #44	; 0x2c
 8002484:	f002 fbd5 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002488:	202c      	movs	r0, #44	; 0x2c
 800248a:	f002 fbee 	bl	8004c6a <HAL_NVIC_EnableIRQ>
}
 800248e:	bf00      	nop
 8002490:	3720      	adds	r7, #32
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40000400 	.word	0x40000400
 800249c:	40023800 	.word	0x40023800
 80024a0:	40000800 	.word	0x40000800
 80024a4:	40014400 	.word	0x40014400
 80024a8:	40014800 	.word	0x40014800
 80024ac:	40001c00 	.word	0x40001c00

080024b0 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM9)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a1c      	ldr	r2, [pc, #112]	; (8002530 <HAL_TIM_OC_MspInit+0x80>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d116      	bne.n	80024f0 <HAL_TIM_OC_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	4b1b      	ldr	r3, [pc, #108]	; (8002534 <HAL_TIM_OC_MspInit+0x84>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ca:	4a1a      	ldr	r2, [pc, #104]	; (8002534 <HAL_TIM_OC_MspInit+0x84>)
 80024cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d0:	6453      	str	r3, [r2, #68]	; 0x44
 80024d2:	4b18      	ldr	r3, [pc, #96]	; (8002534 <HAL_TIM_OC_MspInit+0x84>)
 80024d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2100      	movs	r1, #0
 80024e2:	2018      	movs	r0, #24
 80024e4:	f002 fba5 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80024e8:	2018      	movs	r0, #24
 80024ea:	f002 fbbe 	bl	8004c6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80024ee:	e01a      	b.n	8002526 <HAL_TIM_OC_MspInit+0x76>
  else if(htim_oc->Instance==TIM12)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a10      	ldr	r2, [pc, #64]	; (8002538 <HAL_TIM_OC_MspInit+0x88>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d115      	bne.n	8002526 <HAL_TIM_OC_MspInit+0x76>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	4b0d      	ldr	r3, [pc, #52]	; (8002534 <HAL_TIM_OC_MspInit+0x84>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	4a0c      	ldr	r2, [pc, #48]	; (8002534 <HAL_TIM_OC_MspInit+0x84>)
 8002504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002508:	6413      	str	r3, [r2, #64]	; 0x40
 800250a:	4b0a      	ldr	r3, [pc, #40]	; (8002534 <HAL_TIM_OC_MspInit+0x84>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002512:	60bb      	str	r3, [r7, #8]
 8002514:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002516:	2200      	movs	r2, #0
 8002518:	2100      	movs	r1, #0
 800251a:	202b      	movs	r0, #43	; 0x2b
 800251c:	f002 fb89 	bl	8004c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002520:	202b      	movs	r0, #43	; 0x2b
 8002522:	f002 fba2 	bl	8004c6a <HAL_NVIC_EnableIRQ>
}
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	40014000 	.word	0x40014000
 8002534:	40023800 	.word	0x40023800
 8002538:	40001800 	.word	0x40001800

0800253c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08c      	sub	sp, #48	; 0x30
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002544:	f107 031c 	add.w	r3, r7, #28
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	605a      	str	r2, [r3, #4]
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	60da      	str	r2, [r3, #12]
 8002552:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a5b      	ldr	r2, [pc, #364]	; (80026c8 <HAL_TIM_MspPostInit+0x18c>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d11e      	bne.n	800259c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	61bb      	str	r3, [r7, #24]
 8002562:	4b5a      	ldr	r3, [pc, #360]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	4a59      	ldr	r2, [pc, #356]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6313      	str	r3, [r2, #48]	; 0x30
 800256e:	4b57      	ldr	r3, [pc, #348]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	61bb      	str	r3, [r7, #24]
 8002578:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800257a:	2340      	movs	r3, #64	; 0x40
 800257c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257e:	2302      	movs	r3, #2
 8002580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	2300      	movs	r3, #0
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002586:	2300      	movs	r3, #0
 8002588:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800258a:	2302      	movs	r3, #2
 800258c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800258e:	f107 031c 	add.w	r3, r7, #28
 8002592:	4619      	mov	r1, r3
 8002594:	484e      	ldr	r0, [pc, #312]	; (80026d0 <HAL_TIM_MspPostInit+0x194>)
 8002596:	f002 fb83 	bl	8004ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800259a:	e090      	b.n	80026be <HAL_TIM_MspPostInit+0x182>
  else if(htim->Instance==TIM4)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a4c      	ldr	r2, [pc, #304]	; (80026d4 <HAL_TIM_MspPostInit+0x198>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d11e      	bne.n	80025e4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	4b48      	ldr	r3, [pc, #288]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ae:	4a47      	ldr	r2, [pc, #284]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 80025b0:	f043 0302 	orr.w	r3, r3, #2
 80025b4:	6313      	str	r3, [r2, #48]	; 0x30
 80025b6:	4b45      	ldr	r3, [pc, #276]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025c2:	2340      	movs	r3, #64	; 0x40
 80025c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c6:	2302      	movs	r3, #2
 80025c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ce:	2300      	movs	r3, #0
 80025d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80025d2:	2302      	movs	r3, #2
 80025d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d6:	f107 031c 	add.w	r3, r7, #28
 80025da:	4619      	mov	r1, r3
 80025dc:	483e      	ldr	r0, [pc, #248]	; (80026d8 <HAL_TIM_MspPostInit+0x19c>)
 80025de:	f002 fb5f 	bl	8004ca0 <HAL_GPIO_Init>
}
 80025e2:	e06c      	b.n	80026be <HAL_TIM_MspPostInit+0x182>
  else if(htim->Instance==TIM9)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a3c      	ldr	r2, [pc, #240]	; (80026dc <HAL_TIM_MspPostInit+0x1a0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d11e      	bne.n	800262c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	4b36      	ldr	r3, [pc, #216]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f6:	4a35      	ldr	r2, [pc, #212]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 80025f8:	f043 0310 	orr.w	r3, r3, #16
 80025fc:	6313      	str	r3, [r2, #48]	; 0x30
 80025fe:	4b33      	ldr	r3, [pc, #204]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002602:	f003 0310 	and.w	r3, r3, #16
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800260a:	2320      	movs	r3, #32
 800260c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260e:	2302      	movs	r3, #2
 8002610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002616:	2300      	movs	r3, #0
 8002618:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800261a:	2303      	movs	r3, #3
 800261c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800261e:	f107 031c 	add.w	r3, r7, #28
 8002622:	4619      	mov	r1, r3
 8002624:	482e      	ldr	r0, [pc, #184]	; (80026e0 <HAL_TIM_MspPostInit+0x1a4>)
 8002626:	f002 fb3b 	bl	8004ca0 <HAL_GPIO_Init>
}
 800262a:	e048      	b.n	80026be <HAL_TIM_MspPostInit+0x182>
  else if(htim->Instance==TIM10)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a2c      	ldr	r2, [pc, #176]	; (80026e4 <HAL_TIM_MspPostInit+0x1a8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d11f      	bne.n	8002676 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
 800263a:	4b24      	ldr	r3, [pc, #144]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	4a23      	ldr	r2, [pc, #140]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002640:	f043 0302 	orr.w	r3, r3, #2
 8002644:	6313      	str	r3, [r2, #48]	; 0x30
 8002646:	4b21      	ldr	r3, [pc, #132]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002658:	2302      	movs	r3, #2
 800265a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002660:	2300      	movs	r3, #0
 8002662:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002664:	2303      	movs	r3, #3
 8002666:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002668:	f107 031c 	add.w	r3, r7, #28
 800266c:	4619      	mov	r1, r3
 800266e:	481a      	ldr	r0, [pc, #104]	; (80026d8 <HAL_TIM_MspPostInit+0x19c>)
 8002670:	f002 fb16 	bl	8004ca0 <HAL_GPIO_Init>
}
 8002674:	e023      	b.n	80026be <HAL_TIM_MspPostInit+0x182>
  else if(htim->Instance==TIM11)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a1b      	ldr	r2, [pc, #108]	; (80026e8 <HAL_TIM_MspPostInit+0x1ac>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d11e      	bne.n	80026be <HAL_TIM_MspPostInit+0x182>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002680:	2300      	movs	r3, #0
 8002682:	60bb      	str	r3, [r7, #8]
 8002684:	4b11      	ldr	r3, [pc, #68]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002688:	4a10      	ldr	r2, [pc, #64]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 800268a:	f043 0302 	orr.w	r3, r3, #2
 800268e:	6313      	str	r3, [r2, #48]	; 0x30
 8002690:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <HAL_TIM_MspPostInit+0x190>)
 8002692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800269c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a2:	2302      	movs	r3, #2
 80026a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026aa:	2300      	movs	r3, #0
 80026ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80026ae:	2303      	movs	r3, #3
 80026b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b2:	f107 031c 	add.w	r3, r7, #28
 80026b6:	4619      	mov	r1, r3
 80026b8:	4807      	ldr	r0, [pc, #28]	; (80026d8 <HAL_TIM_MspPostInit+0x19c>)
 80026ba:	f002 faf1 	bl	8004ca0 <HAL_GPIO_Init>
}
 80026be:	bf00      	nop
 80026c0:	3730      	adds	r7, #48	; 0x30
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40000400 	.word	0x40000400
 80026cc:	40023800 	.word	0x40023800
 80026d0:	40020000 	.word	0x40020000
 80026d4:	40000800 	.word	0x40000800
 80026d8:	40020400 	.word	0x40020400
 80026dc:	40014000 	.word	0x40014000
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40014400 	.word	0x40014400
 80026e8:	40014800 	.word	0x40014800

080026ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026f0:	e7fe      	b.n	80026f0 <NMI_Handler+0x4>

080026f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026f2:	b480      	push	{r7}
 80026f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026f6:	e7fe      	b.n	80026f6 <HardFault_Handler+0x4>

080026f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026fc:	e7fe      	b.n	80026fc <MemManage_Handler+0x4>

080026fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026fe:	b480      	push	{r7}
 8002700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002702:	e7fe      	b.n	8002702 <BusFault_Handler+0x4>

08002704 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002708:	e7fe      	b.n	8002708 <UsageFault_Handler+0x4>

0800270a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800270a:	b480      	push	{r7}
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002726:	b480      	push	{r7}
 8002728:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800272a:	bf00      	nop
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002738:	f001 fd00 	bl	800413c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800273c:	bf00      	nop
 800273e:	bd80      	pop	{r7, pc}

08002740 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002744:	4806      	ldr	r0, [pc, #24]	; (8002760 <CAN1_RX0_IRQHandler+0x20>)
 8002746:	f001 ff5f 	bl	8004608 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
	/*if(!(CAN1->RF0R&CAN_RF0R_FOVR0))*/			//thats maybe a wast of time... (look for fifo overrun)	//thats good, but thats only for fifo mb0, there is also one more
  get_data();
 800274a:	f000 f883 	bl	8002854 <get_data>
	//that should be either in the handler or only here, but not in both...
  CAN1->RF0R|=CAN_RF0R_RFOM0;
 800274e:	4b05      	ldr	r3, [pc, #20]	; (8002764 <CAN1_RX0_IRQHandler+0x24>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	4a04      	ldr	r2, [pc, #16]	; (8002764 <CAN1_RX0_IRQHandler+0x24>)
 8002754:	f043 0320 	orr.w	r3, r3, #32
 8002758:	60d3      	str	r3, [r2, #12]
		flags|=CAN1_FIFO_OVERRUN; //kriese!!! alarm...
		//for nor clear the interrupt flag
		CAN1->RF0R&=~CAN_RF0R_FOVR0;
		//the stop thing supposed to be here
	}*/
	return;
 800275a:	bf00      	nop

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000094 	.word	0x20000094
 8002764:	40006400 	.word	0x40006400

08002768 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800276c:	4804      	ldr	r0, [pc, #16]	; (8002780 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 800276e:	f003 fa83 	bl	8005c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
  update_standpoint_x();
 8002772:	f000 fbe9 	bl	8002f48 <update_standpoint_x>
  check_target_reached_x();
 8002776:	f000 fc01 	bl	8002f7c <check_target_reached_x>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	20000194 	.word	0x20000194

08002784 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002788:	4804      	ldr	r0, [pc, #16]	; (800279c <TIM1_UP_TIM10_IRQHandler+0x18>)
 800278a:	f003 fa75 	bl	8005c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  update_standpoint_y();
 800278e:	f000 fc17 	bl	8002fc0 <update_standpoint_y>
  check_target_reached_y();
 8002792:	f000 fc2f 	bl	8002ff4 <check_target_reached_y>
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002796:	bf00      	nop
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	200001dc 	.word	0x200001dc

080027a0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80027a4:	4804      	ldr	r0, [pc, #16]	; (80027b8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80027a6:	f003 fa67 	bl	8005c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */
  update_standpoint_z();
 80027aa:	f000 fc45 	bl	8003038 <update_standpoint_z>
  check_target_reached_z();
 80027ae:	f000 fc5d 	bl	800306c <check_target_reached_z>
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000224 	.word	0x20000224

080027bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80027c0:	4804      	ldr	r0, [pc, #16]	; (80027d4 <TIM3_IRQHandler+0x18>)
 80027c2:	f003 fa59 	bl	8005c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
	update_standpoint_b();
 80027c6:	f000 fc73 	bl	80030b0 <update_standpoint_b>
  	check_target_reached_b();
 80027ca:	f000 fc8b 	bl	80030e4 <check_target_reached_b>
  /* USER CODE END TIM3_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000104 	.word	0x20000104

080027d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80027dc:	4804      	ldr	r0, [pc, #16]	; (80027f0 <TIM4_IRQHandler+0x18>)
 80027de:	f003 fa4b 	bl	8005c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  update_standpoint_c();
 80027e2:	f000 fca1 	bl	8003128 <update_standpoint_c>
  check_target_reached_c();
 80027e6:	f000 fcb9 	bl	800315c <check_target_reached_c>

  /* USER CODE END TIM4_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	2000014c 	.word	0x2000014c

080027f4 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */
	init_timer_stop();
 80027f8:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <TIM8_BRK_TIM12_IRQHandler+0x3c>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
	init_compare_disable();
 80027fe:	4b0c      	ldr	r3, [pc, #48]	; (8002830 <TIM8_BRK_TIM12_IRQHandler+0x3c>)
 8002800:	2200      	movs	r2, #0
 8002802:	621a      	str	r2, [r3, #32]
	init_interrupt_disable();
 8002804:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <TIM8_BRK_TIM12_IRQHandler+0x3c>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	4a09      	ldr	r2, [pc, #36]	; (8002830 <TIM8_BRK_TIM12_IRQHandler+0x3c>)
 800280a:	f023 0302 	bic.w	r3, r3, #2
 800280e:	60d3      	str	r3, [r2, #12]
	init_clear_interrupt();
 8002810:	4b07      	ldr	r3, [pc, #28]	; (8002830 <TIM8_BRK_TIM12_IRQHandler+0x3c>)
 8002812:	2200      	movs	r2, #0
 8002814:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8002816:	4807      	ldr	r0, [pc, #28]	; (8002834 <TIM8_BRK_TIM12_IRQHandler+0x40>)
 8002818:	f003 fa2e 	bl	8005c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  check_target_reached_z();
 800281c:	f000 fc26 	bl	800306c <check_target_reached_z>
  //thats that the first move function doesn't start again
  flags_global_mc&=~BUFFER_FULL;
 8002820:	4b05      	ldr	r3, [pc, #20]	; (8002838 <TIM8_BRK_TIM12_IRQHandler+0x44>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002828:	4a03      	ldr	r2, [pc, #12]	; (8002838 <TIM8_BRK_TIM12_IRQHandler+0x44>)
 800282a:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800282c:	bf00      	nop
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40001800 	.word	0x40001800
 8002834:	2000026c 	.word	0x2000026c
 8002838:	20017a44 	.word	0x20017a44

0800283c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002840:	4803      	ldr	r0, [pc, #12]	; (8002850 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8002842:	f003 fa19 	bl	8005c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */
  manual_motor_controll();
 8002846:	f001 f979 	bl	8003b3c <manual_motor_controll>
  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	200002b4 	.word	0x200002b4

08002854 <get_data>:
/* USER CODE BEGIN 1 */
//if there are not so much options no switch should be used because of performance
//the fifo mailbox[1] has to be included in this routing!!
//and maybe every transmit should be done with the function in main.c
static inline void get_data()
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
	if((fifo_write_ctr<fifo_read_ctr&&(flags_global_mc&WRITE_CTR_UNDER_READ_CTR)&&(!(flags_global_mc&FIRST_MOVE_IN_PROCESS)))||(fifo_write_ctr>fifo_read_ctr)){
 8002858:	4ba7      	ldr	r3, [pc, #668]	; (8002af8 <get_data+0x2a4>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4ba7      	ldr	r3, [pc, #668]	; (8002afc <get_data+0x2a8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d20b      	bcs.n	800287c <get_data+0x28>
 8002864:	4ba6      	ldr	r3, [pc, #664]	; (8002b00 <get_data+0x2ac>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <get_data+0x28>
 8002870:	4ba3      	ldr	r3, [pc, #652]	; (8002b00 <get_data+0x2ac>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d006      	beq.n	800288a <get_data+0x36>
 800287c:	4b9e      	ldr	r3, [pc, #632]	; (8002af8 <get_data+0x2a4>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	4b9e      	ldr	r3, [pc, #632]	; (8002afc <get_data+0x2a8>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	f240 8203 	bls.w	8002c90 <get_data+0x43c>

		switch(CAN1->sFIFOMailBox->RIR){	//look up identifier of mailbox
 800288a:	4b9e      	ldr	r3, [pc, #632]	; (8002b04 <get_data+0x2b0>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f1b3 6f08 	cmp.w	r3, #142606336	; 0x8800000
 8002892:	f000 80bd 	beq.w	8002a10 <get_data+0x1bc>
 8002896:	f1b3 6f08 	cmp.w	r3, #142606336	; 0x8800000
 800289a:	f200 8200 	bhi.w	8002c9e <get_data+0x44a>
 800289e:	f1b3 6ffc 	cmp.w	r3, #132120576	; 0x7e00000
 80028a2:	f000 814f 	beq.w	8002b44 <get_data+0x2f0>
 80028a6:	f1b3 6ffc 	cmp.w	r3, #132120576	; 0x7e00000
 80028aa:	f200 81f8 	bhi.w	8002c9e <get_data+0x44a>
 80028ae:	f1b3 6ff8 	cmp.w	r3, #130023424	; 0x7c00000
 80028b2:	f000 813a 	beq.w	8002b2a <get_data+0x2d6>
 80028b6:	f1b3 6ff8 	cmp.w	r3, #130023424	; 0x7c00000
 80028ba:	f200 81f0 	bhi.w	8002c9e <get_data+0x44a>
 80028be:	f1b3 6ff4 	cmp.w	r3, #127926272	; 0x7a00000
 80028c2:	f000 8125 	beq.w	8002b10 <get_data+0x2bc>
 80028c6:	f1b3 6ff4 	cmp.w	r3, #127926272	; 0x7a00000
 80028ca:	f200 81e8 	bhi.w	8002c9e <get_data+0x44a>
 80028ce:	f1b3 6ff0 	cmp.w	r3, #125829120	; 0x7800000
 80028d2:	f000 8104 	beq.w	8002ade <get_data+0x28a>
 80028d6:	f1b3 6ff0 	cmp.w	r3, #125829120	; 0x7800000
 80028da:	f200 81e0 	bhi.w	8002c9e <get_data+0x44a>
 80028de:	f1b3 6fe4 	cmp.w	r3, #119537664	; 0x7200000
 80028e2:	f000 8167 	beq.w	8002bb4 <get_data+0x360>
 80028e6:	f1b3 6fe4 	cmp.w	r3, #119537664	; 0x7200000
 80028ea:	f200 81d8 	bhi.w	8002c9e <get_data+0x44a>
 80028ee:	f1b3 6fcc 	cmp.w	r3, #106954752	; 0x6600000
 80028f2:	f000 81c0 	beq.w	8002c76 <get_data+0x422>
 80028f6:	f1b3 6fcc 	cmp.w	r3, #106954752	; 0x6600000
 80028fa:	f200 81d0 	bhi.w	8002c9e <get_data+0x44a>
 80028fe:	f1b3 6fc8 	cmp.w	r3, #104857600	; 0x6400000
 8002902:	f000 81ab 	beq.w	8002c5c <get_data+0x408>
 8002906:	f1b3 6fc8 	cmp.w	r3, #104857600	; 0x6400000
 800290a:	f200 81c8 	bhi.w	8002c9e <get_data+0x44a>
 800290e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8002912:	f000 8196 	beq.w	8002c42 <get_data+0x3ee>
 8002916:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800291a:	f200 81c0 	bhi.w	8002c9e <get_data+0x44a>
 800291e:	f1b3 6fa4 	cmp.w	r3, #85983232	; 0x5200000
 8002922:	f000 8181 	beq.w	8002c28 <get_data+0x3d4>
 8002926:	f1b3 6fa4 	cmp.w	r3, #85983232	; 0x5200000
 800292a:	f200 81b8 	bhi.w	8002c9e <get_data+0x44a>
 800292e:	f1b3 6f88 	cmp.w	r3, #71303168	; 0x4400000
 8002932:	f000 816c 	beq.w	8002c0e <get_data+0x3ba>
 8002936:	f1b3 6f88 	cmp.w	r3, #71303168	; 0x4400000
 800293a:	f200 81b0 	bhi.w	8002c9e <get_data+0x44a>
 800293e:	f1b3 6f84 	cmp.w	r3, #69206016	; 0x4200000
 8002942:	f000 8157 	beq.w	8002bf4 <get_data+0x3a0>
 8002946:	f1b3 6f84 	cmp.w	r3, #69206016	; 0x4200000
 800294a:	f200 81a8 	bhi.w	8002c9e <get_data+0x44a>
 800294e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002952:	f000 8142 	beq.w	8002bda <get_data+0x386>
 8002956:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800295a:	f200 81a0 	bhi.w	8002c9e <get_data+0x44a>
 800295e:	f1b3 7f60 	cmp.w	r3, #58720256	; 0x3800000
 8002962:	f000 8119 	beq.w	8002b98 <get_data+0x344>
 8002966:	f1b3 7f60 	cmp.w	r3, #58720256	; 0x3800000
 800296a:	f200 8198 	bhi.w	8002c9e <get_data+0x44a>
 800296e:	f1b3 7f58 	cmp.w	r3, #56623104	; 0x3600000
 8002972:	f000 8103 	beq.w	8002b7c <get_data+0x328>
 8002976:	f1b3 7f58 	cmp.w	r3, #56623104	; 0x3600000
 800297a:	f200 8190 	bhi.w	8002c9e <get_data+0x44a>
 800297e:	f1b3 7f50 	cmp.w	r3, #54525952	; 0x3400000
 8002982:	f000 80ec 	beq.w	8002b5e <get_data+0x30a>
 8002986:	f1b3 7f50 	cmp.w	r3, #54525952	; 0x3400000
 800298a:	f200 8188 	bhi.w	8002c9e <get_data+0x44a>
 800298e:	f1b3 7f48 	cmp.w	r3, #52428800	; 0x3200000
 8002992:	f000 8097 	beq.w	8002ac4 <get_data+0x270>
 8002996:	f1b3 7f48 	cmp.w	r3, #52428800	; 0x3200000
 800299a:	f200 8180 	bhi.w	8002c9e <get_data+0x44a>
 800299e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029a2:	f000 8082 	beq.w	8002aaa <get_data+0x256>
 80029a6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029aa:	f200 8178 	bhi.w	8002c9e <get_data+0x44a>
 80029ae:	f1b3 7f38 	cmp.w	r3, #48234496	; 0x2e00000
 80029b2:	d06d      	beq.n	8002a90 <get_data+0x23c>
 80029b4:	f1b3 7f38 	cmp.w	r3, #48234496	; 0x2e00000
 80029b8:	f200 8171 	bhi.w	8002c9e <get_data+0x44a>
 80029bc:	f1b3 7f30 	cmp.w	r3, #46137344	; 0x2c00000
 80029c0:	d059      	beq.n	8002a76 <get_data+0x222>
 80029c2:	f1b3 7f30 	cmp.w	r3, #46137344	; 0x2c00000
 80029c6:	f200 816a 	bhi.w	8002c9e <get_data+0x44a>
 80029ca:	f1b3 7f28 	cmp.w	r3, #44040192	; 0x2a00000
 80029ce:	d045      	beq.n	8002a5c <get_data+0x208>
 80029d0:	f1b3 7f28 	cmp.w	r3, #44040192	; 0x2a00000
 80029d4:	f200 8163 	bhi.w	8002c9e <get_data+0x44a>
 80029d8:	f1b3 7f20 	cmp.w	r3, #41943040	; 0x2800000
 80029dc:	d031      	beq.n	8002a42 <get_data+0x1ee>
 80029de:	f1b3 7f20 	cmp.w	r3, #41943040	; 0x2800000
 80029e2:	f200 815c 	bhi.w	8002c9e <get_data+0x44a>
 80029e6:	f1b3 7fd0 	cmp.w	r3, #27262976	; 0x1a00000
 80029ea:	d027      	beq.n	8002a3c <get_data+0x1e8>
 80029ec:	f1b3 7fd0 	cmp.w	r3, #27262976	; 0x1a00000
 80029f0:	f200 8155 	bhi.w	8002c9e <get_data+0x44a>
 80029f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029f8:	d01d      	beq.n	8002a36 <get_data+0x1e2>
 80029fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029fe:	f200 814e 	bhi.w	8002c9e <get_data+0x44a>
 8002a02:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8002a06:	d010      	beq.n	8002a2a <get_data+0x1d6>
 8002a08:	f1b3 7fb0 	cmp.w	r3, #23068672	; 0x1600000
 8002a0c:	d010      	beq.n	8002a30 <get_data+0x1dc>
								CAN1->RF0R|=CAN_RF0R_RFOM0;
								return;
			case CAN_ID_MEASURE_ACTUAL_TOOL: commands|=MEASURE_ACTUAL_TOOL_FLAG;
								CAN1->RF0R|=CAN_RF0R_RFOM0;
								return;
			default:				return;
 8002a0e:	e146      	b.n	8002c9e <get_data+0x44a>
				CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002a10:	4b3d      	ldr	r3, [pc, #244]	; (8002b08 <get_data+0x2b4>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	4a3c      	ldr	r2, [pc, #240]	; (8002b08 <get_data+0x2b4>)
 8002a16:	f043 0320 	orr.w	r3, r3, #32
 8002a1a:	60d3      	str	r3, [r2, #12]
				commands |= RESET_MICROCONTROLLER;
 8002a1c:	4b3b      	ldr	r3, [pc, #236]	; (8002b0c <get_data+0x2b8>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a24:	4a39      	ldr	r2, [pc, #228]	; (8002b0c <get_data+0x2b8>)
 8002a26:	6013      	str	r3, [r2, #0]
				return;
 8002a28:	e13a      	b.n	8002ca0 <get_data+0x44c>
			case MC_DATA_PART_1_ID:	handle_mc_data_part_1();
 8002a2a:	f000 f945 	bl	8002cb8 <handle_mc_data_part_1>
									return;
 8002a2e:	e137      	b.n	8002ca0 <get_data+0x44c>
			case MC_DATA_PART_2_ID:	handle_mc_data_part_2();
 8002a30:	f000 f96a 	bl	8002d08 <handle_mc_data_part_2>
									return;
 8002a34:	e134      	b.n	8002ca0 <get_data+0x44c>
									handle_mc_data_part_3();
 8002a36:	f000 f991 	bl	8002d5c <handle_mc_data_part_3>
									return;
 8002a3a:	e131      	b.n	8002ca0 <get_data+0x44c>
									handle_mc_data_part_4();
 8002a3c:	f000 f9b6 	bl	8002dac <handle_mc_data_part_4>
									return;
 8002a40:	e12e      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_X_POS: commands|=MOVE_X_POSITIVE;
 8002a42:	4b32      	ldr	r3, [pc, #200]	; (8002b0c <get_data+0x2b8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f043 0320 	orr.w	r3, r3, #32
 8002a4a:	4a30      	ldr	r2, [pc, #192]	; (8002b0c <get_data+0x2b8>)
 8002a4c:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002a4e:	4b2e      	ldr	r3, [pc, #184]	; (8002b08 <get_data+0x2b4>)
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	4a2d      	ldr	r2, [pc, #180]	; (8002b08 <get_data+0x2b4>)
 8002a54:	f043 0320 	orr.w	r3, r3, #32
 8002a58:	60d3      	str	r3, [r2, #12]
						return;
 8002a5a:	e121      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_X_NEG: commands|=MOVE_X_NEGATIVE;
 8002a5c:	4b2b      	ldr	r3, [pc, #172]	; (8002b0c <get_data+0x2b8>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a64:	4a29      	ldr	r2, [pc, #164]	; (8002b0c <get_data+0x2b8>)
 8002a66:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002a68:	4b27      	ldr	r3, [pc, #156]	; (8002b08 <get_data+0x2b4>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4a26      	ldr	r2, [pc, #152]	; (8002b08 <get_data+0x2b4>)
 8002a6e:	f043 0320 	orr.w	r3, r3, #32
 8002a72:	60d3      	str	r3, [r2, #12]
						return;
 8002a74:	e114      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_Y_POS: commands|=MOVE_Y_POSITIVE;
 8002a76:	4b25      	ldr	r3, [pc, #148]	; (8002b0c <get_data+0x2b8>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a7e:	4a23      	ldr	r2, [pc, #140]	; (8002b0c <get_data+0x2b8>)
 8002a80:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002a82:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <get_data+0x2b4>)
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	4a20      	ldr	r2, [pc, #128]	; (8002b08 <get_data+0x2b4>)
 8002a88:	f043 0320 	orr.w	r3, r3, #32
 8002a8c:	60d3      	str	r3, [r2, #12]
						return;
 8002a8e:	e107      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_Y_NEG: commands|=MOVE_Y_NEGATIVE;
 8002a90:	4b1e      	ldr	r3, [pc, #120]	; (8002b0c <get_data+0x2b8>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a98:	4a1c      	ldr	r2, [pc, #112]	; (8002b0c <get_data+0x2b8>)
 8002a9a:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002a9c:	4b1a      	ldr	r3, [pc, #104]	; (8002b08 <get_data+0x2b4>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	4a19      	ldr	r2, [pc, #100]	; (8002b08 <get_data+0x2b4>)
 8002aa2:	f043 0320 	orr.w	r3, r3, #32
 8002aa6:	60d3      	str	r3, [r2, #12]
						return;
 8002aa8:	e0fa      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_Z_POS: commands|=MOVE_Z_POSITIVE;
 8002aaa:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <get_data+0x2b8>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ab2:	4a16      	ldr	r2, [pc, #88]	; (8002b0c <get_data+0x2b8>)
 8002ab4:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002ab6:	4b14      	ldr	r3, [pc, #80]	; (8002b08 <get_data+0x2b4>)
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	4a13      	ldr	r2, [pc, #76]	; (8002b08 <get_data+0x2b4>)
 8002abc:	f043 0320 	orr.w	r3, r3, #32
 8002ac0:	60d3      	str	r3, [r2, #12]
						return;
 8002ac2:	e0ed      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_Z_NEG: commands|=MOVE_Z_NEGATIVE;
 8002ac4:	4b11      	ldr	r3, [pc, #68]	; (8002b0c <get_data+0x2b8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002acc:	4a0f      	ldr	r2, [pc, #60]	; (8002b0c <get_data+0x2b8>)
 8002ace:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002ad0:	4b0d      	ldr	r3, [pc, #52]	; (8002b08 <get_data+0x2b4>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	4a0c      	ldr	r2, [pc, #48]	; (8002b08 <get_data+0x2b4>)
 8002ad6:	f043 0320 	orr.w	r3, r3, #32
 8002ada:	60d3      	str	r3, [r2, #12]
						return;
 8002adc:	e0e0      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_B_POS: commands|=MOVE_B_POSITIVE;
 8002ade:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <get_data+0x2b8>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ae6:	4a09      	ldr	r2, [pc, #36]	; (8002b0c <get_data+0x2b8>)
 8002ae8:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002aea:	4b07      	ldr	r3, [pc, #28]	; (8002b08 <get_data+0x2b4>)
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	4a06      	ldr	r2, [pc, #24]	; (8002b08 <get_data+0x2b4>)
 8002af0:	f043 0320 	orr.w	r3, r3, #32
 8002af4:	60d3      	str	r3, [r2, #12]
						return;
 8002af6:	e0d3      	b.n	8002ca0 <get_data+0x44c>
 8002af8:	20017a14 	.word	0x20017a14
 8002afc:	20000000 	.word	0x20000000
 8002b00:	20017a44 	.word	0x20017a44
 8002b04:	400065b0 	.word	0x400065b0
 8002b08:	40006400 	.word	0x40006400
 8002b0c:	20017a48 	.word	0x20017a48
			case CAN_ID_MOVE_B_NEG: commands|=MOVE_B_NEGATIVE;
 8002b10:	4b64      	ldr	r3, [pc, #400]	; (8002ca4 <get_data+0x450>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b18:	4a62      	ldr	r2, [pc, #392]	; (8002ca4 <get_data+0x450>)
 8002b1a:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002b1c:	4b62      	ldr	r3, [pc, #392]	; (8002ca8 <get_data+0x454>)
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	4a61      	ldr	r2, [pc, #388]	; (8002ca8 <get_data+0x454>)
 8002b22:	f043 0320 	orr.w	r3, r3, #32
 8002b26:	60d3      	str	r3, [r2, #12]
						return;
 8002b28:	e0ba      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_C_POS: commands|=MOVE_C_POSITIVE;
 8002b2a:	4b5e      	ldr	r3, [pc, #376]	; (8002ca4 <get_data+0x450>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b32:	4a5c      	ldr	r2, [pc, #368]	; (8002ca4 <get_data+0x450>)
 8002b34:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002b36:	4b5c      	ldr	r3, [pc, #368]	; (8002ca8 <get_data+0x454>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	4a5b      	ldr	r2, [pc, #364]	; (8002ca8 <get_data+0x454>)
 8002b3c:	f043 0320 	orr.w	r3, r3, #32
 8002b40:	60d3      	str	r3, [r2, #12]
						return;
 8002b42:	e0ad      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_C_NEG: commands|=MOVE_C_NEGATIVE;
 8002b44:	4b57      	ldr	r3, [pc, #348]	; (8002ca4 <get_data+0x450>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b4c:	4a55      	ldr	r2, [pc, #340]	; (8002ca4 <get_data+0x450>)
 8002b4e:	6013      	str	r3, [r2, #0]
						CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002b50:	4b55      	ldr	r3, [pc, #340]	; (8002ca8 <get_data+0x454>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	4a54      	ldr	r2, [pc, #336]	; (8002ca8 <get_data+0x454>)
 8002b56:	f043 0320 	orr.w	r3, r3, #32
 8002b5a:	60d3      	str	r3, [r2, #12]
						return;
 8002b5c:	e0a0      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_SPEED_1: 	timer_speed=SPEED_1;
 8002b5e:	4b53      	ldr	r3, [pc, #332]	; (8002cac <get_data+0x458>)
 8002b60:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002b64:	801a      	strh	r2, [r3, #0]
										increment=INCREMENT_1;
 8002b66:	4b52      	ldr	r3, [pc, #328]	; (8002cb0 <get_data+0x45c>)
 8002b68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b6c:	601a      	str	r2, [r3, #0]
							CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002b6e:	4b4e      	ldr	r3, [pc, #312]	; (8002ca8 <get_data+0x454>)
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	4a4d      	ldr	r2, [pc, #308]	; (8002ca8 <get_data+0x454>)
 8002b74:	f043 0320 	orr.w	r3, r3, #32
 8002b78:	60d3      	str	r3, [r2, #12]
							return;
 8002b7a:	e091      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_SPEED_2: 	timer_speed=SPEED_2;
 8002b7c:	4b4b      	ldr	r3, [pc, #300]	; (8002cac <get_data+0x458>)
 8002b7e:	f643 2298 	movw	r2, #15000	; 0x3a98
 8002b82:	801a      	strh	r2, [r3, #0]
										increment=INCREMENT_2;
 8002b84:	4b4a      	ldr	r3, [pc, #296]	; (8002cb0 <get_data+0x45c>)
 8002b86:	2264      	movs	r2, #100	; 0x64
 8002b88:	601a      	str	r2, [r3, #0]
							CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002b8a:	4b47      	ldr	r3, [pc, #284]	; (8002ca8 <get_data+0x454>)
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	4a46      	ldr	r2, [pc, #280]	; (8002ca8 <get_data+0x454>)
 8002b90:	f043 0320 	orr.w	r3, r3, #32
 8002b94:	60d3      	str	r3, [r2, #12]
							return;
 8002b96:	e083      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MOVE_SPEED_3: 	timer_speed=SPEED_3;
 8002b98:	4b44      	ldr	r3, [pc, #272]	; (8002cac <get_data+0x458>)
 8002b9a:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002b9e:	801a      	strh	r2, [r3, #0]
										increment=INCREMENT_3;
 8002ba0:	4b43      	ldr	r3, [pc, #268]	; (8002cb0 <get_data+0x45c>)
 8002ba2:	2214      	movs	r2, #20
 8002ba4:	601a      	str	r2, [r3, #0]
							CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002ba6:	4b40      	ldr	r3, [pc, #256]	; (8002ca8 <get_data+0x454>)
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	4a3f      	ldr	r2, [pc, #252]	; (8002ca8 <get_data+0x454>)
 8002bac:	f043 0320 	orr.w	r3, r3, #32
 8002bb0:	60d3      	str	r3, [r2, #12]
							return;
 8002bb2:	e075      	b.n	8002ca0 <get_data+0x44c>
							if(!(flags_global_mc&PROGRAM_RUNNING))
 8002bb4:	4b3f      	ldr	r3, [pc, #252]	; (8002cb4 <get_data+0x460>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d105      	bne.n	8002bcc <get_data+0x378>
								commands|=START_PROGRAM;
 8002bc0:	4b38      	ldr	r3, [pc, #224]	; (8002ca4 <get_data+0x450>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bc8:	4a36      	ldr	r2, [pc, #216]	; (8002ca4 <get_data+0x450>)
 8002bca:	6013      	str	r3, [r2, #0]
							CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002bcc:	4b36      	ldr	r3, [pc, #216]	; (8002ca8 <get_data+0x454>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	4a35      	ldr	r2, [pc, #212]	; (8002ca8 <get_data+0x454>)
 8002bd2:	f043 0320 	orr.w	r3, r3, #32
 8002bd6:	60d3      	str	r3, [r2, #12]
							return;
 8002bd8:	e062      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_GET_X_POSITION_REQUEST: 	commands|=X_POSITION_REQUEST_FLAG;
 8002bda:	4b32      	ldr	r3, [pc, #200]	; (8002ca4 <get_data+0x450>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f043 0301 	orr.w	r3, r3, #1
 8002be2:	4a30      	ldr	r2, [pc, #192]	; (8002ca4 <get_data+0x450>)
 8002be4:	6013      	str	r3, [r2, #0]
								CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002be6:	4b30      	ldr	r3, [pc, #192]	; (8002ca8 <get_data+0x454>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	4a2f      	ldr	r2, [pc, #188]	; (8002ca8 <get_data+0x454>)
 8002bec:	f043 0320 	orr.w	r3, r3, #32
 8002bf0:	60d3      	str	r3, [r2, #12]
								return;
 8002bf2:	e055      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_GET_Y_POSITION_REQUEST: 	commands|=Y_POSITION_REQUEST_FLAG;
 8002bf4:	4b2b      	ldr	r3, [pc, #172]	; (8002ca4 <get_data+0x450>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f043 0302 	orr.w	r3, r3, #2
 8002bfc:	4a29      	ldr	r2, [pc, #164]	; (8002ca4 <get_data+0x450>)
 8002bfe:	6013      	str	r3, [r2, #0]
								CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002c00:	4b29      	ldr	r3, [pc, #164]	; (8002ca8 <get_data+0x454>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	4a28      	ldr	r2, [pc, #160]	; (8002ca8 <get_data+0x454>)
 8002c06:	f043 0320 	orr.w	r3, r3, #32
 8002c0a:	60d3      	str	r3, [r2, #12]
								return;
 8002c0c:	e048      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_GET_Z_POSITION_REQUEST: 	commands|=Z_POSITION_REQUEST_FLAG;
 8002c0e:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <get_data+0x450>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f043 0304 	orr.w	r3, r3, #4
 8002c16:	4a23      	ldr	r2, [pc, #140]	; (8002ca4 <get_data+0x450>)
 8002c18:	6013      	str	r3, [r2, #0]
								CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002c1a:	4b23      	ldr	r3, [pc, #140]	; (8002ca8 <get_data+0x454>)
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	4a22      	ldr	r2, [pc, #136]	; (8002ca8 <get_data+0x454>)
 8002c20:	f043 0320 	orr.w	r3, r3, #32
 8002c24:	60d3      	str	r3, [r2, #12]
								return;
 8002c26:	e03b      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_GO_TO_MACHINE_ZERO:	commands|=GO_TO_HOME;
 8002c28:	4b1e      	ldr	r3, [pc, #120]	; (8002ca4 <get_data+0x450>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f043 0308 	orr.w	r3, r3, #8
 8002c30:	4a1c      	ldr	r2, [pc, #112]	; (8002ca4 <get_data+0x450>)
 8002c32:	6013      	str	r3, [r2, #0]
								CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002c34:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <get_data+0x454>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	4a1b      	ldr	r2, [pc, #108]	; (8002ca8 <get_data+0x454>)
 8002c3a:	f043 0320 	orr.w	r3, r3, #32
 8002c3e:	60d3      	str	r3, [r2, #12]
								return;
 8002c40:	e02e      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_HOMING_CYCLE:		commands|=HOMING_CYCLE_FLAG;
 8002c42:	4b18      	ldr	r3, [pc, #96]	; (8002ca4 <get_data+0x450>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f043 0310 	orr.w	r3, r3, #16
 8002c4a:	4a16      	ldr	r2, [pc, #88]	; (8002ca4 <get_data+0x450>)
 8002c4c:	6013      	str	r3, [r2, #0]
								CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002c4e:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <get_data+0x454>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	4a15      	ldr	r2, [pc, #84]	; (8002ca8 <get_data+0x454>)
 8002c54:	f043 0320 	orr.w	r3, r3, #32
 8002c58:	60d3      	str	r3, [r2, #12]
								return;
 8002c5a:	e021      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MEASURE_WCS_TOOL: commands|=MEASURE_WCS_TOOL_FLAG;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <get_data+0x450>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c64:	4a0f      	ldr	r2, [pc, #60]	; (8002ca4 <get_data+0x450>)
 8002c66:	6013      	str	r3, [r2, #0]
								CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002c68:	4b0f      	ldr	r3, [pc, #60]	; (8002ca8 <get_data+0x454>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4a0e      	ldr	r2, [pc, #56]	; (8002ca8 <get_data+0x454>)
 8002c6e:	f043 0320 	orr.w	r3, r3, #32
 8002c72:	60d3      	str	r3, [r2, #12]
								return;
 8002c74:	e014      	b.n	8002ca0 <get_data+0x44c>
			case CAN_ID_MEASURE_ACTUAL_TOOL: commands|=MEASURE_ACTUAL_TOOL_FLAG;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	; (8002ca4 <get_data+0x450>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002c7e:	4a09      	ldr	r2, [pc, #36]	; (8002ca4 <get_data+0x450>)
 8002c80:	6013      	str	r3, [r2, #0]
								CAN1->RF0R|=CAN_RF0R_RFOM0;
 8002c82:	4b09      	ldr	r3, [pc, #36]	; (8002ca8 <get_data+0x454>)
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	4a08      	ldr	r2, [pc, #32]	; (8002ca8 <get_data+0x454>)
 8002c88:	f043 0320 	orr.w	r3, r3, #32
 8002c8c:	60d3      	str	r3, [r2, #12]
								return;
 8002c8e:	e007      	b.n	8002ca0 <get_data+0x44c>
		}
	}
	else{
		//thats impossible allmost
		flags_global_mc|=BUFFER_NOT_EMPTY;
 8002c90:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <get_data+0x460>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c98:	4a06      	ldr	r2, [pc, #24]	; (8002cb4 <get_data+0x460>)
 8002c9a:	6013      	str	r3, [r2, #0]
		//flags|=BUFFER_FULL;
		//put_data_into_emergency_buffer();
	}
	return;
 8002c9c:	e000      	b.n	8002ca0 <get_data+0x44c>
			default:				return;
 8002c9e:	bf00      	nop
}
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20017a48 	.word	0x20017a48
 8002ca8:	40006400 	.word	0x40006400
 8002cac:	20000004 	.word	0x20000004
 8002cb0:	20000008 	.word	0x20000008
 8002cb4:	20017a44 	.word	0x20017a44

08002cb8 <handle_mc_data_part_1>:

static inline void handle_mc_data_part_1()
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
	fifo_buffer[fifo_write_ctr].x_coordinate=CAN1->sFIFOMailBox->RDLR;	//read low word of can fifo buffer
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <handle_mc_data_part_1+0x40>)
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	4b0e      	ldr	r3, [pc, #56]	; (8002cfc <handle_mc_data_part_1+0x44>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	4a0e      	ldr	r2, [pc, #56]	; (8002d00 <handle_mc_data_part_1+0x48>)
 8002cc8:	015b      	lsls	r3, r3, #5
 8002cca:	4413      	add	r3, r2
 8002ccc:	6019      	str	r1, [r3, #0]
	fifo_buffer[fifo_write_ctr].y_coordinate=CAN1->sFIFOMailBox->RDHR;	//read high word of can fifo buffer
 8002cce:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <handle_mc_data_part_1+0x40>)
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <handle_mc_data_part_1+0x44>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4a09      	ldr	r2, [pc, #36]	; (8002d00 <handle_mc_data_part_1+0x48>)
 8002cda:	015b      	lsls	r3, r3, #5
 8002cdc:	4413      	add	r3, r2
 8002cde:	3304      	adds	r3, #4
 8002ce0:	6019      	str	r1, [r3, #0]
	CAN1->RF0R|=CAN_RF0R_RFOM0; 	//acknowlege that message box was empitied;
 8002ce2:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <handle_mc_data_part_1+0x4c>)
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	4a07      	ldr	r2, [pc, #28]	; (8002d04 <handle_mc_data_part_1+0x4c>)
 8002ce8:	f043 0320 	orr.w	r3, r3, #32
 8002cec:	60d3      	str	r3, [r2, #12]
	return;
 8002cee:	bf00      	nop
}
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	400065b0 	.word	0x400065b0
 8002cfc:	20017a14 	.word	0x20017a14
 8002d00:	20000314 	.word	0x20000314
 8002d04:	40006400 	.word	0x40006400

08002d08 <handle_mc_data_part_2>:

static inline void handle_mc_data_part_2()
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
	fifo_buffer[fifo_write_ctr].z_coordinate=CAN1->sFIFOMailBox->RDLR;	//read low word of can fifo buffer
 8002d0c:	4b0f      	ldr	r3, [pc, #60]	; (8002d4c <handle_mc_data_part_2+0x44>)
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <handle_mc_data_part_2+0x48>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4611      	mov	r1, r2
 8002d16:	4a0f      	ldr	r2, [pc, #60]	; (8002d54 <handle_mc_data_part_2+0x4c>)
 8002d18:	015b      	lsls	r3, r3, #5
 8002d1a:	4413      	add	r3, r2
 8002d1c:	3308      	adds	r3, #8
 8002d1e:	6019      	str	r1, [r3, #0]
	fifo_buffer[fifo_write_ctr].B_axis=CAN1->sFIFOMailBox->RDHR;	//read high word of can fifo buffer
 8002d20:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <handle_mc_data_part_2+0x44>)
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <handle_mc_data_part_2+0x48>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4611      	mov	r1, r2
 8002d2a:	4a0a      	ldr	r2, [pc, #40]	; (8002d54 <handle_mc_data_part_2+0x4c>)
 8002d2c:	015b      	lsls	r3, r3, #5
 8002d2e:	4413      	add	r3, r2
 8002d30:	330c      	adds	r3, #12
 8002d32:	6019      	str	r1, [r3, #0]
	CAN1->RF0R|=CAN_RF0R_RFOM0; 	//acknowlege that message box was empitied;
 8002d34:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <handle_mc_data_part_2+0x50>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4a07      	ldr	r2, [pc, #28]	; (8002d58 <handle_mc_data_part_2+0x50>)
 8002d3a:	f043 0320 	orr.w	r3, r3, #32
 8002d3e:	60d3      	str	r3, [r2, #12]
	return;
 8002d40:	bf00      	nop
}
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	400065b0 	.word	0x400065b0
 8002d50:	20017a14 	.word	0x20017a14
 8002d54:	20000314 	.word	0x20000314
 8002d58:	40006400 	.word	0x40006400

08002d5c <handle_mc_data_part_3>:

static inline void handle_mc_data_part_3()
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
	fifo_buffer[fifo_write_ctr].C_axis=CAN1->sFIFOMailBox->RDLR;	//read low word of can fifo buffer
 8002d60:	4b0e      	ldr	r3, [pc, #56]	; (8002d9c <handle_mc_data_part_3+0x40>)
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	4b0e      	ldr	r3, [pc, #56]	; (8002da0 <handle_mc_data_part_3+0x44>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4611      	mov	r1, r2
 8002d6a:	4a0e      	ldr	r2, [pc, #56]	; (8002da4 <handle_mc_data_part_3+0x48>)
 8002d6c:	015b      	lsls	r3, r3, #5
 8002d6e:	4413      	add	r3, r2
 8002d70:	3310      	adds	r3, #16
 8002d72:	6019      	str	r1, [r3, #0]
	fifo_buffer[fifo_write_ctr].feedrate=CAN1->sFIFOMailBox->RDHR;	//read high word of can fifo buffer
 8002d74:	4a09      	ldr	r2, [pc, #36]	; (8002d9c <handle_mc_data_part_3+0x40>)
 8002d76:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <handle_mc_data_part_3+0x44>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68d2      	ldr	r2, [r2, #12]
 8002d7c:	4909      	ldr	r1, [pc, #36]	; (8002da4 <handle_mc_data_part_3+0x48>)
 8002d7e:	015b      	lsls	r3, r3, #5
 8002d80:	440b      	add	r3, r1
 8002d82:	3314      	adds	r3, #20
 8002d84:	601a      	str	r2, [r3, #0]
	CAN1->RF0R|=CAN_RF0R_RFOM0; 	//acknowlege that message box was empitied;
 8002d86:	4b08      	ldr	r3, [pc, #32]	; (8002da8 <handle_mc_data_part_3+0x4c>)
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	4a07      	ldr	r2, [pc, #28]	; (8002da8 <handle_mc_data_part_3+0x4c>)
 8002d8c:	f043 0320 	orr.w	r3, r3, #32
 8002d90:	60d3      	str	r3, [r2, #12]
	return;
 8002d92:	bf00      	nop
}
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	400065b0 	.word	0x400065b0
 8002da0:	20017a14 	.word	0x20017a14
 8002da4:	20000314 	.word	0x20000314
 8002da8:	40006400 	.word	0x40006400

08002dac <handle_mc_data_part_4>:

static inline void handle_mc_data_part_4()
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
	fifo_buffer[fifo_write_ctr].flags=CAN1->sFIFOMailBox->RDLR;	//read low word of can fifo buffer
 8002db0:	4a2c      	ldr	r2, [pc, #176]	; (8002e64 <handle_mc_data_part_4+0xb8>)
 8002db2:	4b2d      	ldr	r3, [pc, #180]	; (8002e68 <handle_mc_data_part_4+0xbc>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6892      	ldr	r2, [r2, #8]
 8002db8:	492c      	ldr	r1, [pc, #176]	; (8002e6c <handle_mc_data_part_4+0xc0>)
 8002dba:	015b      	lsls	r3, r3, #5
 8002dbc:	440b      	add	r3, r1
 8002dbe:	3318      	adds	r3, #24
 8002dc0:	601a      	str	r2, [r3, #0]
	fifo_buffer[fifo_write_ctr].gcode_line=CAN1->sFIFOMailBox->RDHR;	//read high word of can fifo buffer
 8002dc2:	4a28      	ldr	r2, [pc, #160]	; (8002e64 <handle_mc_data_part_4+0xb8>)
 8002dc4:	4b28      	ldr	r3, [pc, #160]	; (8002e68 <handle_mc_data_part_4+0xbc>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68d2      	ldr	r2, [r2, #12]
 8002dca:	4928      	ldr	r1, [pc, #160]	; (8002e6c <handle_mc_data_part_4+0xc0>)
 8002dcc:	015b      	lsls	r3, r3, #5
 8002dce:	440b      	add	r3, r1
 8002dd0:	331c      	adds	r3, #28
 8002dd2:	601a      	str	r2, [r3, #0]
	CAN1->RF0R|=CAN_RF0R_RFOM0; 	//acknowlege that message box was empitied;
 8002dd4:	4b26      	ldr	r3, [pc, #152]	; (8002e70 <handle_mc_data_part_4+0xc4>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	4a25      	ldr	r2, [pc, #148]	; (8002e70 <handle_mc_data_part_4+0xc4>)
 8002dda:	f043 0320 	orr.w	r3, r3, #32
 8002dde:	60d3      	str	r3, [r2, #12]
	if(++fifo_write_ctr>=FIFO_BUFFER_SIZE){
 8002de0:	4b21      	ldr	r3, [pc, #132]	; (8002e68 <handle_mc_data_part_4+0xbc>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	3301      	adds	r3, #1
 8002de6:	4a20      	ldr	r2, [pc, #128]	; (8002e68 <handle_mc_data_part_4+0xbc>)
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d918      	bls.n	8002e24 <handle_mc_data_part_4+0x78>
		if(fifo_read_ctr>0){
 8002df2:	4b20      	ldr	r3, [pc, #128]	; (8002e74 <handle_mc_data_part_4+0xc8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d008      	beq.n	8002e0c <handle_mc_data_part_4+0x60>
			fifo_write_ctr=0;
 8002dfa:	4b1b      	ldr	r3, [pc, #108]	; (8002e68 <handle_mc_data_part_4+0xbc>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]
			//this has to be cleared when the fifo_read_ctr goes to 0
			flags_global_mc|=WRITE_CTR_UNDER_READ_CTR;
 8002e00:	4b1d      	ldr	r3, [pc, #116]	; (8002e78 <handle_mc_data_part_4+0xcc>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e08:	4a1b      	ldr	r2, [pc, #108]	; (8002e78 <handle_mc_data_part_4+0xcc>)
 8002e0a:	6013      	str	r3, [r2, #0]
		}
		if(flags_global_mc&FIRST_MOVE){
 8002e0c:	4b1a      	ldr	r3, [pc, #104]	; (8002e78 <handle_mc_data_part_4+0xcc>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <handle_mc_data_part_4+0x78>
			flags_global_mc|=BUFFER_FULL;
 8002e18:	4b17      	ldr	r3, [pc, #92]	; (8002e78 <handle_mc_data_part_4+0xcc>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e20:	4a15      	ldr	r2, [pc, #84]	; (8002e78 <handle_mc_data_part_4+0xcc>)
 8002e22:	6013      	str	r3, [r2, #0]
			//flags&=~FIRST_MOVE;
		}

		//stop_receiving_data();
	}
	if((flags_global_mc&FIRST_MOVE)&&(fifo_write_ctr!=0)){
 8002e24:	4b14      	ldr	r3, [pc, #80]	; (8002e78 <handle_mc_data_part_4+0xcc>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d016      	beq.n	8002e5e <handle_mc_data_part_4+0xb2>
 8002e30:	4b0d      	ldr	r3, [pc, #52]	; (8002e68 <handle_mc_data_part_4+0xbc>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d012      	beq.n	8002e5e <handle_mc_data_part_4+0xb2>
		if(!(fifo_write_ctr%100)){	//this 100 should be named frame_size
 8002e38:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <handle_mc_data_part_4+0xbc>)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <handle_mc_data_part_4+0xd0>)
 8002e3e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e42:	095b      	lsrs	r3, r3, #5
 8002e44:	2164      	movs	r1, #100	; 0x64
 8002e46:	fb01 f303 	mul.w	r3, r1, r3
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d106      	bne.n	8002e5e <handle_mc_data_part_4+0xb2>
			request_receiving_data();
 8002e50:	f000 f85c 	bl	8002f0c <request_receiving_data>
			debug_ctr++;
 8002e54:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <handle_mc_data_part_4+0xd4>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	3301      	adds	r3, #1
 8002e5a:	4a09      	ldr	r2, [pc, #36]	; (8002e80 <handle_mc_data_part_4+0xd4>)
 8002e5c:	6013      	str	r3, [r2, #0]
		}
	}
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	400065b0 	.word	0x400065b0
 8002e68:	20017a14 	.word	0x20017a14
 8002e6c:	20000314 	.word	0x20000314
 8002e70:	40006400 	.word	0x40006400
 8002e74:	20000000 	.word	0x20000000
 8002e78:	20017a44 	.word	0x20017a44
 8002e7c:	51eb851f 	.word	0x51eb851f
 8002e80:	20017aa8 	.word	0x20017aa8

08002e84 <store_data>:
	  //request_receiving_data();
	  return;
}
*/
static inline void store_data()
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
	if(flags_global_mc&DATA_SET_PENDING)	//if a complete set xyz and gcode_line_nr was not aqured do not store a new one
 8002e88:	4b13      	ldr	r3, [pc, #76]	; (8002ed8 <store_data+0x54>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	db1e      	blt.n	8002ece <store_data+0x4a>
		return;

	//there could also be a time_stamp,
	//the gcode_line_nr should be also included

	x_data.step_count=x_standpoint;
 8002e90:	4b12      	ldr	r3, [pc, #72]	; (8002edc <store_data+0x58>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a12      	ldr	r2, [pc, #72]	; (8002ee0 <store_data+0x5c>)
 8002e96:	6013      	str	r3, [r2, #0]
	y_data.step_count=y_standpoint;
 8002e98:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <store_data+0x60>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a12      	ldr	r2, [pc, #72]	; (8002ee8 <store_data+0x64>)
 8002e9e:	6013      	str	r3, [r2, #0]
	z_data.step_count=z_standpoint;
 8002ea0:	4b12      	ldr	r3, [pc, #72]	; (8002eec <store_data+0x68>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a12      	ldr	r2, [pc, #72]	; (8002ef0 <store_data+0x6c>)
 8002ea6:	6013      	str	r3, [r2, #0]
	b_data.step_count=b_standpoint;
 8002ea8:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <store_data+0x70>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a12      	ldr	r2, [pc, #72]	; (8002ef8 <store_data+0x74>)
 8002eae:	6013      	str	r3, [r2, #0]
	c_data.step_count=c_standpoint;
 8002eb0:	4b12      	ldr	r3, [pc, #72]	; (8002efc <store_data+0x78>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a12      	ldr	r2, [pc, #72]	; (8002f00 <store_data+0x7c>)
 8002eb6:	6013      	str	r3, [r2, #0]
	n_line_data=gcode_line_number;
 8002eb8:	4b12      	ldr	r3, [pc, #72]	; (8002f04 <store_data+0x80>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a12      	ldr	r2, [pc, #72]	; (8002f08 <store_data+0x84>)
 8002ebe:	6013      	str	r3, [r2, #0]

	//x_data.glass_scale_count=TIM2->CNT;
	flags_global_mc|=DATA_SET_PENDING;
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <store_data+0x54>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ec8:	4a03      	ldr	r2, [pc, #12]	; (8002ed8 <store_data+0x54>)
 8002eca:	6013      	str	r3, [r2, #0]

	return;
 8002ecc:	e000      	b.n	8002ed0 <store_data+0x4c>
		return;
 8002ece:	bf00      	nop
}
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	20017a44 	.word	0x20017a44
 8002edc:	20017a78 	.word	0x20017a78
 8002ee0:	20017a18 	.word	0x20017a18
 8002ee4:	20017a7c 	.word	0x20017a7c
 8002ee8:	20017a20 	.word	0x20017a20
 8002eec:	20017a80 	.word	0x20017a80
 8002ef0:	20017a28 	.word	0x20017a28
 8002ef4:	20017a84 	.word	0x20017a84
 8002ef8:	20017a30 	.word	0x20017a30
 8002efc:	20017a88 	.word	0x20017a88
 8002f00:	20017a38 	.word	0x20017a38
 8002f04:	20017a8c 	.word	0x20017a8c
 8002f08:	20017a40 	.word	0x20017a40

08002f0c <request_receiving_data>:
		}
	}
}

void request_receiving_data()
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
	  }
	  */



	  CAN1->sTxMailBox[0].TDTR=0;
 8002f10:	4b0c      	ldr	r3, [pc, #48]	; (8002f44 <request_receiving_data+0x38>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	  CAN1->sTxMailBox[0].TIR=0;
 8002f18:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <request_receiving_data+0x38>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	  CAN1->sTxMailBox[0].TIR=CONTINUE_RECEIVING_DATA_IDENTIFIER;
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <request_receiving_data+0x38>)
 8002f22:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002f26:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	  CAN1->sTxMailBox[0].TIR|=CAN_TI0R_TXRQ;
 8002f2a:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <request_receiving_data+0x38>)
 8002f2c:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8002f30:	4a04      	ldr	r2, [pc, #16]	; (8002f44 <request_receiving_data+0x38>)
 8002f32:	f043 0301 	orr.w	r3, r3, #1
 8002f36:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
	  return;
 8002f3a:	bf00      	nop
}
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	40006400 	.word	0x40006400

08002f48 <update_standpoint_x>:

//maybe all the is motordirections could be made a seperate
static inline void update_standpoint_x()
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
		if(X_AXIS_POSITIV)
 8002f4c:	4b09      	ldr	r3, [pc, #36]	; (8002f74 <update_standpoint_x+0x2c>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d005      	beq.n	8002f60 <update_standpoint_x+0x18>
			x_standpoint++;
 8002f54:	4b08      	ldr	r3, [pc, #32]	; (8002f78 <update_standpoint_x+0x30>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	4a07      	ldr	r2, [pc, #28]	; (8002f78 <update_standpoint_x+0x30>)
 8002f5c:	6013      	str	r3, [r2, #0]
		else
			x_standpoint--;
		return;
 8002f5e:	e005      	b.n	8002f6c <update_standpoint_x+0x24>
			x_standpoint--;
 8002f60:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <update_standpoint_x+0x30>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	3b01      	subs	r3, #1
 8002f66:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <update_standpoint_x+0x30>)
 8002f68:	6013      	str	r3, [r2, #0]
		return;
 8002f6a:	bf00      	nop
}
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	20017a50 	.word	0x20017a50
 8002f78:	20017a78 	.word	0x20017a78

08002f7c <check_target_reached_x>:
static inline void check_target_reached_x()
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
if(x_standpoint==x_target){
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <check_target_reached_x+0x34>)
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <check_target_reached_x+0x38>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d10f      	bne.n	8002fac <check_target_reached_x+0x30>
		x_timer_stop();
 8002f8c:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <check_target_reached_x+0x3c>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <check_target_reached_x+0x40>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 0301 	bic.w	r3, r3, #1
 8002f9a:	4a08      	ldr	r2, [pc, #32]	; (8002fbc <check_target_reached_x+0x40>)
 8002f9c:	6013      	str	r3, [r2, #0]
		if(ALL_MOTORS_STOPPED)
 8002f9e:	4b07      	ldr	r3, [pc, #28]	; (8002fbc <check_target_reached_x+0x40>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d102      	bne.n	8002fac <check_target_reached_x+0x30>
			prepare_next_move();
 8002fa6:	f000 f8fb 	bl	80031a0 <prepare_next_move>
	}
	return;
 8002faa:	bf00      	nop
 8002fac:	bf00      	nop
}
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	20017a78 	.word	0x20017a78
 8002fb4:	20017a64 	.word	0x20017a64
 8002fb8:	40014000 	.word	0x40014000
 8002fbc:	20017a4c 	.word	0x20017a4c

08002fc0 <update_standpoint_y>:

static inline void update_standpoint_y()
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
	if(Y_AXIS_POSITIV)
 8002fc4:	4b09      	ldr	r3, [pc, #36]	; (8002fec <update_standpoint_y+0x2c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <update_standpoint_y+0x18>
		y_standpoint++;
 8002fcc:	4b08      	ldr	r3, [pc, #32]	; (8002ff0 <update_standpoint_y+0x30>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	4a07      	ldr	r2, [pc, #28]	; (8002ff0 <update_standpoint_y+0x30>)
 8002fd4:	6013      	str	r3, [r2, #0]
	else
		y_standpoint--;
	return;
 8002fd6:	e005      	b.n	8002fe4 <update_standpoint_y+0x24>
		y_standpoint--;
 8002fd8:	4b05      	ldr	r3, [pc, #20]	; (8002ff0 <update_standpoint_y+0x30>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	4a04      	ldr	r2, [pc, #16]	; (8002ff0 <update_standpoint_y+0x30>)
 8002fe0:	6013      	str	r3, [r2, #0]
	return;
 8002fe2:	bf00      	nop
}
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	20017a54 	.word	0x20017a54
 8002ff0:	20017a7c 	.word	0x20017a7c

08002ff4 <check_target_reached_y>:
static inline void check_target_reached_y()
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
	if(y_standpoint==y_target){
 8002ff8:	4b0b      	ldr	r3, [pc, #44]	; (8003028 <check_target_reached_y+0x34>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	; (800302c <check_target_reached_y+0x38>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d10f      	bne.n	8003024 <check_target_reached_y+0x30>
		y_timer_stop();
 8003004:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <check_target_reached_y+0x3c>)
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	4b0a      	ldr	r3, [pc, #40]	; (8003034 <check_target_reached_y+0x40>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 0302 	bic.w	r3, r3, #2
 8003012:	4a08      	ldr	r2, [pc, #32]	; (8003034 <check_target_reached_y+0x40>)
 8003014:	6013      	str	r3, [r2, #0]
		if(ALL_MOTORS_STOPPED)
 8003016:	4b07      	ldr	r3, [pc, #28]	; (8003034 <check_target_reached_y+0x40>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d102      	bne.n	8003024 <check_target_reached_y+0x30>
			prepare_next_move();
 800301e:	f000 f8bf 	bl	80031a0 <prepare_next_move>
	}
	return;
 8003022:	bf00      	nop
 8003024:	bf00      	nop
}
 8003026:	bd80      	pop	{r7, pc}
 8003028:	20017a7c 	.word	0x20017a7c
 800302c:	20017a68 	.word	0x20017a68
 8003030:	40014400 	.word	0x40014400
 8003034:	20017a4c 	.word	0x20017a4c

08003038 <update_standpoint_z>:
static inline void update_standpoint_z()
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
	if(Z_AXIS_POSITIV)
 800303c:	4b09      	ldr	r3, [pc, #36]	; (8003064 <update_standpoint_z+0x2c>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d005      	beq.n	8003050 <update_standpoint_z+0x18>
		z_standpoint++;
 8003044:	4b08      	ldr	r3, [pc, #32]	; (8003068 <update_standpoint_z+0x30>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	3301      	adds	r3, #1
 800304a:	4a07      	ldr	r2, [pc, #28]	; (8003068 <update_standpoint_z+0x30>)
 800304c:	6013      	str	r3, [r2, #0]
	else
		z_standpoint--;
	return;
 800304e:	e005      	b.n	800305c <update_standpoint_z+0x24>
		z_standpoint--;
 8003050:	4b05      	ldr	r3, [pc, #20]	; (8003068 <update_standpoint_z+0x30>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	3b01      	subs	r3, #1
 8003056:	4a04      	ldr	r2, [pc, #16]	; (8003068 <update_standpoint_z+0x30>)
 8003058:	6013      	str	r3, [r2, #0]
	return;
 800305a:	bf00      	nop
}
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	20017a58 	.word	0x20017a58
 8003068:	20017a80 	.word	0x20017a80

0800306c <check_target_reached_z>:
static inline void check_target_reached_z()
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
	if(z_standpoint==z_target){
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <check_target_reached_z+0x34>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <check_target_reached_z+0x38>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d10f      	bne.n	800309c <check_target_reached_z+0x30>
			z_timer_stop();
 800307c:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <check_target_reached_z+0x3c>)
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <check_target_reached_z+0x40>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f023 0304 	bic.w	r3, r3, #4
 800308a:	4a08      	ldr	r2, [pc, #32]	; (80030ac <check_target_reached_z+0x40>)
 800308c:	6013      	str	r3, [r2, #0]
			if(ALL_MOTORS_STOPPED)
 800308e:	4b07      	ldr	r3, [pc, #28]	; (80030ac <check_target_reached_z+0x40>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d102      	bne.n	800309c <check_target_reached_z+0x30>
				prepare_next_move();
 8003096:	f000 f883 	bl	80031a0 <prepare_next_move>
		}
	return;
 800309a:	bf00      	nop
 800309c:	bf00      	nop
}
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20017a80 	.word	0x20017a80
 80030a4:	20017a6c 	.word	0x20017a6c
 80030a8:	40014800 	.word	0x40014800
 80030ac:	20017a4c 	.word	0x20017a4c

080030b0 <update_standpoint_b>:
static inline void update_standpoint_b()
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
	if(B_AXIS_POSITIV)
 80030b4:	4b09      	ldr	r3, [pc, #36]	; (80030dc <update_standpoint_b+0x2c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d005      	beq.n	80030c8 <update_standpoint_b+0x18>
		b_standpoint++;
 80030bc:	4b08      	ldr	r3, [pc, #32]	; (80030e0 <update_standpoint_b+0x30>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	3301      	adds	r3, #1
 80030c2:	4a07      	ldr	r2, [pc, #28]	; (80030e0 <update_standpoint_b+0x30>)
 80030c4:	6013      	str	r3, [r2, #0]
	else
		b_standpoint--;
	return;
 80030c6:	e005      	b.n	80030d4 <update_standpoint_b+0x24>
		b_standpoint--;
 80030c8:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <update_standpoint_b+0x30>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	3b01      	subs	r3, #1
 80030ce:	4a04      	ldr	r2, [pc, #16]	; (80030e0 <update_standpoint_b+0x30>)
 80030d0:	6013      	str	r3, [r2, #0]
	return;
 80030d2:	bf00      	nop
}
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	20017a5c 	.word	0x20017a5c
 80030e0:	20017a84 	.word	0x20017a84

080030e4 <check_target_reached_b>:

static inline void check_target_reached_b()
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
	if(b_standpoint==b_target){
 80030e8:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <check_target_reached_b+0x34>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	4b0b      	ldr	r3, [pc, #44]	; (800311c <check_target_reached_b+0x38>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d10f      	bne.n	8003114 <check_target_reached_b+0x30>
		b_timer_stop();
 80030f4:	4b0a      	ldr	r3, [pc, #40]	; (8003120 <check_target_reached_b+0x3c>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	4b0a      	ldr	r3, [pc, #40]	; (8003124 <check_target_reached_b+0x40>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f023 0308 	bic.w	r3, r3, #8
 8003102:	4a08      	ldr	r2, [pc, #32]	; (8003124 <check_target_reached_b+0x40>)
 8003104:	6013      	str	r3, [r2, #0]
		if(ALL_MOTORS_STOPPED)
 8003106:	4b07      	ldr	r3, [pc, #28]	; (8003124 <check_target_reached_b+0x40>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d102      	bne.n	8003114 <check_target_reached_b+0x30>
			prepare_next_move();
 800310e:	f000 f847 	bl	80031a0 <prepare_next_move>
	}
	return;
 8003112:	bf00      	nop
 8003114:	bf00      	nop
}
 8003116:	bd80      	pop	{r7, pc}
 8003118:	20017a84 	.word	0x20017a84
 800311c:	20017a70 	.word	0x20017a70
 8003120:	40000400 	.word	0x40000400
 8003124:	20017a4c 	.word	0x20017a4c

08003128 <update_standpoint_c>:
static inline void update_standpoint_c()
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
	if(C_AXIS_POSITIV)
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <update_standpoint_c+0x2c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d005      	beq.n	8003140 <update_standpoint_c+0x18>
		c_standpoint++;
 8003134:	4b08      	ldr	r3, [pc, #32]	; (8003158 <update_standpoint_c+0x30>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3301      	adds	r3, #1
 800313a:	4a07      	ldr	r2, [pc, #28]	; (8003158 <update_standpoint_c+0x30>)
 800313c:	6013      	str	r3, [r2, #0]
	else
		c_standpoint--;
	return;
 800313e:	e005      	b.n	800314c <update_standpoint_c+0x24>
		c_standpoint--;
 8003140:	4b05      	ldr	r3, [pc, #20]	; (8003158 <update_standpoint_c+0x30>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3b01      	subs	r3, #1
 8003146:	4a04      	ldr	r2, [pc, #16]	; (8003158 <update_standpoint_c+0x30>)
 8003148:	6013      	str	r3, [r2, #0]
	return;
 800314a:	bf00      	nop
}
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	20017a60 	.word	0x20017a60
 8003158:	20017a88 	.word	0x20017a88

0800315c <check_target_reached_c>:

static inline void check_target_reached_c()
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
	if(c_standpoint==c_target){
 8003160:	4b0b      	ldr	r3, [pc, #44]	; (8003190 <check_target_reached_c+0x34>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4b0b      	ldr	r3, [pc, #44]	; (8003194 <check_target_reached_c+0x38>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d10f      	bne.n	800318c <check_target_reached_c+0x30>
		c_timer_stop();
 800316c:	4b0a      	ldr	r3, [pc, #40]	; (8003198 <check_target_reached_c+0x3c>)
 800316e:	2200      	movs	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
 8003172:	4b0a      	ldr	r3, [pc, #40]	; (800319c <check_target_reached_c+0x40>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f023 0310 	bic.w	r3, r3, #16
 800317a:	4a08      	ldr	r2, [pc, #32]	; (800319c <check_target_reached_c+0x40>)
 800317c:	6013      	str	r3, [r2, #0]
		if(ALL_MOTORS_STOPPED)
 800317e:	4b07      	ldr	r3, [pc, #28]	; (800319c <check_target_reached_c+0x40>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d102      	bne.n	800318c <check_target_reached_c+0x30>
			prepare_next_move();
 8003186:	f000 f80b 	bl	80031a0 <prepare_next_move>
	}
	return ;
 800318a:	bf00      	nop
 800318c:	bf00      	nop
}
 800318e:	bd80      	pop	{r7, pc}
 8003190:	20017a88 	.word	0x20017a88
 8003194:	20017a74 	.word	0x20017a74
 8003198:	40000800 	.word	0x40000800
 800319c:	20017a4c 	.word	0x20017a4c

080031a0 <prepare_next_move>:

static inline void prepare_next_move()
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
	beginning:

	fifo_read_ctr++;
 80031a6:	4b3e      	ldr	r3, [pc, #248]	; (80032a0 <prepare_next_move+0x100>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	3301      	adds	r3, #1
 80031ac:	4a3c      	ldr	r2, [pc, #240]	; (80032a0 <prepare_next_move+0x100>)
 80031ae:	6013      	str	r3, [r2, #0]
	if(fifo_read_ctr>=(FIFO_BUFFER_SIZE-1))
 80031b0:	4b3b      	ldr	r3, [pc, #236]	; (80032a0 <prepare_next_move+0x100>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f640 32b6 	movw	r2, #2998	; 0xbb6
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d902      	bls.n	80031c2 <prepare_next_move+0x22>
		fifo_read_ctr=0;
 80031bc:	4b38      	ldr	r3, [pc, #224]	; (80032a0 <prepare_next_move+0x100>)
 80031be:	2200      	movs	r2, #0
 80031c0:	601a      	str	r2, [r3, #0]

	if((fifo_read_ctr!=0)&&(!(fifo_read_ctr%100))){ //this shoudl come maybe first
 80031c2:	4b37      	ldr	r3, [pc, #220]	; (80032a0 <prepare_next_move+0x100>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00d      	beq.n	80031e6 <prepare_next_move+0x46>
 80031ca:	4b35      	ldr	r3, [pc, #212]	; (80032a0 <prepare_next_move+0x100>)
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	4b35      	ldr	r3, [pc, #212]	; (80032a4 <prepare_next_move+0x104>)
 80031d0:	fba3 1302 	umull	r1, r3, r3, r2
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	2164      	movs	r1, #100	; 0x64
 80031d8:	fb01 f303 	mul.w	r3, r1, r3
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <prepare_next_move+0x46>
		request_receiving_data();
 80031e2:	f7ff fe93 	bl	8002f0c <request_receiving_data>
	/*int stop=0;
	if(fifo_buffer[fifo_read_ctr].mc_data_part_3_HIGH==1692)
		stop=1;
	*/

	store_data();
 80031e6:	f7ff fe4d 	bl	8002e84 <store_data>
	//send_data();

	//send_position_message(fifo_buffer[fifo_read_ctr].mc_data_part_3_HIGH,CAN_ID_GET_X_POSITION_ANSWER); //that was for debugging
	if(fifo_buffer[fifo_read_ctr].flags&(1<<FILE_END_BIT)){
 80031ea:	4b2d      	ldr	r3, [pc, #180]	; (80032a0 <prepare_next_move+0x100>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a2e      	ldr	r2, [pc, #184]	; (80032a8 <prepare_next_move+0x108>)
 80031f0:	015b      	lsls	r3, r3, #5
 80031f2:	4413      	add	r3, r2
 80031f4:	3318      	adds	r3, #24
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d016      	beq.n	800322e <prepare_next_move+0x8e>
		send_position_message(0,0,CAN_ID_PROGRAM_FINISHED);
 8003200:	f04f 62c4 	mov.w	r2, #102760448	; 0x6200000
 8003204:	2100      	movs	r1, #0
 8003206:	2000      	movs	r0, #0
 8003208:	f7fe ff6e 	bl	80020e8 <send_position_message>
		//flags|=PROGRAM_FINISHED;
		for(int i=0;i<1000000;i++) //wait to send the message before reseting the microcontroller
 800320c:	2300      	movs	r3, #0
 800320e:	607b      	str	r3, [r7, #4]
 8003210:	e002      	b.n	8003218 <prepare_next_move+0x78>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	3301      	adds	r3, #1
 8003216:	607b      	str	r3, [r7, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a24      	ldr	r2, [pc, #144]	; (80032ac <prepare_next_move+0x10c>)
 800321c:	4293      	cmp	r3, r2
 800321e:	ddf8      	ble.n	8003212 <prepare_next_move+0x72>
			;
		commands|=RESET_MICROCONTROLLER;
 8003220:	4b23      	ldr	r3, [pc, #140]	; (80032b0 <prepare_next_move+0x110>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003228:	4a21      	ldr	r2, [pc, #132]	; (80032b0 <prepare_next_move+0x110>)
 800322a:	6013      	str	r3, [r2, #0]
		return;
 800322c:	e035      	b.n	800329a <prepare_next_move+0xfa>
	}

	if((fifo_read_ctr<fifo_write_ctr)||((fifo_read_ctr>fifo_write_ctr)&&(flags_global_mc&WRITE_CTR_UNDER_READ_CTR))||flags_global_mc&FIRST_MOVE){
 800322e:	4b1c      	ldr	r3, [pc, #112]	; (80032a0 <prepare_next_move+0x100>)
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	4b20      	ldr	r3, [pc, #128]	; (80032b4 <prepare_next_move+0x114>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	429a      	cmp	r2, r3
 8003238:	d311      	bcc.n	800325e <prepare_next_move+0xbe>
 800323a:	4b19      	ldr	r3, [pc, #100]	; (80032a0 <prepare_next_move+0x100>)
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	4b1d      	ldr	r3, [pc, #116]	; (80032b4 <prepare_next_move+0x114>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	429a      	cmp	r2, r3
 8003244:	d905      	bls.n	8003252 <prepare_next_move+0xb2>
 8003246:	4b1c      	ldr	r3, [pc, #112]	; (80032b8 <prepare_next_move+0x118>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800324e:	2b00      	cmp	r3, #0
 8003250:	d105      	bne.n	800325e <prepare_next_move+0xbe>
 8003252:	4b19      	ldr	r3, [pc, #100]	; (80032b8 <prepare_next_move+0x118>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d016      	beq.n	800328c <prepare_next_move+0xec>
		flags_global_mc&=~FIRST_MOVE;
 800325e:	4b16      	ldr	r3, [pc, #88]	; (80032b8 <prepare_next_move+0x118>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003266:	4a14      	ldr	r2, [pc, #80]	; (80032b8 <prepare_next_move+0x118>)
 8003268:	6013      	str	r3, [r2, #0]
		save_targets();
 800326a:	f000 fc37 	bl	8003adc <save_targets>
		set_targets();
 800326e:	f000 fa67 	bl	8003740 <set_targets>
		int ret=0;
 8003272:	2300      	movs	r3, #0
 8003274:	603b      	str	r3, [r7, #0]
		ret=set_timer_speeds();//directions included, maybe also motor_start could be included
 8003276:	f000 f821 	bl	80032bc <set_timer_speeds>
 800327a:	6038      	str	r0, [r7, #0]
		if(ret){
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d000      	beq.n	8003284 <prepare_next_move+0xe4>
			goto beginning;
 8003282:	e790      	b.n	80031a6 <prepare_next_move+0x6>
		}
		//set_directions();
		start_motors();
 8003284:	f000 fb04 	bl	8003890 <start_motors>
	if((fifo_read_ctr<fifo_write_ctr)||((fifo_read_ctr>fifo_write_ctr)&&(flags_global_mc&WRITE_CTR_UNDER_READ_CTR))||flags_global_mc&FIRST_MOVE){
 8003288:	bf00      	nop
	}
	else{
		flags_global_mc|=BUFFER_NOT_READY;
	}

	return;
 800328a:	e005      	b.n	8003298 <prepare_next_move+0xf8>
		flags_global_mc|=BUFFER_NOT_READY;
 800328c:	4b0a      	ldr	r3, [pc, #40]	; (80032b8 <prepare_next_move+0x118>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f043 0301 	orr.w	r3, r3, #1
 8003294:	4a08      	ldr	r2, [pc, #32]	; (80032b8 <prepare_next_move+0x118>)
 8003296:	6013      	str	r3, [r2, #0]
	return;
 8003298:	bf00      	nop
}
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20000000 	.word	0x20000000
 80032a4:	51eb851f 	.word	0x51eb851f
 80032a8:	20000314 	.word	0x20000314
 80032ac:	000f423f 	.word	0x000f423f
 80032b0:	20017a48 	.word	0x20017a48
 80032b4:	20017a14 	.word	0x20017a14
 80032b8:	20017a44 	.word	0x20017a44

080032bc <set_timer_speeds>:
//this has to be done with the floating point unit of the microcontroller!!!
//this is bad because it not only sets timer speeds but also the directions...
//this should be not the task of this function
static int set_timer_speeds()
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b08e      	sub	sp, #56	; 0x38
 80032c0:	af00      	add	r7, sp, #0
	int32_t axis_not_starting=0;//if all dont start we have a problem
 80032c2:	2300      	movs	r3, #0
 80032c4:	637b      	str	r3, [r7, #52]	; 0x34
	//uint8_t motor_start_pc=((fifo_buffer[fifo_read_ctr].mc_data_part_4_LOW)>>8);
	float speed=fifo_buffer[fifo_read_ctr].feedrate;
 80032c6:	4ba5      	ldr	r3, [pc, #660]	; (800355c <set_timer_speeds+0x2a0>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4aa5      	ldr	r2, [pc, #660]	; (8003560 <set_timer_speeds+0x2a4>)
 80032cc:	015b      	lsls	r3, r3, #5
 80032ce:	4413      	add	r3, r2
 80032d0:	3314      	adds	r3, #20
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	ee07 3a90 	vmov	s15, r3
 80032d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032dc:	edc7 7a06 	vstr	s15, [r7, #24]
	float x_line=0;
 80032e0:	f04f 0300 	mov.w	r3, #0
 80032e4:	633b      	str	r3, [r7, #48]	; 0x30
	float y_line=0;
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	float z_line=0;
 80032ec:	f04f 0300 	mov.w	r3, #0
 80032f0:	62bb      	str	r3, [r7, #40]	; 0x28
	//if(motor_start_pc&(1<<0))
	x_line=(float)(((float)x_target)-((float)x_standpoint_previous));
 80032f2:	4b9c      	ldr	r3, [pc, #624]	; (8003564 <set_timer_speeds+0x2a8>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	ee07 3a90 	vmov	s15, r3
 80032fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032fe:	4b9a      	ldr	r3, [pc, #616]	; (8003568 <set_timer_speeds+0x2ac>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	ee07 3a90 	vmov	s15, r3
 8003306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800330a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800330e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	//if(motor_start_pc&(1<<1))
	y_line=(float)(((float)y_target)-((float)y_standpoint_previous));
 8003312:	4b96      	ldr	r3, [pc, #600]	; (800356c <set_timer_speeds+0x2b0>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	ee07 3a90 	vmov	s15, r3
 800331a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800331e:	4b94      	ldr	r3, [pc, #592]	; (8003570 <set_timer_speeds+0x2b4>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	ee07 3a90 	vmov	s15, r3
 8003326:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800332a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800332e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	//if(motor_start_pc&(1<<2))
	z_line=(float)(((float)z_target)-((float)z_standpoint_previous));
 8003332:	4b90      	ldr	r3, [pc, #576]	; (8003574 <set_timer_speeds+0x2b8>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	ee07 3a90 	vmov	s15, r3
 800333a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800333e:	4b8e      	ldr	r3, [pc, #568]	; (8003578 <set_timer_speeds+0x2bc>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800334a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800334e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float real_line=sqrt((x_line*x_line)+(y_line*y_line)+(z_line*z_line));
 8003352:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003356:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800335a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800335e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003362:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003366:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800336a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800336e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003372:	ee17 0a90 	vmov	r0, s15
 8003376:	f7fd f88b 	bl	8000490 <__aeabi_f2d>
 800337a:	4602      	mov	r2, r0
 800337c:	460b      	mov	r3, r1
 800337e:	ec43 2b10 	vmov	d0, r2, r3
 8003382:	f003 faa9 	bl	80068d8 <sqrt>
 8003386:	ec53 2b10 	vmov	r2, r3, d0
 800338a:	4610      	mov	r0, r2
 800338c:	4619      	mov	r1, r3
 800338e:	f7fd fb87 	bl	8000aa0 <__aeabi_d2f>
 8003392:	4603      	mov	r3, r0
 8003394:	617b      	str	r3, [r7, #20]


	motor_start=0;
 8003396:	4b79      	ldr	r3, [pc, #484]	; (800357c <set_timer_speeds+0x2c0>)
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]

	motor_b_direction=0;
 800339c:	4b78      	ldr	r3, [pc, #480]	; (8003580 <set_timer_speeds+0x2c4>)
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]
	motor_c_direction=0;
 80033a2:	4b78      	ldr	r3, [pc, #480]	; (8003584 <set_timer_speeds+0x2c8>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]

	if(real_line==0){
 80033a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80033ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80033b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b4:	d155      	bne.n	8003462 <set_timer_speeds+0x1a6>
		//if(b_target > 0)
			//b_target -= 6400;
		//if(c_target > 0)
			//c_target -= 6400;
		int b_move=b_target-b_standpoint_previous;
 80033b6:	4b74      	ldr	r3, [pc, #464]	; (8003588 <set_timer_speeds+0x2cc>)
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	4b74      	ldr	r3, [pc, #464]	; (800358c <set_timer_speeds+0x2d0>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	607b      	str	r3, [r7, #4]
		int c_move=c_target-c_standpoint_previous;
 80033c2:	4b73      	ldr	r3, [pc, #460]	; (8003590 <set_timer_speeds+0x2d4>)
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	4b73      	ldr	r3, [pc, #460]	; (8003594 <set_timer_speeds+0x2d8>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	603b      	str	r3, [r7, #0]
		if(b_move||c_move){
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <set_timer_speeds+0x11e>
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d041      	beq.n	800345e <set_timer_speeds+0x1a2>
			if(b_move){
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d015      	beq.n	800340c <set_timer_speeds+0x150>
				motor_start|=B_START;
 80033e0:	4b66      	ldr	r3, [pc, #408]	; (800357c <set_timer_speeds+0x2c0>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f043 0308 	orr.w	r3, r3, #8
 80033e8:	4a64      	ldr	r2, [pc, #400]	; (800357c <set_timer_speeds+0x2c0>)
 80033ea:	6013      	str	r3, [r2, #0]
				if(b_move<0)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	da03      	bge.n	80033fa <set_timer_speeds+0x13e>
					SET_B_AXIS_NEGATIVE_DIRECTION();
 80033f2:	4b69      	ldr	r3, [pc, #420]	; (8003598 <set_timer_speeds+0x2dc>)
 80033f4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80033f8:	619a      	str	r2, [r3, #24]
				if(b_move>0){
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	dd05      	ble.n	800340c <set_timer_speeds+0x150>
					SET_B_AXIS_POSITIVE_DIRECTION();
 8003400:	4b65      	ldr	r3, [pc, #404]	; (8003598 <set_timer_speeds+0x2dc>)
 8003402:	2208      	movs	r2, #8
 8003404:	619a      	str	r2, [r3, #24]
					motor_b_direction=1;
 8003406:	4b5e      	ldr	r3, [pc, #376]	; (8003580 <set_timer_speeds+0x2c4>)
 8003408:	2201      	movs	r2, #1
 800340a:	601a      	str	r2, [r3, #0]
				}
			}
			if(c_move){
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d015      	beq.n	800343e <set_timer_speeds+0x182>
				motor_start|=C_START;
 8003412:	4b5a      	ldr	r3, [pc, #360]	; (800357c <set_timer_speeds+0x2c0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f043 0310 	orr.w	r3, r3, #16
 800341a:	4a58      	ldr	r2, [pc, #352]	; (800357c <set_timer_speeds+0x2c0>)
 800341c:	6013      	str	r3, [r2, #0]
				if(c_move<0)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	da03      	bge.n	800342c <set_timer_speeds+0x170>
					SET_C_AXIS_NEGATIVE_DIRECTION();
 8003424:	4b5c      	ldr	r3, [pc, #368]	; (8003598 <set_timer_speeds+0x2dc>)
 8003426:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800342a:	619a      	str	r2, [r3, #24]
				if(c_move>0){
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	2b00      	cmp	r3, #0
 8003430:	dd05      	ble.n	800343e <set_timer_speeds+0x182>
					SET_C_AXIS_POSITIVE_DIRECTION();
 8003432:	4b59      	ldr	r3, [pc, #356]	; (8003598 <set_timer_speeds+0x2dc>)
 8003434:	2210      	movs	r2, #16
 8003436:	619a      	str	r2, [r3, #24]
					motor_c_direction=1;
 8003438:	4b52      	ldr	r3, [pc, #328]	; (8003584 <set_timer_speeds+0x2c8>)
 800343a:	2201      	movs	r2, #1
 800343c:	601a      	str	r2, [r3, #0]
				}
			}
			TIM3->ARR=65000;//just determine a slow speed
 800343e:	4b57      	ldr	r3, [pc, #348]	; (800359c <set_timer_speeds+0x2e0>)
 8003440:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8003444:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC=4;
 8003446:	4b55      	ldr	r3, [pc, #340]	; (800359c <set_timer_speeds+0x2e0>)
 8003448:	2204      	movs	r2, #4
 800344a:	629a      	str	r2, [r3, #40]	; 0x28
			TIM4->ARR=65000;
 800344c:	4b54      	ldr	r3, [pc, #336]	; (80035a0 <set_timer_speeds+0x2e4>)
 800344e:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8003452:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM4->PSC=4;
 8003454:	4b52      	ldr	r3, [pc, #328]	; (80035a0 <set_timer_speeds+0x2e4>)
 8003456:	2204      	movs	r2, #4
 8003458:	629a      	str	r2, [r3, #40]	; 0x28
			return 0;
 800345a:	2300      	movs	r3, #0
 800345c:	e15e      	b.n	800371c <set_timer_speeds+0x460>
		}
		return 1;
 800345e:	2301      	movs	r3, #1
 8003460:	e15c      	b.n	800371c <set_timer_speeds+0x460>
	}

	float x_ratio=0;
 8003462:	f04f 0300 	mov.w	r3, #0
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
	float y_ratio=0;
 8003468:	f04f 0300 	mov.w	r3, #0
 800346c:	623b      	str	r3, [r7, #32]
	float z_ratio=0;
 800346e:	f04f 0300 	mov.w	r3, #0
 8003472:	61fb      	str	r3, [r7, #28]
	motor_x_direction=0;
 8003474:	4b4b      	ldr	r3, [pc, #300]	; (80035a4 <set_timer_speeds+0x2e8>)
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
	motor_y_direction=0;
 800347a:	4b4b      	ldr	r3, [pc, #300]	; (80035a8 <set_timer_speeds+0x2ec>)
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]
	motor_z_direction=0;
 8003480:	4b4a      	ldr	r3, [pc, #296]	; (80035ac <set_timer_speeds+0x2f0>)
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]
	//there has to be a solution for if no motor starts!
	if(x_line){
 8003486:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800348a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800348e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003492:	d033      	beq.n	80034fc <set_timer_speeds+0x240>
		if(x_line<0){
 8003494:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003498:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800349c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a0:	d50a      	bpl.n	80034b8 <set_timer_speeds+0x1fc>
			SET_X_AXIS_NEGATIVE_DIRECTION();
 80034a2:	4b3d      	ldr	r3, [pc, #244]	; (8003598 <set_timer_speeds+0x2dc>)
 80034a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80034a8:	619a      	str	r2, [r3, #24]
			x_line*=-1;
 80034aa:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80034ae:	eef1 7a67 	vneg.f32	s15, s15
 80034b2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 80034b6:	e005      	b.n	80034c4 <set_timer_speeds+0x208>
		}
		else{
			SET_X_AXIS_POSITIVE_DIRECTION();
 80034b8:	4b37      	ldr	r3, [pc, #220]	; (8003598 <set_timer_speeds+0x2dc>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	619a      	str	r2, [r3, #24]
			motor_x_direction=1;
 80034be:	4b39      	ldr	r3, [pc, #228]	; (80035a4 <set_timer_speeds+0x2e8>)
 80034c0:	2201      	movs	r2, #1
 80034c2:	601a      	str	r2, [r3, #0]
		}
		if(x_line>1.0){//could be also >=1.0
 80034c4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80034c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d4:	dd06      	ble.n	80034e4 <set_timer_speeds+0x228>
			//if(motor_start_pc&(1<<0)){
				motor_start|=X_START;
 80034d6:	4b29      	ldr	r3, [pc, #164]	; (800357c <set_timer_speeds+0x2c0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f043 0301 	orr.w	r3, r3, #1
 80034de:	4a27      	ldr	r2, [pc, #156]	; (800357c <set_timer_speeds+0x2c0>)
 80034e0:	6013      	str	r3, [r2, #0]
 80034e2:	e003      	b.n	80034ec <set_timer_speeds+0x230>
			//}
		}
		else
			axis_not_starting|=(1<<0);
 80034e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	637b      	str	r3, [r7, #52]	; 0x34

		x_ratio=real_line/x_line;
 80034ec:	edd7 6a05 	vldr	s13, [r7, #20]
 80034f0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80034f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034f8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}
	if(y_line){
 80034fc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003500:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003508:	d05e      	beq.n	80035c8 <set_timer_speeds+0x30c>
		//motor_start|=Y_START; //whats that???!!!
		if(y_line<0){
 800350a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800350e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003516:	d509      	bpl.n	800352c <set_timer_speeds+0x270>
			SET_Y_AXIS_NEGATIVE_DIRECTION();
 8003518:	4b1f      	ldr	r3, [pc, #124]	; (8003598 <set_timer_speeds+0x2dc>)
 800351a:	2202      	movs	r2, #2
 800351c:	619a      	str	r2, [r3, #24]
			y_line*=-1;
 800351e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003522:	eef1 7a67 	vneg.f32	s15, s15
 8003526:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 800352a:	e006      	b.n	800353a <set_timer_speeds+0x27e>
		}
		else{
			SET_Y_AXIS_POSITIVE_DIRECTION();
 800352c:	4b1a      	ldr	r3, [pc, #104]	; (8003598 <set_timer_speeds+0x2dc>)
 800352e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003532:	619a      	str	r2, [r3, #24]
			motor_y_direction=1;
 8003534:	4b1c      	ldr	r3, [pc, #112]	; (80035a8 <set_timer_speeds+0x2ec>)
 8003536:	2201      	movs	r2, #1
 8003538:	601a      	str	r2, [r3, #0]
		}
		if(y_line>1.0){
 800353a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800353e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003542:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354a:	dd31      	ble.n	80035b0 <set_timer_speeds+0x2f4>
			//if(motor_start_pc&(1<<1)){
				motor_start|=Y_START;
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <set_timer_speeds+0x2c0>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f043 0302 	orr.w	r3, r3, #2
 8003554:	4a09      	ldr	r2, [pc, #36]	; (800357c <set_timer_speeds+0x2c0>)
 8003556:	6013      	str	r3, [r2, #0]
 8003558:	e02e      	b.n	80035b8 <set_timer_speeds+0x2fc>
 800355a:	bf00      	nop
 800355c:	20000000 	.word	0x20000000
 8003560:	20000314 	.word	0x20000314
 8003564:	20017a64 	.word	0x20017a64
 8003568:	20017a90 	.word	0x20017a90
 800356c:	20017a68 	.word	0x20017a68
 8003570:	20017a94 	.word	0x20017a94
 8003574:	20017a6c 	.word	0x20017a6c
 8003578:	20017a98 	.word	0x20017a98
 800357c:	20017aa4 	.word	0x20017aa4
 8003580:	20017a5c 	.word	0x20017a5c
 8003584:	20017a60 	.word	0x20017a60
 8003588:	20017a70 	.word	0x20017a70
 800358c:	20017a9c 	.word	0x20017a9c
 8003590:	20017a74 	.word	0x20017a74
 8003594:	20017aa0 	.word	0x20017aa0
 8003598:	40021000 	.word	0x40021000
 800359c:	40000400 	.word	0x40000400
 80035a0:	40000800 	.word	0x40000800
 80035a4:	20017a50 	.word	0x20017a50
 80035a8:	20017a54 	.word	0x20017a54
 80035ac:	20017a58 	.word	0x20017a58
			//}
		}
		else
			axis_not_starting|=(1<<1);
 80035b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035b2:	f043 0302 	orr.w	r3, r3, #2
 80035b6:	637b      	str	r3, [r7, #52]	; 0x34

		y_ratio=real_line/y_line;
 80035b8:	edd7 6a05 	vldr	s13, [r7, #20]
 80035bc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80035c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035c4:	edc7 7a08 	vstr	s15, [r7, #32]
	}
	if(z_line){
 80035c8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80035cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80035d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d4:	d033      	beq.n	800363e <set_timer_speeds+0x382>
		//motor_start|=Z_START; //whats that??????!!!!!
		if(z_line<0){
 80035d6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80035da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e2:	d50a      	bpl.n	80035fa <set_timer_speeds+0x33e>
			SET_Z_AXIS_NEGATIVE_DIRECTION();
 80035e4:	4b4f      	ldr	r3, [pc, #316]	; (8003724 <set_timer_speeds+0x468>)
 80035e6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80035ea:	619a      	str	r2, [r3, #24]
			z_line*=-1;
 80035ec:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80035f0:	eef1 7a67 	vneg.f32	s15, s15
 80035f4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 80035f8:	e005      	b.n	8003606 <set_timer_speeds+0x34a>
		}
		else{
			SET_Z_AXIS_POSITIVE_DIRECTION();
 80035fa:	4b4a      	ldr	r3, [pc, #296]	; (8003724 <set_timer_speeds+0x468>)
 80035fc:	2204      	movs	r2, #4
 80035fe:	619a      	str	r2, [r3, #24]
			motor_z_direction=1;
 8003600:	4b49      	ldr	r3, [pc, #292]	; (8003728 <set_timer_speeds+0x46c>)
 8003602:	2201      	movs	r2, #1
 8003604:	601a      	str	r2, [r3, #0]
		}
		if(z_line>1.0){
 8003606:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800360a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800360e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003616:	dd06      	ble.n	8003626 <set_timer_speeds+0x36a>
			//if(motor_start_pc&(1<<2)){
				motor_start|=Z_START;
 8003618:	4b44      	ldr	r3, [pc, #272]	; (800372c <set_timer_speeds+0x470>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f043 0304 	orr.w	r3, r3, #4
 8003620:	4a42      	ldr	r2, [pc, #264]	; (800372c <set_timer_speeds+0x470>)
 8003622:	6013      	str	r3, [r2, #0]
 8003624:	e003      	b.n	800362e <set_timer_speeds+0x372>
			//}
		}
		else
			axis_not_starting|=(1<<2);
 8003626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003628:	f043 0304 	orr.w	r3, r3, #4
 800362c:	637b      	str	r3, [r7, #52]	; 0x34

		z_ratio=real_line/z_line;
 800362e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003632:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003636:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800363a:	edc7 7a07 	vstr	s15, [r7, #28]
	}

	if(axis_not_starting==7){
 800363e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003640:	2b07      	cmp	r3, #7
 8003642:	d104      	bne.n	800364e <set_timer_speeds+0x392>
		motor_start=0;//now we got a problem
 8003644:	4b39      	ldr	r3, [pc, #228]	; (800372c <set_timer_speeds+0x470>)
 8003646:	2200      	movs	r2, #0
 8003648:	601a      	str	r2, [r3, #0]
		return 1;
 800364a:	2301      	movs	r3, #1
 800364c:	e066      	b.n	800371c <set_timer_speeds+0x460>
		flags&=~FIRST_MOVE_NO_Z;
	}
	*/


	float x_speed=speed*x_ratio;
 800364e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003652:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800365a:	edc7 7a04 	vstr	s15, [r7, #16]
	float y_speed=speed*y_ratio;
 800365e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003662:	edd7 7a08 	vldr	s15, [r7, #32]
 8003666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800366a:	edc7 7a03 	vstr	s15, [r7, #12]
	float z_speed=speed*z_ratio;
 800366e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003672:	edd7 7a07 	vldr	s15, [r7, #28]
 8003676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800367a:	edc7 7a02 	vstr	s15, [r7, #8]
	if(x_speed<65535){
 800367e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003682:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003730 <set_timer_speeds+0x474>
 8003686:	eef4 7ac7 	vcmpe.f32	s15, s14
 800368a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368e:	d50b      	bpl.n	80036a8 <set_timer_speeds+0x3ec>
		TIM9->ARR=x_speed;
 8003690:	4b28      	ldr	r3, [pc, #160]	; (8003734 <set_timer_speeds+0x478>)
 8003692:	edd7 7a04 	vldr	s15, [r7, #16]
 8003696:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800369a:	ee17 2a90 	vmov	r2, s15
 800369e:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM9->PSC=1;
 80036a0:	4b24      	ldr	r3, [pc, #144]	; (8003734 <set_timer_speeds+0x478>)
 80036a2:	2201      	movs	r2, #1
 80036a4:	629a      	str	r2, [r3, #40]	; 0x28
 80036a6:	e004      	b.n	80036b2 <set_timer_speeds+0x3f6>
	}
	else
		calc_prescaler(x_speed,9);
 80036a8:	2009      	movs	r0, #9
 80036aa:	ed97 0a04 	vldr	s0, [r7, #16]
 80036ae:	f000 f893 	bl	80037d8 <calc_prescaler>

	if(y_speed<65535){
 80036b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80036b6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003730 <set_timer_speeds+0x474>
 80036ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c2:	d50b      	bpl.n	80036dc <set_timer_speeds+0x420>
		TIM10->ARR=y_speed;
 80036c4:	4b1c      	ldr	r3, [pc, #112]	; (8003738 <set_timer_speeds+0x47c>)
 80036c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80036ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ce:	ee17 2a90 	vmov	r2, s15
 80036d2:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM10->PSC=1;
 80036d4:	4b18      	ldr	r3, [pc, #96]	; (8003738 <set_timer_speeds+0x47c>)
 80036d6:	2201      	movs	r2, #1
 80036d8:	629a      	str	r2, [r3, #40]	; 0x28
 80036da:	e004      	b.n	80036e6 <set_timer_speeds+0x42a>
	}
	else
		calc_prescaler(y_speed,10);
 80036dc:	200a      	movs	r0, #10
 80036de:	ed97 0a03 	vldr	s0, [r7, #12]
 80036e2:	f000 f879 	bl	80037d8 <calc_prescaler>

	if(z_speed<65535){
 80036e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80036ea:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003730 <set_timer_speeds+0x474>
 80036ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f6:	d50b      	bpl.n	8003710 <set_timer_speeds+0x454>
		TIM11->ARR=z_speed;
 80036f8:	4b10      	ldr	r3, [pc, #64]	; (800373c <set_timer_speeds+0x480>)
 80036fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80036fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003702:	ee17 2a90 	vmov	r2, s15
 8003706:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM11->PSC=1;
 8003708:	4b0c      	ldr	r3, [pc, #48]	; (800373c <set_timer_speeds+0x480>)
 800370a:	2201      	movs	r2, #1
 800370c:	629a      	str	r2, [r3, #40]	; 0x28
 800370e:	e004      	b.n	800371a <set_timer_speeds+0x45e>
	}
	else
		calc_prescaler(z_speed,11);
 8003710:	200b      	movs	r0, #11
 8003712:	ed97 0a02 	vldr	s0, [r7, #8]
 8003716:	f000 f85f 	bl	80037d8 <calc_prescaler>

	return 0;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3738      	adds	r7, #56	; 0x38
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	40021000 	.word	0x40021000
 8003728:	20017a58 	.word	0x20017a58
 800372c:	20017aa4 	.word	0x20017aa4
 8003730:	477fff00 	.word	0x477fff00
 8003734:	40014000 	.word	0x40014000
 8003738:	40014400 	.word	0x40014400
 800373c:	40014800 	.word	0x40014800

08003740 <set_targets>:

static inline void set_targets()
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
	x_target=fifo_buffer[fifo_read_ctr].x_coordinate;
 8003744:	4b1c      	ldr	r3, [pc, #112]	; (80037b8 <set_targets+0x78>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a1c      	ldr	r2, [pc, #112]	; (80037bc <set_targets+0x7c>)
 800374a:	015b      	lsls	r3, r3, #5
 800374c:	4413      	add	r3, r2
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a1b      	ldr	r2, [pc, #108]	; (80037c0 <set_targets+0x80>)
 8003752:	6013      	str	r3, [r2, #0]
	y_target=fifo_buffer[fifo_read_ctr].y_coordinate;
 8003754:	4b18      	ldr	r3, [pc, #96]	; (80037b8 <set_targets+0x78>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a18      	ldr	r2, [pc, #96]	; (80037bc <set_targets+0x7c>)
 800375a:	015b      	lsls	r3, r3, #5
 800375c:	4413      	add	r3, r2
 800375e:	3304      	adds	r3, #4
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a18      	ldr	r2, [pc, #96]	; (80037c4 <set_targets+0x84>)
 8003764:	6013      	str	r3, [r2, #0]
	z_target=fifo_buffer[fifo_read_ctr].z_coordinate;
 8003766:	4b14      	ldr	r3, [pc, #80]	; (80037b8 <set_targets+0x78>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a14      	ldr	r2, [pc, #80]	; (80037bc <set_targets+0x7c>)
 800376c:	015b      	lsls	r3, r3, #5
 800376e:	4413      	add	r3, r2
 8003770:	3308      	adds	r3, #8
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a14      	ldr	r2, [pc, #80]	; (80037c8 <set_targets+0x88>)
 8003776:	6013      	str	r3, [r2, #0]
	b_target=fifo_buffer[fifo_read_ctr].B_axis;
 8003778:	4b0f      	ldr	r3, [pc, #60]	; (80037b8 <set_targets+0x78>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a0f      	ldr	r2, [pc, #60]	; (80037bc <set_targets+0x7c>)
 800377e:	015b      	lsls	r3, r3, #5
 8003780:	4413      	add	r3, r2
 8003782:	330c      	adds	r3, #12
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a11      	ldr	r2, [pc, #68]	; (80037cc <set_targets+0x8c>)
 8003788:	6013      	str	r3, [r2, #0]
	c_target=fifo_buffer[fifo_read_ctr].C_axis;
 800378a:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <set_targets+0x78>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a0b      	ldr	r2, [pc, #44]	; (80037bc <set_targets+0x7c>)
 8003790:	015b      	lsls	r3, r3, #5
 8003792:	4413      	add	r3, r2
 8003794:	3310      	adds	r3, #16
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a0d      	ldr	r2, [pc, #52]	; (80037d0 <set_targets+0x90>)
 800379a:	6013      	str	r3, [r2, #0]
	gcode_line_number=fifo_buffer[fifo_read_ctr].gcode_line;
 800379c:	4b06      	ldr	r3, [pc, #24]	; (80037b8 <set_targets+0x78>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a06      	ldr	r2, [pc, #24]	; (80037bc <set_targets+0x7c>)
 80037a2:	015b      	lsls	r3, r3, #5
 80037a4:	4413      	add	r3, r2
 80037a6:	331c      	adds	r3, #28
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a0a      	ldr	r2, [pc, #40]	; (80037d4 <set_targets+0x94>)
 80037ac:	6013      	str	r3, [r2, #0]

	return;
 80037ae:	bf00      	nop
}
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	20000000 	.word	0x20000000
 80037bc:	20000314 	.word	0x20000314
 80037c0:	20017a64 	.word	0x20017a64
 80037c4:	20017a68 	.word	0x20017a68
 80037c8:	20017a6c 	.word	0x20017a6c
 80037cc:	20017a70 	.word	0x20017a70
 80037d0:	20017a74 	.word	0x20017a74
 80037d4:	20017a8c 	.word	0x20017a8c

080037d8 <calc_prescaler>:

static void calc_prescaler(float frequency,int timer)
{
 80037d8:	b480      	push	{r7}
 80037da:	b087      	sub	sp, #28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	ed87 0a01 	vstr	s0, [r7, #4]
 80037e2:	6038      	str	r0, [r7, #0]
	float divisor=frequency/65535.0;
 80037e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80037e8:	eddf 6a25 	vldr	s13, [pc, #148]	; 8003880 <calc_prescaler+0xa8>
 80037ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037f0:	edc7 7a05 	vstr	s15, [r7, #20]
	divisor+=1;
 80037f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80037f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80037fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003800:	edc7 7a05 	vstr	s15, [r7, #20]
	uint16_t prescaler=(uint16_t)divisor;
 8003804:	edd7 7a05 	vldr	s15, [r7, #20]
 8003808:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800380c:	ee17 3a90 	vmov	r3, s15
 8003810:	827b      	strh	r3, [r7, #18]
	//prescaler*=1000;//experiment for debugging
	float timer_value=frequency/prescaler;
 8003812:	8a7b      	ldrh	r3, [r7, #18]
 8003814:	ee07 3a90 	vmov	s15, r3
 8003818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800381c:	edd7 6a01 	vldr	s13, [r7, #4]
 8003820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003824:	edc7 7a03 	vstr	s15, [r7, #12]
	uint16_t timer_value_int=(int16_t)timer_value;
 8003828:	edd7 7a03 	vldr	s15, [r7, #12]
 800382c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003830:	ee17 3a90 	vmov	r3, s15
 8003834:	b21b      	sxth	r3, r3
 8003836:	817b      	strh	r3, [r7, #10]
	if(timer==9){
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	2b09      	cmp	r3, #9
 800383c:	d106      	bne.n	800384c <calc_prescaler+0x74>
		TIM9->PSC=prescaler;
 800383e:	4a11      	ldr	r2, [pc, #68]	; (8003884 <calc_prescaler+0xac>)
 8003840:	8a7b      	ldrh	r3, [r7, #18]
 8003842:	6293      	str	r3, [r2, #40]	; 0x28
		TIM9->ARR=timer_value_int;
 8003844:	4a0f      	ldr	r2, [pc, #60]	; (8003884 <calc_prescaler+0xac>)
 8003846:	897b      	ldrh	r3, [r7, #10]
 8003848:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
	else if(timer==11){
			TIM11->PSC=prescaler;
			TIM11->ARR=timer_value_int;
		}
	return;
 800384a:	e013      	b.n	8003874 <calc_prescaler+0x9c>
	else if(timer==10){
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	2b0a      	cmp	r3, #10
 8003850:	d106      	bne.n	8003860 <calc_prescaler+0x88>
		TIM10->PSC=prescaler;
 8003852:	4a0d      	ldr	r2, [pc, #52]	; (8003888 <calc_prescaler+0xb0>)
 8003854:	8a7b      	ldrh	r3, [r7, #18]
 8003856:	6293      	str	r3, [r2, #40]	; 0x28
		TIM10->ARR=timer_value_int;
 8003858:	4a0b      	ldr	r2, [pc, #44]	; (8003888 <calc_prescaler+0xb0>)
 800385a:	897b      	ldrh	r3, [r7, #10]
 800385c:	62d3      	str	r3, [r2, #44]	; 0x2c
	return;
 800385e:	e009      	b.n	8003874 <calc_prescaler+0x9c>
	else if(timer==11){
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	2b0b      	cmp	r3, #11
 8003864:	d106      	bne.n	8003874 <calc_prescaler+0x9c>
			TIM11->PSC=prescaler;
 8003866:	4a09      	ldr	r2, [pc, #36]	; (800388c <calc_prescaler+0xb4>)
 8003868:	8a7b      	ldrh	r3, [r7, #18]
 800386a:	6293      	str	r3, [r2, #40]	; 0x28
			TIM11->ARR=timer_value_int;
 800386c:	4a07      	ldr	r2, [pc, #28]	; (800388c <calc_prescaler+0xb4>)
 800386e:	897b      	ldrh	r3, [r7, #10]
 8003870:	62d3      	str	r3, [r2, #44]	; 0x2c
	return;
 8003872:	bf00      	nop
 8003874:	bf00      	nop
}
 8003876:	371c      	adds	r7, #28
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	477fff00 	.word	0x477fff00
 8003884:	40014000 	.word	0x40014000
 8003888:	40014400 	.word	0x40014400
 800388c:	40014800 	.word	0x40014800

08003890 <start_motors>:
	return;
}
*/

static inline void start_motors()
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
	switch(motor_start){
 8003894:	4b22      	ldr	r3, [pc, #136]	; (8003920 <start_motors+0x90>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	3b01      	subs	r3, #1
 800389a:	2b0f      	cmp	r3, #15
 800389c:	d83e      	bhi.n	800391c <start_motors+0x8c>
 800389e:	a201      	add	r2, pc, #4	; (adr r2, 80038a4 <start_motors+0x14>)
 80038a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a4:	08003909 	.word	0x08003909
 80038a8:	080038fd 	.word	0x080038fd
 80038ac:	080038eb 	.word	0x080038eb
 80038b0:	08003903 	.word	0x08003903
 80038b4:	080038f1 	.word	0x080038f1
 80038b8:	080038f7 	.word	0x080038f7
 80038bc:	080038e5 	.word	0x080038e5
 80038c0:	0800390f 	.word	0x0800390f
 80038c4:	0800391d 	.word	0x0800391d
 80038c8:	0800391d 	.word	0x0800391d
 80038cc:	0800391d 	.word	0x0800391d
 80038d0:	0800391d 	.word	0x0800391d
 80038d4:	0800391d 	.word	0x0800391d
 80038d8:	0800391d 	.word	0x0800391d
 80038dc:	0800391d 	.word	0x0800391d
 80038e0:	08003915 	.word	0x08003915
	 	 case 0b00000111:        xyz_axis_start();break;
 80038e4:	f000 f8ae 	bl	8003a44 <xyz_axis_start>
 80038e8:	e017      	b.n	800391a <start_motors+0x8a>

	 	 case 0b00000011:        xy_axis_start();break;
 80038ea:	f000 f857 	bl	800399c <xy_axis_start>
 80038ee:	e014      	b.n	800391a <start_motors+0x8a>

	 	 case 0b00000101:        xz_axis_start();break;
 80038f0:	f000 f870 	bl	80039d4 <xz_axis_start>
 80038f4:	e011      	b.n	800391a <start_motors+0x8a>

	 	 case 0b00000110:        yz_axis_start();break;
 80038f6:	f000 f889 	bl	8003a0c <yz_axis_start>
 80038fa:	e00e      	b.n	800391a <start_motors+0x8a>

	     case 0b00000010:        y_axis_start();break;
 80038fc:	f000 f826 	bl	800394c <y_axis_start>
 8003900:	e00b      	b.n	800391a <start_motors+0x8a>

	     case 0b00000100:        z_axis_start();break;
 8003902:	f000 f837 	bl	8003974 <z_axis_start>
 8003906:	e008      	b.n	800391a <start_motors+0x8a>

	     case 0b00000001:        x_axis_start();break;
 8003908:	f000 f80c 	bl	8003924 <x_axis_start>
 800390c:	e005      	b.n	800391a <start_motors+0x8a>

	     case 0b00001000:		 b_axis_start();break;
 800390e:	f000 f8bd 	bl	8003a8c <b_axis_start>
 8003912:	e002      	b.n	800391a <start_motors+0x8a>

	     case 0b00010000:		 c_axis_start();break;
 8003914:	f000 f8ce 	bl	8003ab4 <c_axis_start>
 8003918:	bf00      	nop
	}
	return;
 800391a:	bf00      	nop
 800391c:	bf00      	nop
}
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20017aa4 	.word	0x20017aa4

08003924 <x_axis_start>:

static inline void x_axis_start(void){
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
        x_compare_enable();
 8003928:	4b06      	ldr	r3, [pc, #24]	; (8003944 <x_axis_start+0x20>)
 800392a:	2201      	movs	r2, #1
 800392c:	621a      	str	r2, [r3, #32]
        x_timer_start();
 800392e:	4b05      	ldr	r3, [pc, #20]	; (8003944 <x_axis_start+0x20>)
 8003930:	2201      	movs	r2, #1
 8003932:	601a      	str	r2, [r3, #0]
        motor_start_status=0b00000001;
 8003934:	4b04      	ldr	r3, [pc, #16]	; (8003948 <x_axis_start+0x24>)
 8003936:	2201      	movs	r2, #1
 8003938:	601a      	str	r2, [r3, #0]
}
 800393a:	bf00      	nop
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	40014000 	.word	0x40014000
 8003948:	20017a4c 	.word	0x20017a4c

0800394c <y_axis_start>:
static inline void y_axis_start(void){
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
        y_compare_enable();
 8003950:	4b06      	ldr	r3, [pc, #24]	; (800396c <y_axis_start+0x20>)
 8003952:	2201      	movs	r2, #1
 8003954:	621a      	str	r2, [r3, #32]
        y_timer_start();
 8003956:	4b05      	ldr	r3, [pc, #20]	; (800396c <y_axis_start+0x20>)
 8003958:	2201      	movs	r2, #1
 800395a:	601a      	str	r2, [r3, #0]
        motor_start_status=0b00000010;
 800395c:	4b04      	ldr	r3, [pc, #16]	; (8003970 <y_axis_start+0x24>)
 800395e:	2202      	movs	r2, #2
 8003960:	601a      	str	r2, [r3, #0]
}
 8003962:	bf00      	nop
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	40014400 	.word	0x40014400
 8003970:	20017a4c 	.word	0x20017a4c

08003974 <z_axis_start>:
static inline void z_axis_start(void){
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
        z_compare_enable();
 8003978:	4b06      	ldr	r3, [pc, #24]	; (8003994 <z_axis_start+0x20>)
 800397a:	2201      	movs	r2, #1
 800397c:	621a      	str	r2, [r3, #32]
        z_timer_start();
 800397e:	4b05      	ldr	r3, [pc, #20]	; (8003994 <z_axis_start+0x20>)
 8003980:	2201      	movs	r2, #1
 8003982:	601a      	str	r2, [r3, #0]
        motor_start_status=0b00000100;
 8003984:	4b04      	ldr	r3, [pc, #16]	; (8003998 <z_axis_start+0x24>)
 8003986:	2204      	movs	r2, #4
 8003988:	601a      	str	r2, [r3, #0]
}
 800398a:	bf00      	nop
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	40014800 	.word	0x40014800
 8003998:	20017a4c 	.word	0x20017a4c

0800399c <xy_axis_start>:
static inline void xy_axis_start(void){
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
        x_compare_enable();
 80039a0:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <xy_axis_start+0x2c>)
 80039a2:	2201      	movs	r2, #1
 80039a4:	621a      	str	r2, [r3, #32]
        y_compare_enable();
 80039a6:	4b09      	ldr	r3, [pc, #36]	; (80039cc <xy_axis_start+0x30>)
 80039a8:	2201      	movs	r2, #1
 80039aa:	621a      	str	r2, [r3, #32]
        x_timer_start();
 80039ac:	4b06      	ldr	r3, [pc, #24]	; (80039c8 <xy_axis_start+0x2c>)
 80039ae:	2201      	movs	r2, #1
 80039b0:	601a      	str	r2, [r3, #0]
        y_timer_start();
 80039b2:	4b06      	ldr	r3, [pc, #24]	; (80039cc <xy_axis_start+0x30>)
 80039b4:	2201      	movs	r2, #1
 80039b6:	601a      	str	r2, [r3, #0]
        motor_start_status=0b00000011;
 80039b8:	4b05      	ldr	r3, [pc, #20]	; (80039d0 <xy_axis_start+0x34>)
 80039ba:	2203      	movs	r2, #3
 80039bc:	601a      	str	r2, [r3, #0]
}
 80039be:	bf00      	nop
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	40014000 	.word	0x40014000
 80039cc:	40014400 	.word	0x40014400
 80039d0:	20017a4c 	.word	0x20017a4c

080039d4 <xz_axis_start>:
static inline void xz_axis_start(void){
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
        x_compare_enable();
 80039d8:	4b09      	ldr	r3, [pc, #36]	; (8003a00 <xz_axis_start+0x2c>)
 80039da:	2201      	movs	r2, #1
 80039dc:	621a      	str	r2, [r3, #32]
        z_compare_enable();
 80039de:	4b09      	ldr	r3, [pc, #36]	; (8003a04 <xz_axis_start+0x30>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	621a      	str	r2, [r3, #32]
        x_timer_start();
 80039e4:	4b06      	ldr	r3, [pc, #24]	; (8003a00 <xz_axis_start+0x2c>)
 80039e6:	2201      	movs	r2, #1
 80039e8:	601a      	str	r2, [r3, #0]
        z_timer_start();
 80039ea:	4b06      	ldr	r3, [pc, #24]	; (8003a04 <xz_axis_start+0x30>)
 80039ec:	2201      	movs	r2, #1
 80039ee:	601a      	str	r2, [r3, #0]
        motor_start_status=0b00000101;
 80039f0:	4b05      	ldr	r3, [pc, #20]	; (8003a08 <xz_axis_start+0x34>)
 80039f2:	2205      	movs	r2, #5
 80039f4:	601a      	str	r2, [r3, #0]
}
 80039f6:	bf00      	nop
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	40014000 	.word	0x40014000
 8003a04:	40014800 	.word	0x40014800
 8003a08:	20017a4c 	.word	0x20017a4c

08003a0c <yz_axis_start>:
static inline void yz_axis_start(void){
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
        y_compare_enable();
 8003a10:	4b09      	ldr	r3, [pc, #36]	; (8003a38 <yz_axis_start+0x2c>)
 8003a12:	2201      	movs	r2, #1
 8003a14:	621a      	str	r2, [r3, #32]
        z_compare_enable();
 8003a16:	4b09      	ldr	r3, [pc, #36]	; (8003a3c <yz_axis_start+0x30>)
 8003a18:	2201      	movs	r2, #1
 8003a1a:	621a      	str	r2, [r3, #32]
        y_timer_start();
 8003a1c:	4b06      	ldr	r3, [pc, #24]	; (8003a38 <yz_axis_start+0x2c>)
 8003a1e:	2201      	movs	r2, #1
 8003a20:	601a      	str	r2, [r3, #0]
        z_timer_start();
 8003a22:	4b06      	ldr	r3, [pc, #24]	; (8003a3c <yz_axis_start+0x30>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	601a      	str	r2, [r3, #0]
        motor_start_status=0b00000110;
 8003a28:	4b05      	ldr	r3, [pc, #20]	; (8003a40 <yz_axis_start+0x34>)
 8003a2a:	2206      	movs	r2, #6
 8003a2c:	601a      	str	r2, [r3, #0]
}
 8003a2e:	bf00      	nop
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	40014400 	.word	0x40014400
 8003a3c:	40014800 	.word	0x40014800
 8003a40:	20017a4c 	.word	0x20017a4c

08003a44 <xyz_axis_start>:
static inline void xyz_axis_start(void){
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
        x_compare_enable();
 8003a48:	4b0c      	ldr	r3, [pc, #48]	; (8003a7c <xyz_axis_start+0x38>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	621a      	str	r2, [r3, #32]
        y_compare_enable();
 8003a4e:	4b0c      	ldr	r3, [pc, #48]	; (8003a80 <xyz_axis_start+0x3c>)
 8003a50:	2201      	movs	r2, #1
 8003a52:	621a      	str	r2, [r3, #32]
        z_compare_enable();
 8003a54:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <xyz_axis_start+0x40>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	621a      	str	r2, [r3, #32]
        x_timer_start();
 8003a5a:	4b08      	ldr	r3, [pc, #32]	; (8003a7c <xyz_axis_start+0x38>)
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]
        y_timer_start();
 8003a60:	4b07      	ldr	r3, [pc, #28]	; (8003a80 <xyz_axis_start+0x3c>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
        z_timer_start();
 8003a66:	4b07      	ldr	r3, [pc, #28]	; (8003a84 <xyz_axis_start+0x40>)
 8003a68:	2201      	movs	r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]
        motor_start_status=0b00000111;
 8003a6c:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <xyz_axis_start+0x44>)
 8003a6e:	2207      	movs	r2, #7
 8003a70:	601a      	str	r2, [r3, #0]
}
 8003a72:	bf00      	nop
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	40014000 	.word	0x40014000
 8003a80:	40014400 	.word	0x40014400
 8003a84:	40014800 	.word	0x40014800
 8003a88:	20017a4c 	.word	0x20017a4c

08003a8c <b_axis_start>:

static inline void b_axis_start(void){
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
	b_compare_enable();
 8003a90:	4b06      	ldr	r3, [pc, #24]	; (8003aac <b_axis_start+0x20>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	621a      	str	r2, [r3, #32]
	b_timer_start();
 8003a96:	4b05      	ldr	r3, [pc, #20]	; (8003aac <b_axis_start+0x20>)
 8003a98:	2201      	movs	r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]
	motor_start_status=0b00001000;
 8003a9c:	4b04      	ldr	r3, [pc, #16]	; (8003ab0 <b_axis_start+0x24>)
 8003a9e:	2208      	movs	r2, #8
 8003aa0:	601a      	str	r2, [r3, #0]
}
 8003aa2:	bf00      	nop
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	40000400 	.word	0x40000400
 8003ab0:	20017a4c 	.word	0x20017a4c

08003ab4 <c_axis_start>:

static inline void c_axis_start(void){
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
	c_compare_enable();
 8003ab8:	4b06      	ldr	r3, [pc, #24]	; (8003ad4 <c_axis_start+0x20>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	621a      	str	r2, [r3, #32]
	c_timer_start();
 8003abe:	4b05      	ldr	r3, [pc, #20]	; (8003ad4 <c_axis_start+0x20>)
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]
	motor_start_status=0b00010000;
 8003ac4:	4b04      	ldr	r3, [pc, #16]	; (8003ad8 <c_axis_start+0x24>)
 8003ac6:	2210      	movs	r2, #16
 8003ac8:	601a      	str	r2, [r3, #0]
}
 8003aca:	bf00      	nop
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr
 8003ad4:	40000800 	.word	0x40000800
 8003ad8:	20017a4c 	.word	0x20017a4c

08003adc <save_targets>:

static inline void save_targets()
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
	x_standpoint_previous=x_standpoint;
 8003ae0:	4b0c      	ldr	r3, [pc, #48]	; (8003b14 <save_targets+0x38>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a0c      	ldr	r2, [pc, #48]	; (8003b18 <save_targets+0x3c>)
 8003ae6:	6013      	str	r3, [r2, #0]
	y_standpoint_previous=y_standpoint;
 8003ae8:	4b0c      	ldr	r3, [pc, #48]	; (8003b1c <save_targets+0x40>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a0c      	ldr	r2, [pc, #48]	; (8003b20 <save_targets+0x44>)
 8003aee:	6013      	str	r3, [r2, #0]
	z_standpoint_previous=z_standpoint;
 8003af0:	4b0c      	ldr	r3, [pc, #48]	; (8003b24 <save_targets+0x48>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a0c      	ldr	r2, [pc, #48]	; (8003b28 <save_targets+0x4c>)
 8003af6:	6013      	str	r3, [r2, #0]
	b_standpoint_previous=b_standpoint;
 8003af8:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <save_targets+0x50>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a0c      	ldr	r2, [pc, #48]	; (8003b30 <save_targets+0x54>)
 8003afe:	6013      	str	r3, [r2, #0]
	c_standpoint_previous=c_standpoint;
 8003b00:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <save_targets+0x58>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a0c      	ldr	r2, [pc, #48]	; (8003b38 <save_targets+0x5c>)
 8003b06:	6013      	str	r3, [r2, #0]
	return;
 8003b08:	bf00      	nop
}
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	20017a78 	.word	0x20017a78
 8003b18:	20017a90 	.word	0x20017a90
 8003b1c:	20017a7c 	.word	0x20017a7c
 8003b20:	20017a94 	.word	0x20017a94
 8003b24:	20017a80 	.word	0x20017a80
 8003b28:	20017a98 	.word	0x20017a98
 8003b2c:	20017a84 	.word	0x20017a84
 8003b30:	20017a9c 	.word	0x20017a9c
 8003b34:	20017a88 	.word	0x20017a88
 8003b38:	20017aa0 	.word	0x20017aa0

08003b3c <manual_motor_controll>:

static inline void manual_motor_controll()
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
	if(flags_global_mc&X_MANUAL_MOVE)
 8003b40:	4b16      	ldr	r3, [pc, #88]	; (8003b9c <manual_motor_controll+0x60>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d002      	beq.n	8003b52 <manual_motor_controll+0x16>
		toggle_pin_x_axis();
 8003b4c:	f000 f828 	bl	8003ba0 <toggle_pin_x_axis>
		toggle_pin_z_axis();
	else if(flags_global_mc&B_MANUAL_MOVE)
		toggle_pin_b_axis();
	else if(flags_global_mc&C_MANUAL_MOVE)
		toggle_pin_c_axis();
}
 8003b50:	e022      	b.n	8003b98 <manual_motor_controll+0x5c>
	else if(flags_global_mc&Y_MANUAL_MOVE)
 8003b52:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <manual_motor_controll+0x60>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <manual_motor_controll+0x28>
		toggle_pin_y_axis();
 8003b5e:	f000 f899 	bl	8003c94 <toggle_pin_y_axis>
}
 8003b62:	e019      	b.n	8003b98 <manual_motor_controll+0x5c>
	else if(flags_global_mc&Z_MANUAL_MOVE)
 8003b64:	4b0d      	ldr	r3, [pc, #52]	; (8003b9c <manual_motor_controll+0x60>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <manual_motor_controll+0x3a>
		toggle_pin_z_axis();
 8003b70:	f000 f908 	bl	8003d84 <toggle_pin_z_axis>
}
 8003b74:	e010      	b.n	8003b98 <manual_motor_controll+0x5c>
	else if(flags_global_mc&B_MANUAL_MOVE)
 8003b76:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <manual_motor_controll+0x60>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0304 	and.w	r3, r3, #4
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d002      	beq.n	8003b88 <manual_motor_controll+0x4c>
		toggle_pin_b_axis();
 8003b82:	f000 f9b5 	bl	8003ef0 <toggle_pin_b_axis>
}
 8003b86:	e007      	b.n	8003b98 <manual_motor_controll+0x5c>
	else if(flags_global_mc&C_MANUAL_MOVE)
 8003b88:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <manual_motor_controll+0x60>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0308 	and.w	r3, r3, #8
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <manual_motor_controll+0x5c>
		toggle_pin_c_axis();
 8003b94:	f000 f9ec 	bl	8003f70 <toggle_pin_c_axis>
}
 8003b98:	bf00      	nop
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	20017a44 	.word	0x20017a44

08003ba0 <toggle_pin_x_axis>:

static inline void toggle_pin_x_axis()
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0

	if(GPIOE->ODR&GPIO_ODR_OD5)
 8003ba4:	4b32      	ldr	r3, [pc, #200]	; (8003c70 <toggle_pin_x_axis+0xd0>)
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	f003 0320 	and.w	r3, r3, #32
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d006      	beq.n	8003bbe <toggle_pin_x_axis+0x1e>
		GPIOE->BSRR|=GPIO_BSRR_BR5;
 8003bb0:	4b2f      	ldr	r3, [pc, #188]	; (8003c70 <toggle_pin_x_axis+0xd0>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	4a2e      	ldr	r2, [pc, #184]	; (8003c70 <toggle_pin_x_axis+0xd0>)
 8003bb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003bba:	6193      	str	r3, [r2, #24]
 8003bbc:	e005      	b.n	8003bca <toggle_pin_x_axis+0x2a>
	else
		GPIOE->BSRR|=GPIO_BSRR_BS5;
 8003bbe:	4b2c      	ldr	r3, [pc, #176]	; (8003c70 <toggle_pin_x_axis+0xd0>)
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	4a2b      	ldr	r2, [pc, #172]	; (8003c70 <toggle_pin_x_axis+0xd0>)
 8003bc4:	f043 0320 	orr.w	r3, r3, #32
 8003bc8:	6193      	str	r3, [r2, #24]

	if(motor_x_direction)
 8003bca:	4b2a      	ldr	r3, [pc, #168]	; (8003c74 <toggle_pin_x_axis+0xd4>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d005      	beq.n	8003bde <toggle_pin_x_axis+0x3e>
		x_standpoint++;
 8003bd2:	4b29      	ldr	r3, [pc, #164]	; (8003c78 <toggle_pin_x_axis+0xd8>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	4a27      	ldr	r2, [pc, #156]	; (8003c78 <toggle_pin_x_axis+0xd8>)
 8003bda:	6013      	str	r3, [r2, #0]
 8003bdc:	e004      	b.n	8003be8 <toggle_pin_x_axis+0x48>
	else
		x_standpoint--;
 8003bde:	4b26      	ldr	r3, [pc, #152]	; (8003c78 <toggle_pin_x_axis+0xd8>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	4a24      	ldr	r2, [pc, #144]	; (8003c78 <toggle_pin_x_axis+0xd8>)
 8003be6:	6013      	str	r3, [r2, #0]
	if(commands&HOMING_CYCLE_FLAG){
 8003be8:	4b24      	ldr	r3, [pc, #144]	; (8003c7c <toggle_pin_x_axis+0xdc>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0310 	and.w	r3, r3, #16
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d01d      	beq.n	8003c30 <toggle_pin_x_axis+0x90>
		if((GPIOB->IDR&(1<<1))){//if the endswitch of the x_axis is pressed
 8003bf4:	4b22      	ldr	r3, [pc, #136]	; (8003c80 <toggle_pin_x_axis+0xe0>)
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d017      	beq.n	8003c30 <toggle_pin_x_axis+0x90>
			wait();
 8003c00:	f000 f9fa 	bl	8003ff8 <wait>
			if((GPIOB->IDR&(1<<1))){
 8003c04:	4b1e      	ldr	r3, [pc, #120]	; (8003c80 <toggle_pin_x_axis+0xe0>)
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00f      	beq.n	8003c30 <toggle_pin_x_axis+0x90>
				x_standpoint=x_target;//that will make the motor stop
 8003c10:	4b1c      	ldr	r3, [pc, #112]	; (8003c84 <toggle_pin_x_axis+0xe4>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a18      	ldr	r2, [pc, #96]	; (8003c78 <toggle_pin_x_axis+0xd8>)
 8003c16:	6013      	str	r3, [r2, #0]
				//but it would be not good to stop at a uneven standpointnumber because that would be a half executed step
				if(commands&HOMING_CYCLE_FLAG)
 8003c18:	4b18      	ldr	r3, [pc, #96]	; (8003c7c <toggle_pin_x_axis+0xdc>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <toggle_pin_x_axis+0x90>
					flags_global_mc|=X_HOMED;
 8003c24:	4b18      	ldr	r3, [pc, #96]	; (8003c88 <toggle_pin_x_axis+0xe8>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2c:	4a16      	ldr	r2, [pc, #88]	; (8003c88 <toggle_pin_x_axis+0xe8>)
 8003c2e:	6013      	str	r3, [r2, #0]
			}
		}
	}
	if(x_standpoint==x_target){
 8003c30:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <toggle_pin_x_axis+0xd8>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b13      	ldr	r3, [pc, #76]	; (8003c84 <toggle_pin_x_axis+0xe4>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d10b      	bne.n	8003c54 <toggle_pin_x_axis+0xb4>
		//send_data();
		manual_timer_stop();
 8003c3c:	4b13      	ldr	r3, [pc, #76]	; (8003c8c <toggle_pin_x_axis+0xec>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]
		manual_compare_disable();
 8003c42:	4b12      	ldr	r3, [pc, #72]	; (8003c8c <toggle_pin_x_axis+0xec>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	621a      	str	r2, [r3, #32]
		flags_global_mc&=~X_MANUAL_MOVE;
 8003c48:	4b0f      	ldr	r3, [pc, #60]	; (8003c88 <toggle_pin_x_axis+0xe8>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c50:	4a0d      	ldr	r2, [pc, #52]	; (8003c88 <toggle_pin_x_axis+0xe8>)
 8003c52:	6013      	str	r3, [r2, #0]
	}
	static int delay_ctr = 0;
	delay_ctr++;
 8003c54:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <toggle_pin_x_axis+0xf0>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	4a0d      	ldr	r2, [pc, #52]	; (8003c90 <toggle_pin_x_axis+0xf0>)
 8003c5c:	6013      	str	r3, [r2, #0]
	if(delay_ctr == 40){
 8003c5e:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <toggle_pin_x_axis+0xf0>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2b28      	cmp	r3, #40	; 0x28
 8003c64:	d102      	bne.n	8003c6c <toggle_pin_x_axis+0xcc>
		delay_ctr = 0;
 8003c66:	4b0a      	ldr	r3, [pc, #40]	; (8003c90 <toggle_pin_x_axis+0xf0>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
		//send_data();
	}
}
 8003c6c:	bf00      	nop
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40021000 	.word	0x40021000
 8003c74:	20017a50 	.word	0x20017a50
 8003c78:	20017a78 	.word	0x20017a78
 8003c7c:	20017a48 	.word	0x20017a48
 8003c80:	40020400 	.word	0x40020400
 8003c84:	20017a64 	.word	0x20017a64
 8003c88:	20017a44 	.word	0x20017a44
 8003c8c:	40001c00 	.word	0x40001c00
 8003c90:	20017aac 	.word	0x20017aac

08003c94 <toggle_pin_y_axis>:

static inline void toggle_pin_y_axis()
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
	if(GPIOB->ODR&GPIO_ODR_OD8)
 8003c98:	4b31      	ldr	r3, [pc, #196]	; (8003d60 <toggle_pin_y_axis+0xcc>)
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d006      	beq.n	8003cb2 <toggle_pin_y_axis+0x1e>
		GPIOB->BSRR|=GPIO_BSRR_BR8;
 8003ca4:	4b2e      	ldr	r3, [pc, #184]	; (8003d60 <toggle_pin_y_axis+0xcc>)
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	4a2d      	ldr	r2, [pc, #180]	; (8003d60 <toggle_pin_y_axis+0xcc>)
 8003caa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cae:	6193      	str	r3, [r2, #24]
 8003cb0:	e005      	b.n	8003cbe <toggle_pin_y_axis+0x2a>
	else
		GPIOB->BSRR|=GPIO_BSRR_BS8;
 8003cb2:	4b2b      	ldr	r3, [pc, #172]	; (8003d60 <toggle_pin_y_axis+0xcc>)
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	4a2a      	ldr	r2, [pc, #168]	; (8003d60 <toggle_pin_y_axis+0xcc>)
 8003cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cbc:	6193      	str	r3, [r2, #24]

	if(motor_y_direction)
 8003cbe:	4b29      	ldr	r3, [pc, #164]	; (8003d64 <toggle_pin_y_axis+0xd0>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d005      	beq.n	8003cd2 <toggle_pin_y_axis+0x3e>
		y_standpoint++;
 8003cc6:	4b28      	ldr	r3, [pc, #160]	; (8003d68 <toggle_pin_y_axis+0xd4>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	4a26      	ldr	r2, [pc, #152]	; (8003d68 <toggle_pin_y_axis+0xd4>)
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	e004      	b.n	8003cdc <toggle_pin_y_axis+0x48>
	else
		y_standpoint--;
 8003cd2:	4b25      	ldr	r3, [pc, #148]	; (8003d68 <toggle_pin_y_axis+0xd4>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	4a23      	ldr	r2, [pc, #140]	; (8003d68 <toggle_pin_y_axis+0xd4>)
 8003cda:	6013      	str	r3, [r2, #0]
	if(commands&HOMING_CYCLE_FLAG){
 8003cdc:	4b23      	ldr	r3, [pc, #140]	; (8003d6c <toggle_pin_y_axis+0xd8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d01d      	beq.n	8003d24 <toggle_pin_y_axis+0x90>
		if((GPIOD->IDR&(1<<2))){//if the endswitch of the x_axis is pressed
 8003ce8:	4b21      	ldr	r3, [pc, #132]	; (8003d70 <toggle_pin_y_axis+0xdc>)
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d017      	beq.n	8003d24 <toggle_pin_y_axis+0x90>
			wait();
 8003cf4:	f000 f980 	bl	8003ff8 <wait>
			if((GPIOD->IDR&(1<<2))){
 8003cf8:	4b1d      	ldr	r3, [pc, #116]	; (8003d70 <toggle_pin_y_axis+0xdc>)
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	f003 0304 	and.w	r3, r3, #4
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00f      	beq.n	8003d24 <toggle_pin_y_axis+0x90>
				y_standpoint=y_target;//that will make the motor stop
 8003d04:	4b1b      	ldr	r3, [pc, #108]	; (8003d74 <toggle_pin_y_axis+0xe0>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a17      	ldr	r2, [pc, #92]	; (8003d68 <toggle_pin_y_axis+0xd4>)
 8003d0a:	6013      	str	r3, [r2, #0]
				//but it would be not good to stop at a uneven standpointnumber because that would be a half executed step
				if(commands&HOMING_CYCLE_FLAG)
 8003d0c:	4b17      	ldr	r3, [pc, #92]	; (8003d6c <toggle_pin_y_axis+0xd8>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0310 	and.w	r3, r3, #16
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d005      	beq.n	8003d24 <toggle_pin_y_axis+0x90>
					flags_global_mc|=Y_HOMED;
 8003d18:	4b17      	ldr	r3, [pc, #92]	; (8003d78 <toggle_pin_y_axis+0xe4>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d20:	4a15      	ldr	r2, [pc, #84]	; (8003d78 <toggle_pin_y_axis+0xe4>)
 8003d22:	6013      	str	r3, [r2, #0]
			}
		}
	}

	if(y_standpoint==y_target){
 8003d24:	4b10      	ldr	r3, [pc, #64]	; (8003d68 <toggle_pin_y_axis+0xd4>)
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	4b12      	ldr	r3, [pc, #72]	; (8003d74 <toggle_pin_y_axis+0xe0>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d108      	bne.n	8003d42 <toggle_pin_y_axis+0xae>
		//send_data();
		manual_timer_stop();
 8003d30:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <toggle_pin_y_axis+0xe8>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
		flags_global_mc&=~Y_MANUAL_MOVE;
 8003d36:	4b10      	ldr	r3, [pc, #64]	; (8003d78 <toggle_pin_y_axis+0xe4>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003d3e:	4a0e      	ldr	r2, [pc, #56]	; (8003d78 <toggle_pin_y_axis+0xe4>)
 8003d40:	6013      	str	r3, [r2, #0]
	}
	static int delay_ctr = 0;
	delay_ctr++;
 8003d42:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <toggle_pin_y_axis+0xec>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	3301      	adds	r3, #1
 8003d48:	4a0d      	ldr	r2, [pc, #52]	; (8003d80 <toggle_pin_y_axis+0xec>)
 8003d4a:	6013      	str	r3, [r2, #0]
	if(delay_ctr == 40){
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	; (8003d80 <toggle_pin_y_axis+0xec>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2b28      	cmp	r3, #40	; 0x28
 8003d52:	d102      	bne.n	8003d5a <toggle_pin_y_axis+0xc6>
		delay_ctr = 0;
 8003d54:	4b0a      	ldr	r3, [pc, #40]	; (8003d80 <toggle_pin_y_axis+0xec>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
		//send_data();
	}
}
 8003d5a:	bf00      	nop
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	40020400 	.word	0x40020400
 8003d64:	20017a54 	.word	0x20017a54
 8003d68:	20017a7c 	.word	0x20017a7c
 8003d6c:	20017a48 	.word	0x20017a48
 8003d70:	40020c00 	.word	0x40020c00
 8003d74:	20017a68 	.word	0x20017a68
 8003d78:	20017a44 	.word	0x20017a44
 8003d7c:	40001c00 	.word	0x40001c00
 8003d80:	20017ab0 	.word	0x20017ab0

08003d84 <toggle_pin_z_axis>:

static inline void toggle_pin_z_axis()
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
	if(GPIOB->ODR&GPIO_ODR_OD9)
 8003d88:	4b50      	ldr	r3, [pc, #320]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d006      	beq.n	8003da2 <toggle_pin_z_axis+0x1e>
		GPIOB->BSRR|=GPIO_BSRR_BR9;
 8003d94:	4b4d      	ldr	r3, [pc, #308]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	4a4c      	ldr	r2, [pc, #304]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003d9a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d9e:	6193      	str	r3, [r2, #24]
 8003da0:	e005      	b.n	8003dae <toggle_pin_z_axis+0x2a>
	else
		GPIOB->BSRR|=GPIO_BSRR_BS9;
 8003da2:	4b4a      	ldr	r3, [pc, #296]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	4a49      	ldr	r2, [pc, #292]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003da8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dac:	6193      	str	r3, [r2, #24]

	if(motor_z_direction)
 8003dae:	4b48      	ldr	r3, [pc, #288]	; (8003ed0 <toggle_pin_z_axis+0x14c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d005      	beq.n	8003dc2 <toggle_pin_z_axis+0x3e>
		z_standpoint++;
 8003db6:	4b47      	ldr	r3, [pc, #284]	; (8003ed4 <toggle_pin_z_axis+0x150>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	3301      	adds	r3, #1
 8003dbc:	4a45      	ldr	r2, [pc, #276]	; (8003ed4 <toggle_pin_z_axis+0x150>)
 8003dbe:	6013      	str	r3, [r2, #0]
 8003dc0:	e004      	b.n	8003dcc <toggle_pin_z_axis+0x48>
	else
		z_standpoint--;
 8003dc2:	4b44      	ldr	r3, [pc, #272]	; (8003ed4 <toggle_pin_z_axis+0x150>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	4a42      	ldr	r2, [pc, #264]	; (8003ed4 <toggle_pin_z_axis+0x150>)
 8003dca:	6013      	str	r3, [r2, #0]
	if(commands&HOMING_CYCLE_FLAG){
 8003dcc:	4b42      	ldr	r3, [pc, #264]	; (8003ed8 <toggle_pin_z_axis+0x154>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0310 	and.w	r3, r3, #16
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d01d      	beq.n	8003e14 <toggle_pin_z_axis+0x90>
		if((GPIOB->IDR&(1<<3))){//if the endswitch of the x_axis is pressed
 8003dd8:	4b3c      	ldr	r3, [pc, #240]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d017      	beq.n	8003e14 <toggle_pin_z_axis+0x90>
			wait();
 8003de4:	f000 f908 	bl	8003ff8 <wait>
			if((GPIOB->IDR&(1<<3))){
 8003de8:	4b38      	ldr	r3, [pc, #224]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00f      	beq.n	8003e14 <toggle_pin_z_axis+0x90>
				z_standpoint=z_target;//that will make the motor stop
 8003df4:	4b39      	ldr	r3, [pc, #228]	; (8003edc <toggle_pin_z_axis+0x158>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a36      	ldr	r2, [pc, #216]	; (8003ed4 <toggle_pin_z_axis+0x150>)
 8003dfa:	6013      	str	r3, [r2, #0]
				//but it would be not good to stop at a uneven standpointnumber because that would be a half executed step
				if(commands&HOMING_CYCLE_FLAG)
 8003dfc:	4b36      	ldr	r3, [pc, #216]	; (8003ed8 <toggle_pin_z_axis+0x154>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0310 	and.w	r3, r3, #16
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <toggle_pin_z_axis+0x90>
					flags_global_mc|=Z_HOMED;
 8003e08:	4b35      	ldr	r3, [pc, #212]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003e10:	4a33      	ldr	r2, [pc, #204]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003e12:	6013      	str	r3, [r2, #0]
			}
		}
	}
	if(commands & MEASURE_WCS_TOOL_FLAG || commands & MEASURE_ACTUAL_TOOL_FLAG){
 8003e14:	4b30      	ldr	r3, [pc, #192]	; (8003ed8 <toggle_pin_z_axis+0x154>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d105      	bne.n	8003e2c <toggle_pin_z_axis+0xa8>
 8003e20:	4b2d      	ldr	r3, [pc, #180]	; (8003ed8 <toggle_pin_z_axis+0x154>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d031      	beq.n	8003e90 <toggle_pin_z_axis+0x10c>
		if(z_standpoint==-166400)
 8003e2c:	4b29      	ldr	r3, [pc, #164]	; (8003ed4 <toggle_pin_z_axis+0x150>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a2c      	ldr	r2, [pc, #176]	; (8003ee4 <toggle_pin_z_axis+0x160>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d103      	bne.n	8003e3e <toggle_pin_z_axis+0xba>
			TIM13->ARR=SPEED_2; //that direct change in hardware register, because there is no function for that yet
 8003e36:	4b2c      	ldr	r3, [pc, #176]	; (8003ee8 <toggle_pin_z_axis+0x164>)
 8003e38:	f643 2298 	movw	r2, #15000	; 0x3a98
 8003e3c:	62da      	str	r2, [r3, #44]	; 0x2c
		if((GPIOB->IDR&(1<<4))){//if the endswitch of the x_axis is pressed
 8003e3e:	4b23      	ldr	r3, [pc, #140]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d022      	beq.n	8003e90 <toggle_pin_z_axis+0x10c>
			wait();
 8003e4a:	f000 f8d5 	bl	8003ff8 <wait>
			if((GPIOB->IDR&(1<<4))){
 8003e4e:	4b1f      	ldr	r3, [pc, #124]	; (8003ecc <toggle_pin_z_axis+0x148>)
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	f003 0310 	and.w	r3, r3, #16
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d01a      	beq.n	8003e90 <toggle_pin_z_axis+0x10c>
				if(commands & MEASURE_WCS_TOOL_FLAG || commands & MEASURE_ACTUAL_TOOL_FLAG){
 8003e5a:	4b1f      	ldr	r3, [pc, #124]	; (8003ed8 <toggle_pin_z_axis+0x154>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d105      	bne.n	8003e72 <toggle_pin_z_axis+0xee>
 8003e66:	4b1c      	ldr	r3, [pc, #112]	; (8003ed8 <toggle_pin_z_axis+0x154>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00e      	beq.n	8003e90 <toggle_pin_z_axis+0x10c>
					flags_global_mc|=MEASURED_TOOL;
 8003e72:	4b1b      	ldr	r3, [pc, #108]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003e7a:	4a19      	ldr	r2, [pc, #100]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003e7c:	6013      	str	r3, [r2, #0]
					manual_timer_stop();
 8003e7e:	4b1a      	ldr	r3, [pc, #104]	; (8003ee8 <toggle_pin_z_axis+0x164>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	601a      	str	r2, [r3, #0]
					flags_global_mc&=~Z_MANUAL_MOVE;
 8003e84:	4b16      	ldr	r3, [pc, #88]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003e8c:	4a14      	ldr	r2, [pc, #80]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003e8e:	6013      	str	r3, [r2, #0]
				}
			}
		}
	}

	if(z_standpoint==z_target){
 8003e90:	4b10      	ldr	r3, [pc, #64]	; (8003ed4 <toggle_pin_z_axis+0x150>)
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	4b11      	ldr	r3, [pc, #68]	; (8003edc <toggle_pin_z_axis+0x158>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d109      	bne.n	8003eb0 <toggle_pin_z_axis+0x12c>
		manual_timer_stop();
 8003e9c:	4b12      	ldr	r3, [pc, #72]	; (8003ee8 <toggle_pin_z_axis+0x164>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]
		flags_global_mc&=~Z_MANUAL_MOVE;
 8003ea2:	4b0f      	ldr	r3, [pc, #60]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003eaa:	4a0d      	ldr	r2, [pc, #52]	; (8003ee0 <toggle_pin_z_axis+0x15c>)
 8003eac:	6013      	str	r3, [r2, #0]
		return;
 8003eae:	e00b      	b.n	8003ec8 <toggle_pin_z_axis+0x144>
	}
	static int delay_ctr = 0;
	delay_ctr++;
 8003eb0:	4b0e      	ldr	r3, [pc, #56]	; (8003eec <toggle_pin_z_axis+0x168>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	4a0d      	ldr	r2, [pc, #52]	; (8003eec <toggle_pin_z_axis+0x168>)
 8003eb8:	6013      	str	r3, [r2, #0]
	if(delay_ctr == 40){
 8003eba:	4b0c      	ldr	r3, [pc, #48]	; (8003eec <toggle_pin_z_axis+0x168>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2b28      	cmp	r3, #40	; 0x28
 8003ec0:	d102      	bne.n	8003ec8 <toggle_pin_z_axis+0x144>
		delay_ctr = 0;
 8003ec2:	4b0a      	ldr	r3, [pc, #40]	; (8003eec <toggle_pin_z_axis+0x168>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
		//send_data();
	}
}
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40020400 	.word	0x40020400
 8003ed0:	20017a58 	.word	0x20017a58
 8003ed4:	20017a80 	.word	0x20017a80
 8003ed8:	20017a48 	.word	0x20017a48
 8003edc:	20017a6c 	.word	0x20017a6c
 8003ee0:	20017a44 	.word	0x20017a44
 8003ee4:	fffd7600 	.word	0xfffd7600
 8003ee8:	40001c00 	.word	0x40001c00
 8003eec:	20017ab4 	.word	0x20017ab4

08003ef0 <toggle_pin_b_axis>:

static inline void toggle_pin_b_axis()
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
	if(GPIOA->ODR&GPIO_ODR_OD6)
 8003ef4:	4b19      	ldr	r3, [pc, #100]	; (8003f5c <toggle_pin_b_axis+0x6c>)
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d006      	beq.n	8003f0e <toggle_pin_b_axis+0x1e>
		GPIOA->BSRR|=GPIO_BSRR_BR6;
 8003f00:	4b16      	ldr	r3, [pc, #88]	; (8003f5c <toggle_pin_b_axis+0x6c>)
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	4a15      	ldr	r2, [pc, #84]	; (8003f5c <toggle_pin_b_axis+0x6c>)
 8003f06:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f0a:	6193      	str	r3, [r2, #24]
 8003f0c:	e005      	b.n	8003f1a <toggle_pin_b_axis+0x2a>
	else
		GPIOA->BSRR|=GPIO_BSRR_BS6;
 8003f0e:	4b13      	ldr	r3, [pc, #76]	; (8003f5c <toggle_pin_b_axis+0x6c>)
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	4a12      	ldr	r2, [pc, #72]	; (8003f5c <toggle_pin_b_axis+0x6c>)
 8003f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f18:	6193      	str	r3, [r2, #24]

	if(motor_b_direction)
 8003f1a:	4b11      	ldr	r3, [pc, #68]	; (8003f60 <toggle_pin_b_axis+0x70>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <toggle_pin_b_axis+0x3e>
		b_standpoint++;
 8003f22:	4b10      	ldr	r3, [pc, #64]	; (8003f64 <toggle_pin_b_axis+0x74>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3301      	adds	r3, #1
 8003f28:	4a0e      	ldr	r2, [pc, #56]	; (8003f64 <toggle_pin_b_axis+0x74>)
 8003f2a:	6013      	str	r3, [r2, #0]
 8003f2c:	e004      	b.n	8003f38 <toggle_pin_b_axis+0x48>
	else
		b_standpoint--;
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	; (8003f64 <toggle_pin_b_axis+0x74>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3b01      	subs	r3, #1
 8003f34:	4a0b      	ldr	r2, [pc, #44]	; (8003f64 <toggle_pin_b_axis+0x74>)
 8003f36:	6013      	str	r3, [r2, #0]
			}
		}
	}
	*/

	if(b_standpoint==b_target){
 8003f38:	4b0a      	ldr	r3, [pc, #40]	; (8003f64 <toggle_pin_b_axis+0x74>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	4b0a      	ldr	r3, [pc, #40]	; (8003f68 <toggle_pin_b_axis+0x78>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d105      	bne.n	8003f50 <toggle_pin_b_axis+0x60>

		flags_global_mc&=~B_MANUAL_MOVE;
 8003f44:	4b09      	ldr	r3, [pc, #36]	; (8003f6c <toggle_pin_b_axis+0x7c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f023 0304 	bic.w	r3, r3, #4
 8003f4c:	4a07      	ldr	r2, [pc, #28]	; (8003f6c <toggle_pin_b_axis+0x7c>)
 8003f4e:	6013      	str	r3, [r2, #0]
	}
}
 8003f50:	bf00      	nop
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	40020000 	.word	0x40020000
 8003f60:	20017a5c 	.word	0x20017a5c
 8003f64:	20017a84 	.word	0x20017a84
 8003f68:	20017a70 	.word	0x20017a70
 8003f6c:	20017a44 	.word	0x20017a44

08003f70 <toggle_pin_c_axis>:

static inline void toggle_pin_c_axis()
{
 8003f70:	b480      	push	{r7}
 8003f72:	af00      	add	r7, sp, #0
	if(GPIOB->ODR&GPIO_ODR_OD6)
 8003f74:	4b1a      	ldr	r3, [pc, #104]	; (8003fe0 <toggle_pin_c_axis+0x70>)
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d006      	beq.n	8003f8e <toggle_pin_c_axis+0x1e>
		GPIOB->BSRR|=GPIO_BSRR_BR6;
 8003f80:	4b17      	ldr	r3, [pc, #92]	; (8003fe0 <toggle_pin_c_axis+0x70>)
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	4a16      	ldr	r2, [pc, #88]	; (8003fe0 <toggle_pin_c_axis+0x70>)
 8003f86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f8a:	6193      	str	r3, [r2, #24]
 8003f8c:	e005      	b.n	8003f9a <toggle_pin_c_axis+0x2a>
	else
		GPIOB->BSRR|=GPIO_BSRR_BS6;
 8003f8e:	4b14      	ldr	r3, [pc, #80]	; (8003fe0 <toggle_pin_c_axis+0x70>)
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	4a13      	ldr	r2, [pc, #76]	; (8003fe0 <toggle_pin_c_axis+0x70>)
 8003f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f98:	6193      	str	r3, [r2, #24]

	if(motor_c_direction)
 8003f9a:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <toggle_pin_c_axis+0x74>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d005      	beq.n	8003fae <toggle_pin_c_axis+0x3e>
		c_standpoint++;
 8003fa2:	4b11      	ldr	r3, [pc, #68]	; (8003fe8 <toggle_pin_c_axis+0x78>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	4a0f      	ldr	r2, [pc, #60]	; (8003fe8 <toggle_pin_c_axis+0x78>)
 8003faa:	6013      	str	r3, [r2, #0]
 8003fac:	e004      	b.n	8003fb8 <toggle_pin_c_axis+0x48>
	else
		c_standpoint--;
 8003fae:	4b0e      	ldr	r3, [pc, #56]	; (8003fe8 <toggle_pin_c_axis+0x78>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	4a0c      	ldr	r2, [pc, #48]	; (8003fe8 <toggle_pin_c_axis+0x78>)
 8003fb6:	6013      	str	r3, [r2, #0]
			}
		}
	}
	*/

	if(c_standpoint==c_target){
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <toggle_pin_c_axis+0x78>)
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	4b0b      	ldr	r3, [pc, #44]	; (8003fec <toggle_pin_c_axis+0x7c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d108      	bne.n	8003fd6 <toggle_pin_c_axis+0x66>
		manual_timer_stop();
 8003fc4:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <toggle_pin_c_axis+0x80>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]
		flags_global_mc&=~C_MANUAL_MOVE;
 8003fca:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <toggle_pin_c_axis+0x84>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f023 0308 	bic.w	r3, r3, #8
 8003fd2:	4a08      	ldr	r2, [pc, #32]	; (8003ff4 <toggle_pin_c_axis+0x84>)
 8003fd4:	6013      	str	r3, [r2, #0]
	}
}
 8003fd6:	bf00      	nop
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr
 8003fe0:	40020400 	.word	0x40020400
 8003fe4:	20017a60 	.word	0x20017a60
 8003fe8:	20017a88 	.word	0x20017a88
 8003fec:	20017a74 	.word	0x20017a74
 8003ff0:	40001c00 	.word	0x40001c00
 8003ff4:	20017a44 	.word	0x20017a44

08003ff8 <wait>:

static inline void wait()
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
	for(int i=0;i<20;i++)
 8003ffe:	2300      	movs	r3, #0
 8004000:	607b      	str	r3, [r7, #4]
 8004002:	e002      	b.n	800400a <wait+0x12>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3301      	adds	r3, #1
 8004008:	607b      	str	r3, [r7, #4]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b13      	cmp	r3, #19
 800400e:	ddf9      	ble.n	8004004 <wait+0xc>
		;
}
 8004010:	bf00      	nop
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
	...

08004020 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004024:	4b06      	ldr	r3, [pc, #24]	; (8004040 <SystemInit+0x20>)
 8004026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800402a:	4a05      	ldr	r2, [pc, #20]	; (8004040 <SystemInit+0x20>)
 800402c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004030:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004034:	bf00      	nop
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000ed00 	.word	0xe000ed00

08004044 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:   ldr   sp, =_estack     /* set stack pointer */
 8004044:	f8df d034 	ldr.w	sp, [pc, #52]	; 800407c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004048:	480d      	ldr	r0, [pc, #52]	; (8004080 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800404a:	490e      	ldr	r1, [pc, #56]	; (8004084 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800404c:	4a0e      	ldr	r2, [pc, #56]	; (8004088 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800404e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004050:	e002      	b.n	8004058 <LoopCopyDataInit>

08004052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004056:	3304      	adds	r3, #4

08004058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800405a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800405c:	d3f9      	bcc.n	8004052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800405e:	4a0b      	ldr	r2, [pc, #44]	; (800408c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004060:	4c0b      	ldr	r4, [pc, #44]	; (8004090 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004064:	e001      	b.n	800406a <LoopFillZerobss>

08004066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004068:	3204      	adds	r2, #4

0800406a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800406a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800406c:	d3fb      	bcc.n	8004066 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800406e:	f7ff ffd7 	bl	8004020 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004072:	f002 fc0d 	bl	8006890 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004076:	f7fc fef7 	bl	8000e68 <main>
  bx  lr    
 800407a:	4770      	bx	lr
Reset_Handler:   ldr   sp, =_estack     /* set stack pointer */
 800407c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004084:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8004088:	08006b1c 	.word	0x08006b1c
  ldr r2, =_sbss
 800408c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004090:	20017bf4 	.word	0x20017bf4

08004094 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004094:	e7fe      	b.n	8004094 <ADC_IRQHandler>
	...

08004098 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800409c:	4b0e      	ldr	r3, [pc, #56]	; (80040d8 <HAL_Init+0x40>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a0d      	ldr	r2, [pc, #52]	; (80040d8 <HAL_Init+0x40>)
 80040a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040a8:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <HAL_Init+0x40>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a0a      	ldr	r2, [pc, #40]	; (80040d8 <HAL_Init+0x40>)
 80040ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040b4:	4b08      	ldr	r3, [pc, #32]	; (80040d8 <HAL_Init+0x40>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a07      	ldr	r2, [pc, #28]	; (80040d8 <HAL_Init+0x40>)
 80040ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040c0:	2003      	movs	r0, #3
 80040c2:	f000 fdab 	bl	8004c1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040c6:	2000      	movs	r0, #0
 80040c8:	f000 f808 	bl	80040dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040cc:	f7fe f892 	bl	80021f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40023c00 	.word	0x40023c00

080040dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040e4:	4b12      	ldr	r3, [pc, #72]	; (8004130 <HAL_InitTick+0x54>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	4b12      	ldr	r3, [pc, #72]	; (8004134 <HAL_InitTick+0x58>)
 80040ea:	781b      	ldrb	r3, [r3, #0]
 80040ec:	4619      	mov	r1, r3
 80040ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80040f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fa:	4618      	mov	r0, r3
 80040fc:	f000 fdc3 	bl	8004c86 <HAL_SYSTICK_Config>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e00e      	b.n	8004128 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2b0f      	cmp	r3, #15
 800410e:	d80a      	bhi.n	8004126 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004110:	2200      	movs	r2, #0
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	f04f 30ff 	mov.w	r0, #4294967295
 8004118:	f000 fd8b 	bl	8004c32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800411c:	4a06      	ldr	r2, [pc, #24]	; (8004138 <HAL_InitTick+0x5c>)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004122:	2300      	movs	r3, #0
 8004124:	e000      	b.n	8004128 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
}
 8004128:	4618      	mov	r0, r3
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	2000000c 	.word	0x2000000c
 8004134:	20000014 	.word	0x20000014
 8004138:	20000010 	.word	0x20000010

0800413c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800413c:	b480      	push	{r7}
 800413e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004140:	4b06      	ldr	r3, [pc, #24]	; (800415c <HAL_IncTick+0x20>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	461a      	mov	r2, r3
 8004146:	4b06      	ldr	r3, [pc, #24]	; (8004160 <HAL_IncTick+0x24>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4413      	add	r3, r2
 800414c:	4a04      	ldr	r2, [pc, #16]	; (8004160 <HAL_IncTick+0x24>)
 800414e:	6013      	str	r3, [r2, #0]
}
 8004150:	bf00      	nop
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	20000014 	.word	0x20000014
 8004160:	20017ab8 	.word	0x20017ab8

08004164 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  return uwTick;
 8004168:	4b03      	ldr	r3, [pc, #12]	; (8004178 <HAL_GetTick+0x14>)
 800416a:	681b      	ldr	r3, [r3, #0]
}
 800416c:	4618      	mov	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	20017ab8 	.word	0x20017ab8

0800417c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e0ed      	b.n	800436a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d102      	bne.n	80041a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fe f852 	bl	8002244 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0201 	orr.w	r2, r2, #1
 80041ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041b0:	f7ff ffd8 	bl	8004164 <HAL_GetTick>
 80041b4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041b6:	e012      	b.n	80041de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041b8:	f7ff ffd4 	bl	8004164 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b0a      	cmp	r3, #10
 80041c4:	d90b      	bls.n	80041de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2205      	movs	r2, #5
 80041d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e0c5      	b.n	800436a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0e5      	beq.n	80041b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f022 0202 	bic.w	r2, r2, #2
 80041fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041fc:	f7ff ffb2 	bl	8004164 <HAL_GetTick>
 8004200:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004202:	e012      	b.n	800422a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004204:	f7ff ffae 	bl	8004164 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b0a      	cmp	r3, #10
 8004210:	d90b      	bls.n	800422a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004216:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2205      	movs	r2, #5
 8004222:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e09f      	b.n	800436a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1e5      	bne.n	8004204 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	7e1b      	ldrb	r3, [r3, #24]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d108      	bne.n	8004252 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	e007      	b.n	8004262 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004260:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	7e5b      	ldrb	r3, [r3, #25]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d108      	bne.n	800427c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004278:	601a      	str	r2, [r3, #0]
 800427a:	e007      	b.n	800428c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800428a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	7e9b      	ldrb	r3, [r3, #26]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d108      	bne.n	80042a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0220 	orr.w	r2, r2, #32
 80042a2:	601a      	str	r2, [r3, #0]
 80042a4:	e007      	b.n	80042b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0220 	bic.w	r2, r2, #32
 80042b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	7edb      	ldrb	r3, [r3, #27]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d108      	bne.n	80042d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0210 	bic.w	r2, r2, #16
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	e007      	b.n	80042e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0210 	orr.w	r2, r2, #16
 80042de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	7f1b      	ldrb	r3, [r3, #28]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d108      	bne.n	80042fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0208 	orr.w	r2, r2, #8
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	e007      	b.n	800430a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0208 	bic.w	r2, r2, #8
 8004308:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	7f5b      	ldrb	r3, [r3, #29]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d108      	bne.n	8004324 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0204 	orr.w	r2, r2, #4
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	e007      	b.n	8004334 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0204 	bic.w	r2, r2, #4
 8004332:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	431a      	orrs	r2, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	ea42 0103 	orr.w	r1, r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	1e5a      	subs	r2, r3, #1
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3020 	ldrb.w	r3, [r3, #32]
 800438a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800438c:	7cfb      	ldrb	r3, [r7, #19]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d003      	beq.n	800439a <HAL_CAN_ConfigFilter+0x26>
 8004392:	7cfb      	ldrb	r3, [r7, #19]
 8004394:	2b02      	cmp	r3, #2
 8004396:	f040 80be 	bne.w	8004516 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800439a:	4b65      	ldr	r3, [pc, #404]	; (8004530 <HAL_CAN_ConfigFilter+0x1bc>)
 800439c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80043a4:	f043 0201 	orr.w	r2, r3, #1
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80043b4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c8:	021b      	lsls	r3, r3, #8
 80043ca:	431a      	orrs	r2, r3
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	f003 031f 	and.w	r3, r3, #31
 80043da:	2201      	movs	r2, #1
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	43db      	mvns	r3, r3
 80043ec:	401a      	ands	r2, r3
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d123      	bne.n	8004444 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	43db      	mvns	r3, r3
 8004406:	401a      	ands	r2, r3
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800441e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	3248      	adds	r2, #72	; 0x48
 8004424:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004438:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800443a:	6979      	ldr	r1, [r7, #20]
 800443c:	3348      	adds	r3, #72	; 0x48
 800443e:	00db      	lsls	r3, r3, #3
 8004440:	440b      	add	r3, r1
 8004442:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	69db      	ldr	r3, [r3, #28]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d122      	bne.n	8004492 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	431a      	orrs	r2, r3
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800446c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	3248      	adds	r2, #72	; 0x48
 8004472:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004486:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004488:	6979      	ldr	r1, [r7, #20]
 800448a:	3348      	adds	r3, #72	; 0x48
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	440b      	add	r3, r1
 8004490:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d109      	bne.n	80044ae <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	43db      	mvns	r3, r3
 80044a4:	401a      	ands	r2, r3
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80044ac:	e007      	b.n	80044be <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d109      	bne.n	80044da <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	43db      	mvns	r3, r3
 80044d0:	401a      	ands	r2, r3
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80044d8:	e007      	b.n	80044ea <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	431a      	orrs	r2, r3
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d107      	bne.n	8004502 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	431a      	orrs	r2, r3
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004508:	f023 0201 	bic.w	r2, r3, #1
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	e006      	b.n	8004524 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
  }
}
 8004524:	4618      	mov	r0, r3
 8004526:	371c      	adds	r7, #28
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	40006400 	.word	0x40006400

08004534 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2b01      	cmp	r3, #1
 8004546:	d12e      	bne.n	80045a6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004560:	f7ff fe00 	bl	8004164 <HAL_GetTick>
 8004564:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004566:	e012      	b.n	800458e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004568:	f7ff fdfc 	bl	8004164 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b0a      	cmp	r3, #10
 8004574:	d90b      	bls.n	800458e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2205      	movs	r2, #5
 8004586:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e012      	b.n	80045b4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1e5      	bne.n	8004568 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	e006      	b.n	80045b4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
  }
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045cc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80045ce:	7bfb      	ldrb	r3, [r7, #15]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d002      	beq.n	80045da <HAL_CAN_ActivateNotification+0x1e>
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d109      	bne.n	80045ee <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6959      	ldr	r1, [r3, #20]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	683a      	ldr	r2, [r7, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	e006      	b.n	80045fc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
  }
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08a      	sub	sp, #40	; 0x28
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004610:	2300      	movs	r3, #0
 8004612:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	d07c      	beq.n	8004748 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b00      	cmp	r3, #0
 8004656:	d023      	beq.n	80046a0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2201      	movs	r2, #1
 800465e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f983 	bl	8004976 <HAL_CAN_TxMailbox0CompleteCallback>
 8004670:	e016      	b.n	80046a0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	f003 0304 	and.w	r3, r3, #4
 8004678:	2b00      	cmp	r3, #0
 800467a:	d004      	beq.n	8004686 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004682:	627b      	str	r3, [r7, #36]	; 0x24
 8004684:	e00c      	b.n	80046a0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b00      	cmp	r3, #0
 800468e:	d004      	beq.n	800469a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004692:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004696:	627b      	str	r3, [r7, #36]	; 0x24
 8004698:	e002      	b.n	80046a0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f989 	bl	80049b2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d024      	beq.n	80046f4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f963 	bl	800498a <HAL_CAN_TxMailbox1CompleteCallback>
 80046c4:	e016      	b.n	80046f4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d004      	beq.n	80046da <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80046d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046d6:	627b      	str	r3, [r7, #36]	; 0x24
 80046d8:	e00c      	b.n	80046f4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d004      	beq.n	80046ee <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80046e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046ea:	627b      	str	r3, [r7, #36]	; 0x24
 80046ec:	e002      	b.n	80046f4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f969 	bl	80049c6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d024      	beq.n	8004748 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004706:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d003      	beq.n	800471a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f943 	bl	800499e <HAL_CAN_TxMailbox2CompleteCallback>
 8004718:	e016      	b.n	8004748 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d004      	beq.n	800472e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800472a:	627b      	str	r3, [r7, #36]	; 0x24
 800472c:	e00c      	b.n	8004748 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d004      	beq.n	8004742 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800473e:	627b      	str	r3, [r7, #36]	; 0x24
 8004740:	e002      	b.n	8004748 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f949 	bl	80049da <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004748:	6a3b      	ldr	r3, [r7, #32]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00c      	beq.n	800476c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b00      	cmp	r3, #0
 800475a:	d007      	beq.n	800476c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004762:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2210      	movs	r2, #16
 800476a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	f003 0304 	and.w	r3, r3, #4
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00b      	beq.n	800478e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d006      	beq.n	800478e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2208      	movs	r2, #8
 8004786:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f93a 	bl	8004a02 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d009      	beq.n	80047ac <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d002      	beq.n	80047ac <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f921 	bl	80049ee <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80047ac:	6a3b      	ldr	r3, [r7, #32]
 80047ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00c      	beq.n	80047d0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	f003 0310 	and.w	r3, r3, #16
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d007      	beq.n	80047d0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2210      	movs	r2, #16
 80047ce:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80047d0:	6a3b      	ldr	r3, [r7, #32]
 80047d2:	f003 0320 	and.w	r3, r3, #32
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00b      	beq.n	80047f2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f003 0308 	and.w	r3, r3, #8
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d006      	beq.n	80047f2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2208      	movs	r2, #8
 80047ea:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 f91c 	bl	8004a2a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d009      	beq.n	8004810 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	f003 0303 	and.w	r3, r3, #3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f903 	bl	8004a16 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004810:	6a3b      	ldr	r3, [r7, #32]
 8004812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00b      	beq.n	8004832 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f003 0310 	and.w	r3, r3, #16
 8004820:	2b00      	cmp	r3, #0
 8004822:	d006      	beq.n	8004832 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2210      	movs	r2, #16
 800482a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f906 	bl	8004a3e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004832:	6a3b      	ldr	r3, [r7, #32]
 8004834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00b      	beq.n	8004854 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d006      	beq.n	8004854 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2208      	movs	r2, #8
 800484c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 f8ff 	bl	8004a52 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d07b      	beq.n	8004956 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	2b00      	cmp	r3, #0
 8004866:	d072      	beq.n	800494e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486e:	2b00      	cmp	r3, #0
 8004870:	d008      	beq.n	8004884 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800487c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004884:	6a3b      	ldr	r3, [r7, #32]
 8004886:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800488a:	2b00      	cmp	r3, #0
 800488c:	d008      	beq.n	80048a0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489a:	f043 0302 	orr.w	r3, r3, #2
 800489e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80048a0:	6a3b      	ldr	r3, [r7, #32]
 80048a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d008      	beq.n	80048bc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80048b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b6:	f043 0304 	orr.w	r3, r3, #4
 80048ba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d043      	beq.n	800494e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d03e      	beq.n	800494e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80048d6:	2b60      	cmp	r3, #96	; 0x60
 80048d8:	d02b      	beq.n	8004932 <HAL_CAN_IRQHandler+0x32a>
 80048da:	2b60      	cmp	r3, #96	; 0x60
 80048dc:	d82e      	bhi.n	800493c <HAL_CAN_IRQHandler+0x334>
 80048de:	2b50      	cmp	r3, #80	; 0x50
 80048e0:	d022      	beq.n	8004928 <HAL_CAN_IRQHandler+0x320>
 80048e2:	2b50      	cmp	r3, #80	; 0x50
 80048e4:	d82a      	bhi.n	800493c <HAL_CAN_IRQHandler+0x334>
 80048e6:	2b40      	cmp	r3, #64	; 0x40
 80048e8:	d019      	beq.n	800491e <HAL_CAN_IRQHandler+0x316>
 80048ea:	2b40      	cmp	r3, #64	; 0x40
 80048ec:	d826      	bhi.n	800493c <HAL_CAN_IRQHandler+0x334>
 80048ee:	2b30      	cmp	r3, #48	; 0x30
 80048f0:	d010      	beq.n	8004914 <HAL_CAN_IRQHandler+0x30c>
 80048f2:	2b30      	cmp	r3, #48	; 0x30
 80048f4:	d822      	bhi.n	800493c <HAL_CAN_IRQHandler+0x334>
 80048f6:	2b10      	cmp	r3, #16
 80048f8:	d002      	beq.n	8004900 <HAL_CAN_IRQHandler+0x2f8>
 80048fa:	2b20      	cmp	r3, #32
 80048fc:	d005      	beq.n	800490a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80048fe:	e01d      	b.n	800493c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004902:	f043 0308 	orr.w	r3, r3, #8
 8004906:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004908:	e019      	b.n	800493e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800490a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490c:	f043 0310 	orr.w	r3, r3, #16
 8004910:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004912:	e014      	b.n	800493e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	f043 0320 	orr.w	r3, r3, #32
 800491a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800491c:	e00f      	b.n	800493e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004926:	e00a      	b.n	800493e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800492e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004930:	e005      	b.n	800493e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004934:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004938:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800493a:	e000      	b.n	800493e <HAL_CAN_IRQHandler+0x336>
            break;
 800493c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	699a      	ldr	r2, [r3, #24]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800494c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2204      	movs	r2, #4
 8004954:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004958:	2b00      	cmp	r3, #0
 800495a:	d008      	beq.n	800496e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f87c 	bl	8004a66 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800496e:	bf00      	nop
 8004970:	3728      	adds	r7, #40	; 0x28
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr

080049b2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b083      	sub	sp, #12
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80049ba:	bf00      	nop
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80049ce:	bf00      	nop
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80049e2:	bf00      	nop
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b083      	sub	sp, #12
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b083      	sub	sp, #12
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr

08004a16 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004a16:	b480      	push	{r7}
 8004a18:	b083      	sub	sp, #12
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004a1e:	bf00      	nop
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b083      	sub	sp, #12
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004a32:	bf00      	nop
 8004a34:	370c      	adds	r7, #12
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b083      	sub	sp, #12
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004a6e:	bf00      	nop
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
	...

08004a7c <__NVIC_SetPriorityGrouping>:
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a8c:	4b0c      	ldr	r3, [pc, #48]	; (8004ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a98:	4013      	ands	r3, r2
 8004a9a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004aa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aae:	4a04      	ldr	r2, [pc, #16]	; (8004ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	60d3      	str	r3, [r2, #12]
}
 8004ab4:	bf00      	nop
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr
 8004ac0:	e000ed00 	.word	0xe000ed00

08004ac4 <__NVIC_GetPriorityGrouping>:
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ac8:	4b04      	ldr	r3, [pc, #16]	; (8004adc <__NVIC_GetPriorityGrouping+0x18>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	0a1b      	lsrs	r3, r3, #8
 8004ace:	f003 0307 	and.w	r3, r3, #7
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	e000ed00 	.word	0xe000ed00

08004ae0 <__NVIC_EnableIRQ>:
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	db0b      	blt.n	8004b0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004af2:	79fb      	ldrb	r3, [r7, #7]
 8004af4:	f003 021f 	and.w	r2, r3, #31
 8004af8:	4907      	ldr	r1, [pc, #28]	; (8004b18 <__NVIC_EnableIRQ+0x38>)
 8004afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004afe:	095b      	lsrs	r3, r3, #5
 8004b00:	2001      	movs	r0, #1
 8004b02:	fa00 f202 	lsl.w	r2, r0, r2
 8004b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	e000e100 	.word	0xe000e100

08004b1c <__NVIC_SetPriority>:
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	6039      	str	r1, [r7, #0]
 8004b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	db0a      	blt.n	8004b46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	490c      	ldr	r1, [pc, #48]	; (8004b68 <__NVIC_SetPriority+0x4c>)
 8004b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3a:	0112      	lsls	r2, r2, #4
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	440b      	add	r3, r1
 8004b40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004b44:	e00a      	b.n	8004b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	b2da      	uxtb	r2, r3
 8004b4a:	4908      	ldr	r1, [pc, #32]	; (8004b6c <__NVIC_SetPriority+0x50>)
 8004b4c:	79fb      	ldrb	r3, [r7, #7]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	3b04      	subs	r3, #4
 8004b54:	0112      	lsls	r2, r2, #4
 8004b56:	b2d2      	uxtb	r2, r2
 8004b58:	440b      	add	r3, r1
 8004b5a:	761a      	strb	r2, [r3, #24]
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr
 8004b68:	e000e100 	.word	0xe000e100
 8004b6c:	e000ed00 	.word	0xe000ed00

08004b70 <NVIC_EncodePriority>:
{
 8004b70:	b480      	push	{r7}
 8004b72:	b089      	sub	sp, #36	; 0x24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f003 0307 	and.w	r3, r3, #7
 8004b82:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	f1c3 0307 	rsb	r3, r3, #7
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	bf28      	it	cs
 8004b8e:	2304      	movcs	r3, #4
 8004b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	3304      	adds	r3, #4
 8004b96:	2b06      	cmp	r3, #6
 8004b98:	d902      	bls.n	8004ba0 <NVIC_EncodePriority+0x30>
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	3b03      	subs	r3, #3
 8004b9e:	e000      	b.n	8004ba2 <NVIC_EncodePriority+0x32>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	43da      	mvns	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	401a      	ands	r2, r3
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc2:	43d9      	mvns	r1, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bc8:	4313      	orrs	r3, r2
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3724      	adds	r7, #36	; 0x24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
	...

08004bd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004be8:	d301      	bcc.n	8004bee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bea:	2301      	movs	r3, #1
 8004bec:	e00f      	b.n	8004c0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bee:	4a0a      	ldr	r2, [pc, #40]	; (8004c18 <SysTick_Config+0x40>)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bf6:	210f      	movs	r1, #15
 8004bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfc:	f7ff ff8e 	bl	8004b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c00:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <SysTick_Config+0x40>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c06:	4b04      	ldr	r3, [pc, #16]	; (8004c18 <SysTick_Config+0x40>)
 8004c08:	2207      	movs	r2, #7
 8004c0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	e000e010 	.word	0xe000e010

08004c1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7ff ff29 	bl	8004a7c <__NVIC_SetPriorityGrouping>
}
 8004c2a:	bf00      	nop
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}

08004c32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c32:	b580      	push	{r7, lr}
 8004c34:	b086      	sub	sp, #24
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	4603      	mov	r3, r0
 8004c3a:	60b9      	str	r1, [r7, #8]
 8004c3c:	607a      	str	r2, [r7, #4]
 8004c3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c44:	f7ff ff3e 	bl	8004ac4 <__NVIC_GetPriorityGrouping>
 8004c48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	68b9      	ldr	r1, [r7, #8]
 8004c4e:	6978      	ldr	r0, [r7, #20]
 8004c50:	f7ff ff8e 	bl	8004b70 <NVIC_EncodePriority>
 8004c54:	4602      	mov	r2, r0
 8004c56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c5a:	4611      	mov	r1, r2
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7ff ff5d 	bl	8004b1c <__NVIC_SetPriority>
}
 8004c62:	bf00      	nop
 8004c64:	3718      	adds	r7, #24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b082      	sub	sp, #8
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	4603      	mov	r3, r0
 8004c72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff ff31 	bl	8004ae0 <__NVIC_EnableIRQ>
}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b082      	sub	sp, #8
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff ffa2 	bl	8004bd8 <SysTick_Config>
 8004c94:	4603      	mov	r3, r0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
	...

08004ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b089      	sub	sp, #36	; 0x24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004caa:	2300      	movs	r3, #0
 8004cac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
 8004cba:	e16b      	b.n	8004f94 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	4013      	ands	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	f040 815a 	bne.w	8004f8e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f003 0303 	and.w	r3, r3, #3
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d005      	beq.n	8004cf2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	d130      	bne.n	8004d54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	2203      	movs	r2, #3
 8004cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004d02:	43db      	mvns	r3, r3
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	4013      	ands	r3, r2
 8004d08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68da      	ldr	r2, [r3, #12]
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	fa02 f303 	lsl.w	r3, r2, r3
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	69ba      	ldr	r2, [r7, #24]
 8004d20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d28:	2201      	movs	r2, #1
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d30:	43db      	mvns	r3, r3
 8004d32:	69ba      	ldr	r2, [r7, #24]
 8004d34:	4013      	ands	r3, r2
 8004d36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	091b      	lsrs	r3, r3, #4
 8004d3e:	f003 0201 	and.w	r2, r3, #1
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	fa02 f303 	lsl.w	r3, r2, r3
 8004d48:	69ba      	ldr	r2, [r7, #24]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f003 0303 	and.w	r3, r3, #3
 8004d5c:	2b03      	cmp	r3, #3
 8004d5e:	d017      	beq.n	8004d90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	2203      	movs	r2, #3
 8004d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d70:	43db      	mvns	r3, r3
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	4013      	ands	r3, r2
 8004d76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	fa02 f303 	lsl.w	r3, r2, r3
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f003 0303 	and.w	r3, r3, #3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d123      	bne.n	8004de4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	08da      	lsrs	r2, r3, #3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3208      	adds	r2, #8
 8004da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	220f      	movs	r2, #15
 8004db4:	fa02 f303 	lsl.w	r3, r2, r3
 8004db8:	43db      	mvns	r3, r3
 8004dba:	69ba      	ldr	r2, [r7, #24]
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	691a      	ldr	r2, [r3, #16]
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	f003 0307 	and.w	r3, r3, #7
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	08da      	lsrs	r2, r3, #3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	3208      	adds	r2, #8
 8004dde:	69b9      	ldr	r1, [r7, #24]
 8004de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	005b      	lsls	r3, r3, #1
 8004dee:	2203      	movs	r2, #3
 8004df0:	fa02 f303 	lsl.w	r3, r2, r3
 8004df4:	43db      	mvns	r3, r3
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f003 0203 	and.w	r2, r3, #3
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 80b4 	beq.w	8004f8e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	4b60      	ldr	r3, [pc, #384]	; (8004fac <HAL_GPIO_Init+0x30c>)
 8004e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2e:	4a5f      	ldr	r2, [pc, #380]	; (8004fac <HAL_GPIO_Init+0x30c>)
 8004e30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e34:	6453      	str	r3, [r2, #68]	; 0x44
 8004e36:	4b5d      	ldr	r3, [pc, #372]	; (8004fac <HAL_GPIO_Init+0x30c>)
 8004e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e42:	4a5b      	ldr	r2, [pc, #364]	; (8004fb0 <HAL_GPIO_Init+0x310>)
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	089b      	lsrs	r3, r3, #2
 8004e48:	3302      	adds	r3, #2
 8004e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	220f      	movs	r2, #15
 8004e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5e:	43db      	mvns	r3, r3
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	4013      	ands	r3, r2
 8004e64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a52      	ldr	r2, [pc, #328]	; (8004fb4 <HAL_GPIO_Init+0x314>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d02b      	beq.n	8004ec6 <HAL_GPIO_Init+0x226>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a51      	ldr	r2, [pc, #324]	; (8004fb8 <HAL_GPIO_Init+0x318>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d025      	beq.n	8004ec2 <HAL_GPIO_Init+0x222>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a50      	ldr	r2, [pc, #320]	; (8004fbc <HAL_GPIO_Init+0x31c>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d01f      	beq.n	8004ebe <HAL_GPIO_Init+0x21e>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a4f      	ldr	r2, [pc, #316]	; (8004fc0 <HAL_GPIO_Init+0x320>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d019      	beq.n	8004eba <HAL_GPIO_Init+0x21a>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a4e      	ldr	r2, [pc, #312]	; (8004fc4 <HAL_GPIO_Init+0x324>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d013      	beq.n	8004eb6 <HAL_GPIO_Init+0x216>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a4d      	ldr	r2, [pc, #308]	; (8004fc8 <HAL_GPIO_Init+0x328>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d00d      	beq.n	8004eb2 <HAL_GPIO_Init+0x212>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a4c      	ldr	r2, [pc, #304]	; (8004fcc <HAL_GPIO_Init+0x32c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d007      	beq.n	8004eae <HAL_GPIO_Init+0x20e>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a4b      	ldr	r2, [pc, #300]	; (8004fd0 <HAL_GPIO_Init+0x330>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d101      	bne.n	8004eaa <HAL_GPIO_Init+0x20a>
 8004ea6:	2307      	movs	r3, #7
 8004ea8:	e00e      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004eaa:	2308      	movs	r3, #8
 8004eac:	e00c      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004eae:	2306      	movs	r3, #6
 8004eb0:	e00a      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004eb2:	2305      	movs	r3, #5
 8004eb4:	e008      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004eb6:	2304      	movs	r3, #4
 8004eb8:	e006      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e004      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004ebe:	2302      	movs	r3, #2
 8004ec0:	e002      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <HAL_GPIO_Init+0x228>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	69fa      	ldr	r2, [r7, #28]
 8004eca:	f002 0203 	and.w	r2, r2, #3
 8004ece:	0092      	lsls	r2, r2, #2
 8004ed0:	4093      	lsls	r3, r2
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ed8:	4935      	ldr	r1, [pc, #212]	; (8004fb0 <HAL_GPIO_Init+0x310>)
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	089b      	lsrs	r3, r3, #2
 8004ede:	3302      	adds	r3, #2
 8004ee0:	69ba      	ldr	r2, [r7, #24]
 8004ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ee6:	4b3b      	ldr	r3, [pc, #236]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	69ba      	ldr	r2, [r7, #24]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f0a:	4a32      	ldr	r2, [pc, #200]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f10:	4b30      	ldr	r3, [pc, #192]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	69ba      	ldr	r2, [r7, #24]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d003      	beq.n	8004f34 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f34:	4a27      	ldr	r2, [pc, #156]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f3a:	4b26      	ldr	r3, [pc, #152]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	43db      	mvns	r3, r3
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	4013      	ands	r3, r2
 8004f48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f5e:	4a1d      	ldr	r2, [pc, #116]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f64:	4b1b      	ldr	r3, [pc, #108]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	4013      	ands	r3, r2
 8004f72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d003      	beq.n	8004f88 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f88:	4a12      	ldr	r2, [pc, #72]	; (8004fd4 <HAL_GPIO_Init+0x334>)
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	3301      	adds	r3, #1
 8004f92:	61fb      	str	r3, [r7, #28]
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	2b0f      	cmp	r3, #15
 8004f98:	f67f ae90 	bls.w	8004cbc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	bf00      	nop
 8004fa0:	3724      	adds	r7, #36	; 0x24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40023800 	.word	0x40023800
 8004fb0:	40013800 	.word	0x40013800
 8004fb4:	40020000 	.word	0x40020000
 8004fb8:	40020400 	.word	0x40020400
 8004fbc:	40020800 	.word	0x40020800
 8004fc0:	40020c00 	.word	0x40020c00
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	40021400 	.word	0x40021400
 8004fcc:	40021800 	.word	0x40021800
 8004fd0:	40021c00 	.word	0x40021c00
 8004fd4:	40013c00 	.word	0x40013c00

08004fd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	807b      	strh	r3, [r7, #2]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fe8:	787b      	ldrb	r3, [r7, #1]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fee:	887a      	ldrh	r2, [r7, #2]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ff4:	e003      	b.n	8004ffe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ff6:	887b      	ldrh	r3, [r7, #2]
 8004ff8:	041a      	lsls	r2, r3, #16
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	619a      	str	r2, [r3, #24]
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
	...

0800500c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e267      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d075      	beq.n	8005116 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800502a:	4b88      	ldr	r3, [pc, #544]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	2b04      	cmp	r3, #4
 8005034:	d00c      	beq.n	8005050 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005036:	4b85      	ldr	r3, [pc, #532]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800503e:	2b08      	cmp	r3, #8
 8005040:	d112      	bne.n	8005068 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005042:	4b82      	ldr	r3, [pc, #520]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800504a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800504e:	d10b      	bne.n	8005068 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005050:	4b7e      	ldr	r3, [pc, #504]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d05b      	beq.n	8005114 <HAL_RCC_OscConfig+0x108>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d157      	bne.n	8005114 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e242      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005070:	d106      	bne.n	8005080 <HAL_RCC_OscConfig+0x74>
 8005072:	4b76      	ldr	r3, [pc, #472]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a75      	ldr	r2, [pc, #468]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	e01d      	b.n	80050bc <HAL_RCC_OscConfig+0xb0>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005088:	d10c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x98>
 800508a:	4b70      	ldr	r3, [pc, #448]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a6f      	ldr	r2, [pc, #444]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005094:	6013      	str	r3, [r2, #0]
 8005096:	4b6d      	ldr	r3, [pc, #436]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a6c      	ldr	r2, [pc, #432]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	e00b      	b.n	80050bc <HAL_RCC_OscConfig+0xb0>
 80050a4:	4b69      	ldr	r3, [pc, #420]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a68      	ldr	r2, [pc, #416]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ae:	6013      	str	r3, [r2, #0]
 80050b0:	4b66      	ldr	r3, [pc, #408]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a65      	ldr	r2, [pc, #404]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d013      	beq.n	80050ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c4:	f7ff f84e 	bl	8004164 <HAL_GetTick>
 80050c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ca:	e008      	b.n	80050de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050cc:	f7ff f84a 	bl	8004164 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	2b64      	cmp	r3, #100	; 0x64
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e207      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050de:	4b5b      	ldr	r3, [pc, #364]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d0f0      	beq.n	80050cc <HAL_RCC_OscConfig+0xc0>
 80050ea:	e014      	b.n	8005116 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ec:	f7ff f83a 	bl	8004164 <HAL_GetTick>
 80050f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050f4:	f7ff f836 	bl	8004164 <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b64      	cmp	r3, #100	; 0x64
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e1f3      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005106:	4b51      	ldr	r3, [pc, #324]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1f0      	bne.n	80050f4 <HAL_RCC_OscConfig+0xe8>
 8005112:	e000      	b.n	8005116 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d063      	beq.n	80051ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005122:	4b4a      	ldr	r3, [pc, #296]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 030c 	and.w	r3, r3, #12
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800512e:	4b47      	ldr	r3, [pc, #284]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005136:	2b08      	cmp	r3, #8
 8005138:	d11c      	bne.n	8005174 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800513a:	4b44      	ldr	r3, [pc, #272]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d116      	bne.n	8005174 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005146:	4b41      	ldr	r3, [pc, #260]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d005      	beq.n	800515e <HAL_RCC_OscConfig+0x152>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d001      	beq.n	800515e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e1c7      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800515e:	4b3b      	ldr	r3, [pc, #236]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	4937      	ldr	r1, [pc, #220]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800516e:	4313      	orrs	r3, r2
 8005170:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005172:	e03a      	b.n	80051ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d020      	beq.n	80051be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800517c:	4b34      	ldr	r3, [pc, #208]	; (8005250 <HAL_RCC_OscConfig+0x244>)
 800517e:	2201      	movs	r2, #1
 8005180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005182:	f7fe ffef 	bl	8004164 <HAL_GetTick>
 8005186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005188:	e008      	b.n	800519c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800518a:	f7fe ffeb 	bl	8004164 <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	2b02      	cmp	r3, #2
 8005196:	d901      	bls.n	800519c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e1a8      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800519c:	4b2b      	ldr	r3, [pc, #172]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0f0      	beq.n	800518a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051a8:	4b28      	ldr	r3, [pc, #160]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	00db      	lsls	r3, r3, #3
 80051b6:	4925      	ldr	r1, [pc, #148]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	600b      	str	r3, [r1, #0]
 80051bc:	e015      	b.n	80051ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051be:	4b24      	ldr	r3, [pc, #144]	; (8005250 <HAL_RCC_OscConfig+0x244>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c4:	f7fe ffce 	bl	8004164 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051cc:	f7fe ffca 	bl	8004164 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e187      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051de:	4b1b      	ldr	r3, [pc, #108]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d036      	beq.n	8005264 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d016      	beq.n	800522c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051fe:	4b15      	ldr	r3, [pc, #84]	; (8005254 <HAL_RCC_OscConfig+0x248>)
 8005200:	2201      	movs	r2, #1
 8005202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005204:	f7fe ffae 	bl	8004164 <HAL_GetTick>
 8005208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800520a:	e008      	b.n	800521e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800520c:	f7fe ffaa 	bl	8004164 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b02      	cmp	r3, #2
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e167      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800521e:	4b0b      	ldr	r3, [pc, #44]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d0f0      	beq.n	800520c <HAL_RCC_OscConfig+0x200>
 800522a:	e01b      	b.n	8005264 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800522c:	4b09      	ldr	r3, [pc, #36]	; (8005254 <HAL_RCC_OscConfig+0x248>)
 800522e:	2200      	movs	r2, #0
 8005230:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005232:	f7fe ff97 	bl	8004164 <HAL_GetTick>
 8005236:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005238:	e00e      	b.n	8005258 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800523a:	f7fe ff93 	bl	8004164 <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d907      	bls.n	8005258 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e150      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
 800524c:	40023800 	.word	0x40023800
 8005250:	42470000 	.word	0x42470000
 8005254:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005258:	4b88      	ldr	r3, [pc, #544]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800525a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1ea      	bne.n	800523a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0304 	and.w	r3, r3, #4
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 8097 	beq.w	80053a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005272:	2300      	movs	r3, #0
 8005274:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005276:	4b81      	ldr	r3, [pc, #516]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10f      	bne.n	80052a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005282:	2300      	movs	r3, #0
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	4b7d      	ldr	r3, [pc, #500]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	4a7c      	ldr	r2, [pc, #496]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800528c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005290:	6413      	str	r3, [r2, #64]	; 0x40
 8005292:	4b7a      	ldr	r3, [pc, #488]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800529a:	60bb      	str	r3, [r7, #8]
 800529c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800529e:	2301      	movs	r3, #1
 80052a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a2:	4b77      	ldr	r3, [pc, #476]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d118      	bne.n	80052e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052ae:	4b74      	ldr	r3, [pc, #464]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a73      	ldr	r2, [pc, #460]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052ba:	f7fe ff53 	bl	8004164 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052c2:	f7fe ff4f 	bl	8004164 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e10c      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d4:	4b6a      	ldr	r3, [pc, #424]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0f0      	beq.n	80052c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d106      	bne.n	80052f6 <HAL_RCC_OscConfig+0x2ea>
 80052e8:	4b64      	ldr	r3, [pc, #400]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80052ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ec:	4a63      	ldr	r2, [pc, #396]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80052ee:	f043 0301 	orr.w	r3, r3, #1
 80052f2:	6713      	str	r3, [r2, #112]	; 0x70
 80052f4:	e01c      	b.n	8005330 <HAL_RCC_OscConfig+0x324>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	2b05      	cmp	r3, #5
 80052fc:	d10c      	bne.n	8005318 <HAL_RCC_OscConfig+0x30c>
 80052fe:	4b5f      	ldr	r3, [pc, #380]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005302:	4a5e      	ldr	r2, [pc, #376]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005304:	f043 0304 	orr.w	r3, r3, #4
 8005308:	6713      	str	r3, [r2, #112]	; 0x70
 800530a:	4b5c      	ldr	r3, [pc, #368]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800530c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800530e:	4a5b      	ldr	r2, [pc, #364]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005310:	f043 0301 	orr.w	r3, r3, #1
 8005314:	6713      	str	r3, [r2, #112]	; 0x70
 8005316:	e00b      	b.n	8005330 <HAL_RCC_OscConfig+0x324>
 8005318:	4b58      	ldr	r3, [pc, #352]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531c:	4a57      	ldr	r2, [pc, #348]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800531e:	f023 0301 	bic.w	r3, r3, #1
 8005322:	6713      	str	r3, [r2, #112]	; 0x70
 8005324:	4b55      	ldr	r3, [pc, #340]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005328:	4a54      	ldr	r2, [pc, #336]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800532a:	f023 0304 	bic.w	r3, r3, #4
 800532e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d015      	beq.n	8005364 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005338:	f7fe ff14 	bl	8004164 <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800533e:	e00a      	b.n	8005356 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005340:	f7fe ff10 	bl	8004164 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	f241 3288 	movw	r2, #5000	; 0x1388
 800534e:	4293      	cmp	r3, r2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e0cb      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005356:	4b49      	ldr	r3, [pc, #292]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0ee      	beq.n	8005340 <HAL_RCC_OscConfig+0x334>
 8005362:	e014      	b.n	800538e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005364:	f7fe fefe 	bl	8004164 <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800536a:	e00a      	b.n	8005382 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800536c:	f7fe fefa 	bl	8004164 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	f241 3288 	movw	r2, #5000	; 0x1388
 800537a:	4293      	cmp	r3, r2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e0b5      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005382:	4b3e      	ldr	r3, [pc, #248]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1ee      	bne.n	800536c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800538e:	7dfb      	ldrb	r3, [r7, #23]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d105      	bne.n	80053a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005394:	4b39      	ldr	r3, [pc, #228]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	4a38      	ldr	r2, [pc, #224]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800539a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800539e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 80a1 	beq.w	80054ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053aa:	4b34      	ldr	r3, [pc, #208]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 030c 	and.w	r3, r3, #12
 80053b2:	2b08      	cmp	r3, #8
 80053b4:	d05c      	beq.n	8005470 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d141      	bne.n	8005442 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053be:	4b31      	ldr	r3, [pc, #196]	; (8005484 <HAL_RCC_OscConfig+0x478>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c4:	f7fe fece 	bl	8004164 <HAL_GetTick>
 80053c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ca:	e008      	b.n	80053de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053cc:	f7fe feca 	bl	8004164 <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d901      	bls.n	80053de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e087      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053de:	4b27      	ldr	r3, [pc, #156]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f0      	bne.n	80053cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69da      	ldr	r2, [r3, #28]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	019b      	lsls	r3, r3, #6
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005400:	085b      	lsrs	r3, r3, #1
 8005402:	3b01      	subs	r3, #1
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540c:	061b      	lsls	r3, r3, #24
 800540e:	491b      	ldr	r1, [pc, #108]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005410:	4313      	orrs	r3, r2
 8005412:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005414:	4b1b      	ldr	r3, [pc, #108]	; (8005484 <HAL_RCC_OscConfig+0x478>)
 8005416:	2201      	movs	r2, #1
 8005418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541a:	f7fe fea3 	bl	8004164 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005420:	e008      	b.n	8005434 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005422:	f7fe fe9f 	bl	8004164 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	d901      	bls.n	8005434 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e05c      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005434:	4b11      	ldr	r3, [pc, #68]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0f0      	beq.n	8005422 <HAL_RCC_OscConfig+0x416>
 8005440:	e054      	b.n	80054ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005442:	4b10      	ldr	r3, [pc, #64]	; (8005484 <HAL_RCC_OscConfig+0x478>)
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005448:	f7fe fe8c 	bl	8004164 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005450:	f7fe fe88 	bl	8004164 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e045      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005462:	4b06      	ldr	r3, [pc, #24]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x444>
 800546e:	e03d      	b.n	80054ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d107      	bne.n	8005488 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e038      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
 800547c:	40023800 	.word	0x40023800
 8005480:	40007000 	.word	0x40007000
 8005484:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005488:	4b1b      	ldr	r3, [pc, #108]	; (80054f8 <HAL_RCC_OscConfig+0x4ec>)
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d028      	beq.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d121      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d11a      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80054b8:	4013      	ands	r3, r2
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d111      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ce:	085b      	lsrs	r3, r3, #1
 80054d0:	3b01      	subs	r3, #1
 80054d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d107      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d001      	beq.n	80054ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e000      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40023800 	.word	0x40023800

080054fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e0cc      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005510:	4b68      	ldr	r3, [pc, #416]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0307 	and.w	r3, r3, #7
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d90c      	bls.n	8005538 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800551e:	4b65      	ldr	r3, [pc, #404]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	b2d2      	uxtb	r2, r2
 8005524:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005526:	4b63      	ldr	r3, [pc, #396]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0307 	and.w	r3, r3, #7
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	429a      	cmp	r2, r3
 8005532:	d001      	beq.n	8005538 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e0b8      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d020      	beq.n	8005586 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d005      	beq.n	800555c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005550:	4b59      	ldr	r3, [pc, #356]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	4a58      	ldr	r2, [pc, #352]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005556:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800555a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0308 	and.w	r3, r3, #8
 8005564:	2b00      	cmp	r3, #0
 8005566:	d005      	beq.n	8005574 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005568:	4b53      	ldr	r3, [pc, #332]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	4a52      	ldr	r2, [pc, #328]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800556e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005572:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005574:	4b50      	ldr	r3, [pc, #320]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	494d      	ldr	r1, [pc, #308]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005582:	4313      	orrs	r3, r2
 8005584:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	d044      	beq.n	800561c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d107      	bne.n	80055aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800559a:	4b47      	ldr	r3, [pc, #284]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d119      	bne.n	80055da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e07f      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d003      	beq.n	80055ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055b6:	2b03      	cmp	r3, #3
 80055b8:	d107      	bne.n	80055ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ba:	4b3f      	ldr	r3, [pc, #252]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d109      	bne.n	80055da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e06f      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ca:	4b3b      	ldr	r3, [pc, #236]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e067      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055da:	4b37      	ldr	r3, [pc, #220]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f023 0203 	bic.w	r2, r3, #3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	4934      	ldr	r1, [pc, #208]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055ec:	f7fe fdba 	bl	8004164 <HAL_GetTick>
 80055f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055f2:	e00a      	b.n	800560a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055f4:	f7fe fdb6 	bl	8004164 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005602:	4293      	cmp	r3, r2
 8005604:	d901      	bls.n	800560a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e04f      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800560a:	4b2b      	ldr	r3, [pc, #172]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f003 020c 	and.w	r2, r3, #12
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	429a      	cmp	r2, r3
 800561a:	d1eb      	bne.n	80055f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800561c:	4b25      	ldr	r3, [pc, #148]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0307 	and.w	r3, r3, #7
 8005624:	683a      	ldr	r2, [r7, #0]
 8005626:	429a      	cmp	r2, r3
 8005628:	d20c      	bcs.n	8005644 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800562a:	4b22      	ldr	r3, [pc, #136]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005632:	4b20      	ldr	r3, [pc, #128]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	683a      	ldr	r2, [r7, #0]
 800563c:	429a      	cmp	r2, r3
 800563e:	d001      	beq.n	8005644 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e032      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0304 	and.w	r3, r3, #4
 800564c:	2b00      	cmp	r3, #0
 800564e:	d008      	beq.n	8005662 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005650:	4b19      	ldr	r3, [pc, #100]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	4916      	ldr	r1, [pc, #88]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800565e:	4313      	orrs	r3, r2
 8005660:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0308 	and.w	r3, r3, #8
 800566a:	2b00      	cmp	r3, #0
 800566c:	d009      	beq.n	8005682 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800566e:	4b12      	ldr	r3, [pc, #72]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	490e      	ldr	r1, [pc, #56]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800567e:	4313      	orrs	r3, r2
 8005680:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005682:	f000 f821 	bl	80056c8 <HAL_RCC_GetSysClockFreq>
 8005686:	4602      	mov	r2, r0
 8005688:	4b0b      	ldr	r3, [pc, #44]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	091b      	lsrs	r3, r3, #4
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	490a      	ldr	r1, [pc, #40]	; (80056bc <HAL_RCC_ClockConfig+0x1c0>)
 8005694:	5ccb      	ldrb	r3, [r1, r3]
 8005696:	fa22 f303 	lsr.w	r3, r2, r3
 800569a:	4a09      	ldr	r2, [pc, #36]	; (80056c0 <HAL_RCC_ClockConfig+0x1c4>)
 800569c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800569e:	4b09      	ldr	r3, [pc, #36]	; (80056c4 <HAL_RCC_ClockConfig+0x1c8>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fe fd1a 	bl	80040dc <HAL_InitTick>

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40023c00 	.word	0x40023c00
 80056b8:	40023800 	.word	0x40023800
 80056bc:	08006afc 	.word	0x08006afc
 80056c0:	2000000c 	.word	0x2000000c
 80056c4:	20000010 	.word	0x20000010

080056c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056cc:	b094      	sub	sp, #80	; 0x50
 80056ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	647b      	str	r3, [r7, #68]	; 0x44
 80056d4:	2300      	movs	r3, #0
 80056d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056d8:	2300      	movs	r3, #0
 80056da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056e0:	4b79      	ldr	r3, [pc, #484]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 030c 	and.w	r3, r3, #12
 80056e8:	2b08      	cmp	r3, #8
 80056ea:	d00d      	beq.n	8005708 <HAL_RCC_GetSysClockFreq+0x40>
 80056ec:	2b08      	cmp	r3, #8
 80056ee:	f200 80e1 	bhi.w	80058b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d002      	beq.n	80056fc <HAL_RCC_GetSysClockFreq+0x34>
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	d003      	beq.n	8005702 <HAL_RCC_GetSysClockFreq+0x3a>
 80056fa:	e0db      	b.n	80058b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056fc:	4b73      	ldr	r3, [pc, #460]	; (80058cc <HAL_RCC_GetSysClockFreq+0x204>)
 80056fe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005700:	e0db      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005702:	4b73      	ldr	r3, [pc, #460]	; (80058d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005704:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005706:	e0d8      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005708:	4b6f      	ldr	r3, [pc, #444]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005710:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005712:	4b6d      	ldr	r3, [pc, #436]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d063      	beq.n	80057e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800571e:	4b6a      	ldr	r3, [pc, #424]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	099b      	lsrs	r3, r3, #6
 8005724:	2200      	movs	r2, #0
 8005726:	63bb      	str	r3, [r7, #56]	; 0x38
 8005728:	63fa      	str	r2, [r7, #60]	; 0x3c
 800572a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005730:	633b      	str	r3, [r7, #48]	; 0x30
 8005732:	2300      	movs	r3, #0
 8005734:	637b      	str	r3, [r7, #52]	; 0x34
 8005736:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800573a:	4622      	mov	r2, r4
 800573c:	462b      	mov	r3, r5
 800573e:	f04f 0000 	mov.w	r0, #0
 8005742:	f04f 0100 	mov.w	r1, #0
 8005746:	0159      	lsls	r1, r3, #5
 8005748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800574c:	0150      	lsls	r0, r2, #5
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	4621      	mov	r1, r4
 8005754:	1a51      	subs	r1, r2, r1
 8005756:	6139      	str	r1, [r7, #16]
 8005758:	4629      	mov	r1, r5
 800575a:	eb63 0301 	sbc.w	r3, r3, r1
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	f04f 0200 	mov.w	r2, #0
 8005764:	f04f 0300 	mov.w	r3, #0
 8005768:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800576c:	4659      	mov	r1, fp
 800576e:	018b      	lsls	r3, r1, #6
 8005770:	4651      	mov	r1, sl
 8005772:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005776:	4651      	mov	r1, sl
 8005778:	018a      	lsls	r2, r1, #6
 800577a:	4651      	mov	r1, sl
 800577c:	ebb2 0801 	subs.w	r8, r2, r1
 8005780:	4659      	mov	r1, fp
 8005782:	eb63 0901 	sbc.w	r9, r3, r1
 8005786:	f04f 0200 	mov.w	r2, #0
 800578a:	f04f 0300 	mov.w	r3, #0
 800578e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005792:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005796:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800579a:	4690      	mov	r8, r2
 800579c:	4699      	mov	r9, r3
 800579e:	4623      	mov	r3, r4
 80057a0:	eb18 0303 	adds.w	r3, r8, r3
 80057a4:	60bb      	str	r3, [r7, #8]
 80057a6:	462b      	mov	r3, r5
 80057a8:	eb49 0303 	adc.w	r3, r9, r3
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057ba:	4629      	mov	r1, r5
 80057bc:	024b      	lsls	r3, r1, #9
 80057be:	4621      	mov	r1, r4
 80057c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057c4:	4621      	mov	r1, r4
 80057c6:	024a      	lsls	r2, r1, #9
 80057c8:	4610      	mov	r0, r2
 80057ca:	4619      	mov	r1, r3
 80057cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057ce:	2200      	movs	r2, #0
 80057d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80057d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80057d8:	f7fb f9b2 	bl	8000b40 <__aeabi_uldivmod>
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	4613      	mov	r3, r2
 80057e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057e4:	e058      	b.n	8005898 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057e6:	4b38      	ldr	r3, [pc, #224]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	099b      	lsrs	r3, r3, #6
 80057ec:	2200      	movs	r2, #0
 80057ee:	4618      	mov	r0, r3
 80057f0:	4611      	mov	r1, r2
 80057f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80057f6:	623b      	str	r3, [r7, #32]
 80057f8:	2300      	movs	r3, #0
 80057fa:	627b      	str	r3, [r7, #36]	; 0x24
 80057fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005800:	4642      	mov	r2, r8
 8005802:	464b      	mov	r3, r9
 8005804:	f04f 0000 	mov.w	r0, #0
 8005808:	f04f 0100 	mov.w	r1, #0
 800580c:	0159      	lsls	r1, r3, #5
 800580e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005812:	0150      	lsls	r0, r2, #5
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4641      	mov	r1, r8
 800581a:	ebb2 0a01 	subs.w	sl, r2, r1
 800581e:	4649      	mov	r1, r9
 8005820:	eb63 0b01 	sbc.w	fp, r3, r1
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	f04f 0300 	mov.w	r3, #0
 800582c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005830:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005834:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005838:	ebb2 040a 	subs.w	r4, r2, sl
 800583c:	eb63 050b 	sbc.w	r5, r3, fp
 8005840:	f04f 0200 	mov.w	r2, #0
 8005844:	f04f 0300 	mov.w	r3, #0
 8005848:	00eb      	lsls	r3, r5, #3
 800584a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800584e:	00e2      	lsls	r2, r4, #3
 8005850:	4614      	mov	r4, r2
 8005852:	461d      	mov	r5, r3
 8005854:	4643      	mov	r3, r8
 8005856:	18e3      	adds	r3, r4, r3
 8005858:	603b      	str	r3, [r7, #0]
 800585a:	464b      	mov	r3, r9
 800585c:	eb45 0303 	adc.w	r3, r5, r3
 8005860:	607b      	str	r3, [r7, #4]
 8005862:	f04f 0200 	mov.w	r2, #0
 8005866:	f04f 0300 	mov.w	r3, #0
 800586a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800586e:	4629      	mov	r1, r5
 8005870:	028b      	lsls	r3, r1, #10
 8005872:	4621      	mov	r1, r4
 8005874:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005878:	4621      	mov	r1, r4
 800587a:	028a      	lsls	r2, r1, #10
 800587c:	4610      	mov	r0, r2
 800587e:	4619      	mov	r1, r3
 8005880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005882:	2200      	movs	r2, #0
 8005884:	61bb      	str	r3, [r7, #24]
 8005886:	61fa      	str	r2, [r7, #28]
 8005888:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800588c:	f7fb f958 	bl	8000b40 <__aeabi_uldivmod>
 8005890:	4602      	mov	r2, r0
 8005892:	460b      	mov	r3, r1
 8005894:	4613      	mov	r3, r2
 8005896:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005898:	4b0b      	ldr	r3, [pc, #44]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	0c1b      	lsrs	r3, r3, #16
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	3301      	adds	r3, #1
 80058a4:	005b      	lsls	r3, r3, #1
 80058a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80058a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058b2:	e002      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058b4:	4b05      	ldr	r3, [pc, #20]	; (80058cc <HAL_RCC_GetSysClockFreq+0x204>)
 80058b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3750      	adds	r7, #80	; 0x50
 80058c0:	46bd      	mov	sp, r7
 80058c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058c6:	bf00      	nop
 80058c8:	40023800 	.word	0x40023800
 80058cc:	00f42400 	.word	0x00f42400
 80058d0:	007a1200 	.word	0x007a1200

080058d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e041      	b.n	800596a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d106      	bne.n	8005900 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fc fd38 	bl	8002370 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	3304      	adds	r3, #4
 8005910:	4619      	mov	r1, r3
 8005912:	4610      	mov	r0, r2
 8005914:	f000 fc0e 	bl	8006134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b082      	sub	sp, #8
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e041      	b.n	8005a08 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d106      	bne.n	800599e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f7fc fd89 	bl	80024b0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2202      	movs	r2, #2
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	3304      	adds	r3, #4
 80059ae:	4619      	mov	r1, r3
 80059b0:	4610      	mov	r0, r2
 80059b2:	f000 fbbf 	bl	8006134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3708      	adds	r7, #8
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e097      	b.n	8005b54 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d106      	bne.n	8005a3e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7fc fc53 	bl	80022e4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2202      	movs	r2, #2
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	6812      	ldr	r2, [r2, #0]
 8005a50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a54:	f023 0307 	bic.w	r3, r3, #7
 8005a58:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	3304      	adds	r3, #4
 8005a62:	4619      	mov	r1, r3
 8005a64:	4610      	mov	r0, r2
 8005a66:	f000 fb65 	bl	8006134 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a92:	f023 0303 	bic.w	r3, r3, #3
 8005a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	021b      	lsls	r3, r3, #8
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005ab0:	f023 030c 	bic.w	r3, r3, #12
 8005ab4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005abc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ac0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	021b      	lsls	r3, r3, #8
 8005acc:	4313      	orrs	r3, r2
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	011a      	lsls	r2, r3, #4
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	031b      	lsls	r3, r3, #12
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005aee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005af6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	011b      	lsls	r3, r3, #4
 8005b02:	4313      	orrs	r3, r2
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3718      	adds	r7, #24
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005b84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d110      	bne.n	8005bae <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b8c:	7bfb      	ldrb	r3, [r7, #15]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d102      	bne.n	8005b98 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b92:	7b7b      	ldrb	r3, [r7, #13]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d001      	beq.n	8005b9c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e069      	b.n	8005c70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2202      	movs	r2, #2
 8005ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bac:	e031      	b.n	8005c12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	2b04      	cmp	r3, #4
 8005bb2:	d110      	bne.n	8005bd6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bb4:	7bbb      	ldrb	r3, [r7, #14]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d102      	bne.n	8005bc0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bba:	7b3b      	ldrb	r3, [r7, #12]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d001      	beq.n	8005bc4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e055      	b.n	8005c70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005bd4:	e01d      	b.n	8005c12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bd6:	7bfb      	ldrb	r3, [r7, #15]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d108      	bne.n	8005bee <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bdc:	7bbb      	ldrb	r3, [r7, #14]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d105      	bne.n	8005bee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005be2:	7b7b      	ldrb	r3, [r7, #13]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d102      	bne.n	8005bee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005be8:	7b3b      	ldrb	r3, [r7, #12]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d001      	beq.n	8005bf2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e03e      	b.n	8005c70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2202      	movs	r2, #2
 8005bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2202      	movs	r2, #2
 8005c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d003      	beq.n	8005c20 <HAL_TIM_Encoder_Start+0xc4>
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2b04      	cmp	r3, #4
 8005c1c:	d008      	beq.n	8005c30 <HAL_TIM_Encoder_Start+0xd4>
 8005c1e:	e00f      	b.n	8005c40 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2201      	movs	r2, #1
 8005c26:	2100      	movs	r1, #0
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f000 fd6d 	bl	8006708 <TIM_CCxChannelCmd>
      break;
 8005c2e:	e016      	b.n	8005c5e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2201      	movs	r2, #1
 8005c36:	2104      	movs	r1, #4
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f000 fd65 	bl	8006708 <TIM_CCxChannelCmd>
      break;
 8005c3e:	e00e      	b.n	8005c5e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2201      	movs	r2, #1
 8005c46:	2100      	movs	r1, #0
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f000 fd5d 	bl	8006708 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2201      	movs	r2, #1
 8005c54:	2104      	movs	r1, #4
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 fd56 	bl	8006708 <TIM_CCxChannelCmd>
      break;
 8005c5c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f042 0201 	orr.w	r2, r2, #1
 8005c6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d122      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	f003 0302 	and.w	r3, r3, #2
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d11b      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0202 	mvn.w	r2, #2
 8005ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	f003 0303 	and.w	r3, r3, #3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fa1b 	bl	80060f6 <HAL_TIM_IC_CaptureCallback>
 8005cc0:	e005      	b.n	8005cce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 fa0d 	bl	80060e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 fa1e 	bl	800610a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f003 0304 	and.w	r3, r3, #4
 8005cde:	2b04      	cmp	r3, #4
 8005ce0:	d122      	bne.n	8005d28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	2b04      	cmp	r3, #4
 8005cee:	d11b      	bne.n	8005d28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0204 	mvn.w	r2, #4
 8005cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2202      	movs	r2, #2
 8005cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d003      	beq.n	8005d16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f9f1 	bl	80060f6 <HAL_TIM_IC_CaptureCallback>
 8005d14:	e005      	b.n	8005d22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f9e3 	bl	80060e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f9f4 	bl	800610a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	f003 0308 	and.w	r3, r3, #8
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d122      	bne.n	8005d7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f003 0308 	and.w	r3, r3, #8
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d11b      	bne.n	8005d7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f06f 0208 	mvn.w	r2, #8
 8005d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2204      	movs	r2, #4
 8005d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	69db      	ldr	r3, [r3, #28]
 8005d5a:	f003 0303 	and.w	r3, r3, #3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d003      	beq.n	8005d6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f9c7 	bl	80060f6 <HAL_TIM_IC_CaptureCallback>
 8005d68:	e005      	b.n	8005d76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 f9b9 	bl	80060e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f000 f9ca 	bl	800610a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f003 0310 	and.w	r3, r3, #16
 8005d86:	2b10      	cmp	r3, #16
 8005d88:	d122      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f003 0310 	and.w	r3, r3, #16
 8005d94:	2b10      	cmp	r3, #16
 8005d96:	d11b      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f06f 0210 	mvn.w	r2, #16
 8005da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2208      	movs	r2, #8
 8005da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f99d 	bl	80060f6 <HAL_TIM_IC_CaptureCallback>
 8005dbc:	e005      	b.n	8005dca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 f98f 	bl	80060e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 f9a0 	bl	800610a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d10e      	bne.n	8005dfc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d107      	bne.n	8005dfc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0201 	mvn.w	r2, #1
 8005df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f969 	bl	80060ce <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e06:	2b80      	cmp	r3, #128	; 0x80
 8005e08:	d10e      	bne.n	8005e28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e14:	2b80      	cmp	r3, #128	; 0x80
 8005e16:	d107      	bne.n	8005e28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 fd1c 	bl	8006860 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e32:	2b40      	cmp	r3, #64	; 0x40
 8005e34:	d10e      	bne.n	8005e54 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e40:	2b40      	cmp	r3, #64	; 0x40
 8005e42:	d107      	bne.n	8005e54 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 f965 	bl	800611e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	f003 0320 	and.w	r3, r3, #32
 8005e5e:	2b20      	cmp	r3, #32
 8005e60:	d10e      	bne.n	8005e80 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	f003 0320 	and.w	r3, r3, #32
 8005e6c:	2b20      	cmp	r3, #32
 8005e6e:	d107      	bne.n	8005e80 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f06f 0220 	mvn.w	r2, #32
 8005e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fce6 	bl	800684c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e80:	bf00      	nop
 8005e82:	3708      	adds	r7, #8
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b086      	sub	sp, #24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e94:	2300      	movs	r3, #0
 8005e96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d101      	bne.n	8005ea6 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	e048      	b.n	8005f38 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2b0c      	cmp	r3, #12
 8005eb2:	d839      	bhi.n	8005f28 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005eb4:	a201      	add	r2, pc, #4	; (adr r2, 8005ebc <HAL_TIM_OC_ConfigChannel+0x34>)
 8005eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eba:	bf00      	nop
 8005ebc:	08005ef1 	.word	0x08005ef1
 8005ec0:	08005f29 	.word	0x08005f29
 8005ec4:	08005f29 	.word	0x08005f29
 8005ec8:	08005f29 	.word	0x08005f29
 8005ecc:	08005eff 	.word	0x08005eff
 8005ed0:	08005f29 	.word	0x08005f29
 8005ed4:	08005f29 	.word	0x08005f29
 8005ed8:	08005f29 	.word	0x08005f29
 8005edc:	08005f0d 	.word	0x08005f0d
 8005ee0:	08005f29 	.word	0x08005f29
 8005ee4:	08005f29 	.word	0x08005f29
 8005ee8:	08005f29 	.word	0x08005f29
 8005eec:	08005f1b 	.word	0x08005f1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68b9      	ldr	r1, [r7, #8]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 f9bc 	bl	8006274 <TIM_OC1_SetConfig>
      break;
 8005efc:	e017      	b.n	8005f2e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68b9      	ldr	r1, [r7, #8]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 fa25 	bl	8006354 <TIM_OC2_SetConfig>
      break;
 8005f0a:	e010      	b.n	8005f2e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68b9      	ldr	r1, [r7, #8]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fa94 	bl	8006440 <TIM_OC3_SetConfig>
      break;
 8005f18:	e009      	b.n	8005f2e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68b9      	ldr	r1, [r7, #8]
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 fb01 	bl	8006528 <TIM_OC4_SetConfig>
      break;
 8005f26:	e002      	b.n	8005f2e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	75fb      	strb	r3, [r7, #23]
      break;
 8005f2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3718      	adds	r7, #24
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_TIM_ConfigClockSource+0x1c>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e0b4      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x186>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2202      	movs	r2, #2
 8005f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f94:	d03e      	beq.n	8006014 <HAL_TIM_ConfigClockSource+0xd4>
 8005f96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f9a:	f200 8087 	bhi.w	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fa2:	f000 8086 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x172>
 8005fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005faa:	d87f      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fac:	2b70      	cmp	r3, #112	; 0x70
 8005fae:	d01a      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0xa6>
 8005fb0:	2b70      	cmp	r3, #112	; 0x70
 8005fb2:	d87b      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fb4:	2b60      	cmp	r3, #96	; 0x60
 8005fb6:	d050      	beq.n	800605a <HAL_TIM_ConfigClockSource+0x11a>
 8005fb8:	2b60      	cmp	r3, #96	; 0x60
 8005fba:	d877      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fbc:	2b50      	cmp	r3, #80	; 0x50
 8005fbe:	d03c      	beq.n	800603a <HAL_TIM_ConfigClockSource+0xfa>
 8005fc0:	2b50      	cmp	r3, #80	; 0x50
 8005fc2:	d873      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fc4:	2b40      	cmp	r3, #64	; 0x40
 8005fc6:	d058      	beq.n	800607a <HAL_TIM_ConfigClockSource+0x13a>
 8005fc8:	2b40      	cmp	r3, #64	; 0x40
 8005fca:	d86f      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fcc:	2b30      	cmp	r3, #48	; 0x30
 8005fce:	d064      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fd0:	2b30      	cmp	r3, #48	; 0x30
 8005fd2:	d86b      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fd4:	2b20      	cmp	r3, #32
 8005fd6:	d060      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fd8:	2b20      	cmp	r3, #32
 8005fda:	d867      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d05c      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fe0:	2b10      	cmp	r3, #16
 8005fe2:	d05a      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fe4:	e062      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6818      	ldr	r0, [r3, #0]
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	6899      	ldr	r1, [r3, #8]
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	f000 fb67 	bl	80066c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006008:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	609a      	str	r2, [r3, #8]
      break;
 8006012:	e04f      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	6899      	ldr	r1, [r3, #8]
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685a      	ldr	r2, [r3, #4]
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	f000 fb50 	bl	80066c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689a      	ldr	r2, [r3, #8]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006036:	609a      	str	r2, [r3, #8]
      break;
 8006038:	e03c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	6859      	ldr	r1, [r3, #4]
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	461a      	mov	r2, r3
 8006048:	f000 fac4 	bl	80065d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2150      	movs	r1, #80	; 0x50
 8006052:	4618      	mov	r0, r3
 8006054:	f000 fb1d 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 8006058:	e02c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6818      	ldr	r0, [r3, #0]
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	6859      	ldr	r1, [r3, #4]
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	461a      	mov	r2, r3
 8006068:	f000 fae3 	bl	8006632 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2160      	movs	r1, #96	; 0x60
 8006072:	4618      	mov	r0, r3
 8006074:	f000 fb0d 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 8006078:	e01c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6818      	ldr	r0, [r3, #0]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	6859      	ldr	r1, [r3, #4]
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	461a      	mov	r2, r3
 8006088:	f000 faa4 	bl	80065d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2140      	movs	r1, #64	; 0x40
 8006092:	4618      	mov	r0, r3
 8006094:	f000 fafd 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 8006098:	e00c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4619      	mov	r1, r3
 80060a4:	4610      	mov	r0, r2
 80060a6:	f000 faf4 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 80060aa:	e003      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	73fb      	strb	r3, [r7, #15]
      break;
 80060b0:	e000      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b083      	sub	sp, #12
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80060d6:	bf00      	nop
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b083      	sub	sp, #12
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b083      	sub	sp, #12
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060fe:	bf00      	nop
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006126:	bf00      	nop
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
	...

08006134 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a40      	ldr	r2, [pc, #256]	; (8006248 <TIM_Base_SetConfig+0x114>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d013      	beq.n	8006174 <TIM_Base_SetConfig+0x40>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006152:	d00f      	beq.n	8006174 <TIM_Base_SetConfig+0x40>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a3d      	ldr	r2, [pc, #244]	; (800624c <TIM_Base_SetConfig+0x118>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d00b      	beq.n	8006174 <TIM_Base_SetConfig+0x40>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a3c      	ldr	r2, [pc, #240]	; (8006250 <TIM_Base_SetConfig+0x11c>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d007      	beq.n	8006174 <TIM_Base_SetConfig+0x40>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a3b      	ldr	r2, [pc, #236]	; (8006254 <TIM_Base_SetConfig+0x120>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d003      	beq.n	8006174 <TIM_Base_SetConfig+0x40>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4a3a      	ldr	r2, [pc, #232]	; (8006258 <TIM_Base_SetConfig+0x124>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d108      	bne.n	8006186 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800617a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	4313      	orrs	r3, r2
 8006184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a2f      	ldr	r2, [pc, #188]	; (8006248 <TIM_Base_SetConfig+0x114>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d02b      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006194:	d027      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a2c      	ldr	r2, [pc, #176]	; (800624c <TIM_Base_SetConfig+0x118>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d023      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a2b      	ldr	r2, [pc, #172]	; (8006250 <TIM_Base_SetConfig+0x11c>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d01f      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a2a      	ldr	r2, [pc, #168]	; (8006254 <TIM_Base_SetConfig+0x120>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d01b      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a29      	ldr	r2, [pc, #164]	; (8006258 <TIM_Base_SetConfig+0x124>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d017      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a28      	ldr	r2, [pc, #160]	; (800625c <TIM_Base_SetConfig+0x128>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d013      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a27      	ldr	r2, [pc, #156]	; (8006260 <TIM_Base_SetConfig+0x12c>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d00f      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a26      	ldr	r2, [pc, #152]	; (8006264 <TIM_Base_SetConfig+0x130>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d00b      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a25      	ldr	r2, [pc, #148]	; (8006268 <TIM_Base_SetConfig+0x134>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d007      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a24      	ldr	r2, [pc, #144]	; (800626c <TIM_Base_SetConfig+0x138>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d003      	beq.n	80061e6 <TIM_Base_SetConfig+0xb2>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a23      	ldr	r2, [pc, #140]	; (8006270 <TIM_Base_SetConfig+0x13c>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d108      	bne.n	80061f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a0a      	ldr	r2, [pc, #40]	; (8006248 <TIM_Base_SetConfig+0x114>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d003      	beq.n	800622c <TIM_Base_SetConfig+0xf8>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a0c      	ldr	r2, [pc, #48]	; (8006258 <TIM_Base_SetConfig+0x124>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d103      	bne.n	8006234 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	691a      	ldr	r2, [r3, #16]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	615a      	str	r2, [r3, #20]
}
 800623a:	bf00      	nop
 800623c:	3714      	adds	r7, #20
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	40010000 	.word	0x40010000
 800624c:	40000400 	.word	0x40000400
 8006250:	40000800 	.word	0x40000800
 8006254:	40000c00 	.word	0x40000c00
 8006258:	40010400 	.word	0x40010400
 800625c:	40014000 	.word	0x40014000
 8006260:	40014400 	.word	0x40014400
 8006264:	40014800 	.word	0x40014800
 8006268:	40001800 	.word	0x40001800
 800626c:	40001c00 	.word	0x40001c00
 8006270:	40002000 	.word	0x40002000

08006274 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006274:	b480      	push	{r7}
 8006276:	b087      	sub	sp, #28
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	f023 0201 	bic.w	r2, r3, #1
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a1b      	ldr	r3, [r3, #32]
 800628e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f023 0303 	bic.w	r3, r3, #3
 80062aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f023 0302 	bic.w	r3, r3, #2
 80062bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a20      	ldr	r2, [pc, #128]	; (800634c <TIM_OC1_SetConfig+0xd8>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d003      	beq.n	80062d8 <TIM_OC1_SetConfig+0x64>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4a1f      	ldr	r2, [pc, #124]	; (8006350 <TIM_OC1_SetConfig+0xdc>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d10c      	bne.n	80062f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f023 0308 	bic.w	r3, r3, #8
 80062de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	f023 0304 	bic.w	r3, r3, #4
 80062f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a15      	ldr	r2, [pc, #84]	; (800634c <TIM_OC1_SetConfig+0xd8>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d003      	beq.n	8006302 <TIM_OC1_SetConfig+0x8e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a14      	ldr	r2, [pc, #80]	; (8006350 <TIM_OC1_SetConfig+0xdc>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d111      	bne.n	8006326 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006308:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006310:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	693a      	ldr	r2, [r7, #16]
 8006318:	4313      	orrs	r3, r2
 800631a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	699b      	ldr	r3, [r3, #24]
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4313      	orrs	r3, r2
 8006324:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	697a      	ldr	r2, [r7, #20]
 800633e:	621a      	str	r2, [r3, #32]
}
 8006340:	bf00      	nop
 8006342:	371c      	adds	r7, #28
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr
 800634c:	40010000 	.word	0x40010000
 8006350:	40010400 	.word	0x40010400

08006354 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006354:	b480      	push	{r7}
 8006356:	b087      	sub	sp, #28
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	f023 0210 	bic.w	r2, r3, #16
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800638a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	021b      	lsls	r3, r3, #8
 8006392:	68fa      	ldr	r2, [r7, #12]
 8006394:	4313      	orrs	r3, r2
 8006396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	f023 0320 	bic.w	r3, r3, #32
 800639e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a22      	ldr	r2, [pc, #136]	; (8006438 <TIM_OC2_SetConfig+0xe4>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d003      	beq.n	80063bc <TIM_OC2_SetConfig+0x68>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a21      	ldr	r2, [pc, #132]	; (800643c <TIM_OC2_SetConfig+0xe8>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d10d      	bne.n	80063d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	011b      	lsls	r3, r3, #4
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a17      	ldr	r2, [pc, #92]	; (8006438 <TIM_OC2_SetConfig+0xe4>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d003      	beq.n	80063e8 <TIM_OC2_SetConfig+0x94>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	4a16      	ldr	r2, [pc, #88]	; (800643c <TIM_OC2_SetConfig+0xe8>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d113      	bne.n	8006410 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	695b      	ldr	r3, [r3, #20]
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4313      	orrs	r3, r2
 8006402:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	693a      	ldr	r2, [r7, #16]
 800640c:	4313      	orrs	r3, r2
 800640e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	621a      	str	r2, [r3, #32]
}
 800642a:	bf00      	nop
 800642c:	371c      	adds	r7, #28
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	40010000 	.word	0x40010000
 800643c:	40010400 	.word	0x40010400

08006440 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800646e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f023 0303 	bic.w	r3, r3, #3
 8006476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006488:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	021b      	lsls	r3, r3, #8
 8006490:	697a      	ldr	r2, [r7, #20]
 8006492:	4313      	orrs	r3, r2
 8006494:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a21      	ldr	r2, [pc, #132]	; (8006520 <TIM_OC3_SetConfig+0xe0>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d003      	beq.n	80064a6 <TIM_OC3_SetConfig+0x66>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a20      	ldr	r2, [pc, #128]	; (8006524 <TIM_OC3_SetConfig+0xe4>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d10d      	bne.n	80064c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	021b      	lsls	r3, r3, #8
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a16      	ldr	r2, [pc, #88]	; (8006520 <TIM_OC3_SetConfig+0xe0>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d003      	beq.n	80064d2 <TIM_OC3_SetConfig+0x92>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a15      	ldr	r2, [pc, #84]	; (8006524 <TIM_OC3_SetConfig+0xe4>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d113      	bne.n	80064fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	011b      	lsls	r3, r3, #4
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	621a      	str	r2, [r3, #32]
}
 8006514:	bf00      	nop
 8006516:	371c      	adds	r7, #28
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr
 8006520:	40010000 	.word	0x40010000
 8006524:	40010400 	.word	0x40010400

08006528 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006528:	b480      	push	{r7}
 800652a:	b087      	sub	sp, #28
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	69db      	ldr	r3, [r3, #28]
 800654e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800655e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	021b      	lsls	r3, r3, #8
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	4313      	orrs	r3, r2
 800656a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006572:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	031b      	lsls	r3, r3, #12
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	4313      	orrs	r3, r2
 800657e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a12      	ldr	r2, [pc, #72]	; (80065cc <TIM_OC4_SetConfig+0xa4>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d003      	beq.n	8006590 <TIM_OC4_SetConfig+0x68>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a11      	ldr	r2, [pc, #68]	; (80065d0 <TIM_OC4_SetConfig+0xa8>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d109      	bne.n	80065a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006596:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	019b      	lsls	r3, r3, #6
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	693a      	ldr	r2, [r7, #16]
 80065bc:	621a      	str	r2, [r3, #32]
}
 80065be:	bf00      	nop
 80065c0:	371c      	adds	r7, #28
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	40010000 	.word	0x40010000
 80065d0:	40010400 	.word	0x40010400

080065d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a1b      	ldr	r3, [r3, #32]
 80065e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	f023 0201 	bic.w	r2, r3, #1
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	011b      	lsls	r3, r3, #4
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f023 030a 	bic.w	r3, r3, #10
 8006610:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	4313      	orrs	r3, r2
 8006618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	621a      	str	r2, [r3, #32]
}
 8006626:	bf00      	nop
 8006628:	371c      	adds	r7, #28
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006632:	b480      	push	{r7}
 8006634:	b087      	sub	sp, #28
 8006636:	af00      	add	r7, sp, #0
 8006638:	60f8      	str	r0, [r7, #12]
 800663a:	60b9      	str	r1, [r7, #8]
 800663c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	f023 0210 	bic.w	r2, r3, #16
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6a1b      	ldr	r3, [r3, #32]
 8006654:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800665c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	031b      	lsls	r3, r3, #12
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800666e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	011b      	lsls	r3, r3, #4
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	4313      	orrs	r3, r2
 8006678:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	621a      	str	r2, [r3, #32]
}
 8006686:	bf00      	nop
 8006688:	371c      	adds	r7, #28
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006692:	b480      	push	{r7}
 8006694:	b085      	sub	sp, #20
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066aa:	683a      	ldr	r2, [r7, #0]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	f043 0307 	orr.w	r3, r3, #7
 80066b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	609a      	str	r2, [r3, #8]
}
 80066bc:	bf00      	nop
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b087      	sub	sp, #28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
 80066d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	021a      	lsls	r2, r3, #8
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	431a      	orrs	r2, r3
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	609a      	str	r2, [r3, #8]
}
 80066fc:	bf00      	nop
 80066fe:	371c      	adds	r7, #28
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006708:	b480      	push	{r7}
 800670a:	b087      	sub	sp, #28
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	f003 031f 	and.w	r3, r3, #31
 800671a:	2201      	movs	r2, #1
 800671c:	fa02 f303 	lsl.w	r3, r2, r3
 8006720:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6a1a      	ldr	r2, [r3, #32]
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	43db      	mvns	r3, r3
 800672a:	401a      	ands	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6a1a      	ldr	r2, [r3, #32]
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f003 031f 	and.w	r3, r3, #31
 800673a:	6879      	ldr	r1, [r7, #4]
 800673c:	fa01 f303 	lsl.w	r3, r1, r3
 8006740:	431a      	orrs	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	621a      	str	r2, [r3, #32]
}
 8006746:	bf00      	nop
 8006748:	371c      	adds	r7, #28
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
	...

08006754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006764:	2b01      	cmp	r3, #1
 8006766:	d101      	bne.n	800676c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006768:	2302      	movs	r3, #2
 800676a:	e05a      	b.n	8006822 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006792:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a21      	ldr	r2, [pc, #132]	; (8006830 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d022      	beq.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b8:	d01d      	beq.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a1d      	ldr	r2, [pc, #116]	; (8006834 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d018      	beq.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a1b      	ldr	r2, [pc, #108]	; (8006838 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d013      	beq.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a1a      	ldr	r2, [pc, #104]	; (800683c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d00e      	beq.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a18      	ldr	r2, [pc, #96]	; (8006840 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d009      	beq.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a17      	ldr	r2, [pc, #92]	; (8006844 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d004      	beq.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a15      	ldr	r2, [pc, #84]	; (8006848 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d10c      	bne.n	8006810 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	68ba      	ldr	r2, [r7, #8]
 8006804:	4313      	orrs	r3, r2
 8006806:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop
 8006830:	40010000 	.word	0x40010000
 8006834:	40000400 	.word	0x40000400
 8006838:	40000800 	.word	0x40000800
 800683c:	40000c00 	.word	0x40000c00
 8006840:	40010400 	.word	0x40010400
 8006844:	40014000 	.word	0x40014000
 8006848:	40001800 	.word	0x40001800

0800684c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <memset>:
 8006874:	4402      	add	r2, r0
 8006876:	4603      	mov	r3, r0
 8006878:	4293      	cmp	r3, r2
 800687a:	d100      	bne.n	800687e <memset+0xa>
 800687c:	4770      	bx	lr
 800687e:	f803 1b01 	strb.w	r1, [r3], #1
 8006882:	e7f9      	b.n	8006878 <memset+0x4>

08006884 <__errno>:
 8006884:	4b01      	ldr	r3, [pc, #4]	; (800688c <__errno+0x8>)
 8006886:	6818      	ldr	r0, [r3, #0]
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	20000064 	.word	0x20000064

08006890 <__libc_init_array>:
 8006890:	b570      	push	{r4, r5, r6, lr}
 8006892:	4d0d      	ldr	r5, [pc, #52]	; (80068c8 <__libc_init_array+0x38>)
 8006894:	4c0d      	ldr	r4, [pc, #52]	; (80068cc <__libc_init_array+0x3c>)
 8006896:	1b64      	subs	r4, r4, r5
 8006898:	10a4      	asrs	r4, r4, #2
 800689a:	2600      	movs	r6, #0
 800689c:	42a6      	cmp	r6, r4
 800689e:	d109      	bne.n	80068b4 <__libc_init_array+0x24>
 80068a0:	4d0b      	ldr	r5, [pc, #44]	; (80068d0 <__libc_init_array+0x40>)
 80068a2:	4c0c      	ldr	r4, [pc, #48]	; (80068d4 <__libc_init_array+0x44>)
 80068a4:	f000 f91e 	bl	8006ae4 <_init>
 80068a8:	1b64      	subs	r4, r4, r5
 80068aa:	10a4      	asrs	r4, r4, #2
 80068ac:	2600      	movs	r6, #0
 80068ae:	42a6      	cmp	r6, r4
 80068b0:	d105      	bne.n	80068be <__libc_init_array+0x2e>
 80068b2:	bd70      	pop	{r4, r5, r6, pc}
 80068b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80068b8:	4798      	blx	r3
 80068ba:	3601      	adds	r6, #1
 80068bc:	e7ee      	b.n	800689c <__libc_init_array+0xc>
 80068be:	f855 3b04 	ldr.w	r3, [r5], #4
 80068c2:	4798      	blx	r3
 80068c4:	3601      	adds	r6, #1
 80068c6:	e7f2      	b.n	80068ae <__libc_init_array+0x1e>
 80068c8:	08006b14 	.word	0x08006b14
 80068cc:	08006b14 	.word	0x08006b14
 80068d0:	08006b14 	.word	0x08006b14
 80068d4:	08006b18 	.word	0x08006b18

080068d8 <sqrt>:
 80068d8:	b538      	push	{r3, r4, r5, lr}
 80068da:	ed2d 8b02 	vpush	{d8}
 80068de:	ec55 4b10 	vmov	r4, r5, d0
 80068e2:	f000 f825 	bl	8006930 <__ieee754_sqrt>
 80068e6:	4622      	mov	r2, r4
 80068e8:	462b      	mov	r3, r5
 80068ea:	4620      	mov	r0, r4
 80068ec:	4629      	mov	r1, r5
 80068ee:	eeb0 8a40 	vmov.f32	s16, s0
 80068f2:	eef0 8a60 	vmov.f32	s17, s1
 80068f6:	f7fa f8bd 	bl	8000a74 <__aeabi_dcmpun>
 80068fa:	b990      	cbnz	r0, 8006922 <sqrt+0x4a>
 80068fc:	2200      	movs	r2, #0
 80068fe:	2300      	movs	r3, #0
 8006900:	4620      	mov	r0, r4
 8006902:	4629      	mov	r1, r5
 8006904:	f7fa f88e 	bl	8000a24 <__aeabi_dcmplt>
 8006908:	b158      	cbz	r0, 8006922 <sqrt+0x4a>
 800690a:	f7ff ffbb 	bl	8006884 <__errno>
 800690e:	2321      	movs	r3, #33	; 0x21
 8006910:	6003      	str	r3, [r0, #0]
 8006912:	2200      	movs	r2, #0
 8006914:	2300      	movs	r3, #0
 8006916:	4610      	mov	r0, r2
 8006918:	4619      	mov	r1, r3
 800691a:	f7f9 ff3b 	bl	8000794 <__aeabi_ddiv>
 800691e:	ec41 0b18 	vmov	d8, r0, r1
 8006922:	eeb0 0a48 	vmov.f32	s0, s16
 8006926:	eef0 0a68 	vmov.f32	s1, s17
 800692a:	ecbd 8b02 	vpop	{d8}
 800692e:	bd38      	pop	{r3, r4, r5, pc}

08006930 <__ieee754_sqrt>:
 8006930:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006934:	ec55 4b10 	vmov	r4, r5, d0
 8006938:	4e67      	ldr	r6, [pc, #412]	; (8006ad8 <__ieee754_sqrt+0x1a8>)
 800693a:	43ae      	bics	r6, r5
 800693c:	ee10 0a10 	vmov	r0, s0
 8006940:	ee10 2a10 	vmov	r2, s0
 8006944:	4629      	mov	r1, r5
 8006946:	462b      	mov	r3, r5
 8006948:	d10d      	bne.n	8006966 <__ieee754_sqrt+0x36>
 800694a:	f7f9 fdf9 	bl	8000540 <__aeabi_dmul>
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	4620      	mov	r0, r4
 8006954:	4629      	mov	r1, r5
 8006956:	f7f9 fc3d 	bl	80001d4 <__adddf3>
 800695a:	4604      	mov	r4, r0
 800695c:	460d      	mov	r5, r1
 800695e:	ec45 4b10 	vmov	d0, r4, r5
 8006962:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006966:	2d00      	cmp	r5, #0
 8006968:	dc0b      	bgt.n	8006982 <__ieee754_sqrt+0x52>
 800696a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800696e:	4326      	orrs	r6, r4
 8006970:	d0f5      	beq.n	800695e <__ieee754_sqrt+0x2e>
 8006972:	b135      	cbz	r5, 8006982 <__ieee754_sqrt+0x52>
 8006974:	f7f9 fc2c 	bl	80001d0 <__aeabi_dsub>
 8006978:	4602      	mov	r2, r0
 800697a:	460b      	mov	r3, r1
 800697c:	f7f9 ff0a 	bl	8000794 <__aeabi_ddiv>
 8006980:	e7eb      	b.n	800695a <__ieee754_sqrt+0x2a>
 8006982:	1509      	asrs	r1, r1, #20
 8006984:	f000 808d 	beq.w	8006aa2 <__ieee754_sqrt+0x172>
 8006988:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800698c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8006990:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006994:	07c9      	lsls	r1, r1, #31
 8006996:	bf5c      	itt	pl
 8006998:	005b      	lslpl	r3, r3, #1
 800699a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800699e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80069a2:	bf58      	it	pl
 80069a4:	0052      	lslpl	r2, r2, #1
 80069a6:	2500      	movs	r5, #0
 80069a8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80069ac:	1076      	asrs	r6, r6, #1
 80069ae:	0052      	lsls	r2, r2, #1
 80069b0:	f04f 0e16 	mov.w	lr, #22
 80069b4:	46ac      	mov	ip, r5
 80069b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069ba:	eb0c 0001 	add.w	r0, ip, r1
 80069be:	4298      	cmp	r0, r3
 80069c0:	bfde      	ittt	le
 80069c2:	1a1b      	suble	r3, r3, r0
 80069c4:	eb00 0c01 	addle.w	ip, r0, r1
 80069c8:	186d      	addle	r5, r5, r1
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	f1be 0e01 	subs.w	lr, lr, #1
 80069d0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80069d4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80069d8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80069dc:	d1ed      	bne.n	80069ba <__ieee754_sqrt+0x8a>
 80069de:	4674      	mov	r4, lr
 80069e0:	2720      	movs	r7, #32
 80069e2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80069e6:	4563      	cmp	r3, ip
 80069e8:	eb01 000e 	add.w	r0, r1, lr
 80069ec:	dc02      	bgt.n	80069f4 <__ieee754_sqrt+0xc4>
 80069ee:	d113      	bne.n	8006a18 <__ieee754_sqrt+0xe8>
 80069f0:	4290      	cmp	r0, r2
 80069f2:	d811      	bhi.n	8006a18 <__ieee754_sqrt+0xe8>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	eb00 0e01 	add.w	lr, r0, r1
 80069fa:	da57      	bge.n	8006aac <__ieee754_sqrt+0x17c>
 80069fc:	f1be 0f00 	cmp.w	lr, #0
 8006a00:	db54      	blt.n	8006aac <__ieee754_sqrt+0x17c>
 8006a02:	f10c 0801 	add.w	r8, ip, #1
 8006a06:	eba3 030c 	sub.w	r3, r3, ip
 8006a0a:	4290      	cmp	r0, r2
 8006a0c:	bf88      	it	hi
 8006a0e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006a12:	1a12      	subs	r2, r2, r0
 8006a14:	440c      	add	r4, r1
 8006a16:	46c4      	mov	ip, r8
 8006a18:	005b      	lsls	r3, r3, #1
 8006a1a:	3f01      	subs	r7, #1
 8006a1c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006a20:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006a24:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006a28:	d1dd      	bne.n	80069e6 <__ieee754_sqrt+0xb6>
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	d01b      	beq.n	8006a66 <__ieee754_sqrt+0x136>
 8006a2e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8006adc <__ieee754_sqrt+0x1ac>
 8006a32:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8006ae0 <__ieee754_sqrt+0x1b0>
 8006a36:	e9da 0100 	ldrd	r0, r1, [sl]
 8006a3a:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a3e:	f7f9 fbc7 	bl	80001d0 <__aeabi_dsub>
 8006a42:	e9da 8900 	ldrd	r8, r9, [sl]
 8006a46:	4602      	mov	r2, r0
 8006a48:	460b      	mov	r3, r1
 8006a4a:	4640      	mov	r0, r8
 8006a4c:	4649      	mov	r1, r9
 8006a4e:	f7f9 fff3 	bl	8000a38 <__aeabi_dcmple>
 8006a52:	b140      	cbz	r0, 8006a66 <__ieee754_sqrt+0x136>
 8006a54:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006a58:	e9da 0100 	ldrd	r0, r1, [sl]
 8006a5c:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a60:	d126      	bne.n	8006ab0 <__ieee754_sqrt+0x180>
 8006a62:	3501      	adds	r5, #1
 8006a64:	463c      	mov	r4, r7
 8006a66:	106a      	asrs	r2, r5, #1
 8006a68:	0863      	lsrs	r3, r4, #1
 8006a6a:	07e9      	lsls	r1, r5, #31
 8006a6c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006a70:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8006a74:	bf48      	it	mi
 8006a76:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8006a7a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8006a7e:	461c      	mov	r4, r3
 8006a80:	e76d      	b.n	800695e <__ieee754_sqrt+0x2e>
 8006a82:	0ad3      	lsrs	r3, r2, #11
 8006a84:	3815      	subs	r0, #21
 8006a86:	0552      	lsls	r2, r2, #21
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0fa      	beq.n	8006a82 <__ieee754_sqrt+0x152>
 8006a8c:	02dc      	lsls	r4, r3, #11
 8006a8e:	d50a      	bpl.n	8006aa6 <__ieee754_sqrt+0x176>
 8006a90:	f1c1 0420 	rsb	r4, r1, #32
 8006a94:	fa22 f404 	lsr.w	r4, r2, r4
 8006a98:	1e4d      	subs	r5, r1, #1
 8006a9a:	408a      	lsls	r2, r1
 8006a9c:	4323      	orrs	r3, r4
 8006a9e:	1b41      	subs	r1, r0, r5
 8006aa0:	e772      	b.n	8006988 <__ieee754_sqrt+0x58>
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	e7f0      	b.n	8006a88 <__ieee754_sqrt+0x158>
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	3101      	adds	r1, #1
 8006aaa:	e7ef      	b.n	8006a8c <__ieee754_sqrt+0x15c>
 8006aac:	46e0      	mov	r8, ip
 8006aae:	e7aa      	b.n	8006a06 <__ieee754_sqrt+0xd6>
 8006ab0:	f7f9 fb90 	bl	80001d4 <__adddf3>
 8006ab4:	e9da 8900 	ldrd	r8, r9, [sl]
 8006ab8:	4602      	mov	r2, r0
 8006aba:	460b      	mov	r3, r1
 8006abc:	4640      	mov	r0, r8
 8006abe:	4649      	mov	r1, r9
 8006ac0:	f7f9 ffb0 	bl	8000a24 <__aeabi_dcmplt>
 8006ac4:	b120      	cbz	r0, 8006ad0 <__ieee754_sqrt+0x1a0>
 8006ac6:	1ca0      	adds	r0, r4, #2
 8006ac8:	bf08      	it	eq
 8006aca:	3501      	addeq	r5, #1
 8006acc:	3402      	adds	r4, #2
 8006ace:	e7ca      	b.n	8006a66 <__ieee754_sqrt+0x136>
 8006ad0:	3401      	adds	r4, #1
 8006ad2:	f024 0401 	bic.w	r4, r4, #1
 8006ad6:	e7c6      	b.n	8006a66 <__ieee754_sqrt+0x136>
 8006ad8:	7ff00000 	.word	0x7ff00000
 8006adc:	20000068 	.word	0x20000068
 8006ae0:	20000070 	.word	0x20000070

08006ae4 <_init>:
 8006ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae6:	bf00      	nop
 8006ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aea:	bc08      	pop	{r3}
 8006aec:	469e      	mov	lr, r3
 8006aee:	4770      	bx	lr

08006af0 <_fini>:
 8006af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006af2:	bf00      	nop
 8006af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006af6:	bc08      	pop	{r3}
 8006af8:	469e      	mov	lr, r3
 8006afa:	4770      	bx	lr
