// Seed: 246254820
module module_0 (
    input tri id_0,
    output wor id_1,
    input wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri id_5,
    output tri1 module_0,
    input tri0 id_7,
    input supply0 id_8
);
  wire id_10;
  module_2(
      id_10, id_10
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    inout  uwire id_3,
    input  wire  id_4
);
  assign id_3 = 1'b0;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_3, id_2, id_4, id_3
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd35,
    parameter id_4 = 32'd4
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  defparam id_3.id_4 = 1;
endmodule
