module uart_rx#(
    parameter RX_DATA_WIDTH = 8,
    parameter BAUD_RATE     = 115200,
    parameter SYS_CLK_FREQ  = 50_000_000,
    parameter STOP_BIT_LENGTH = 2
)(
    input sysclk,
    input rstn,

    input uart_rx,

    output reg [RX_DATA_WIDTH - 1 : 0] uart_rx_data,

    output reg uart_rx_data_valid // æ¥æ”¶æ•°æ®æœ‰æ•ˆ
);

localparam BIT_PERIOD = SYS_CLK_FREQ / BAUD_RATE;// ä¸?ä¸ªbitçš„å‘¨æœ?
localparam STOP_BIT_PERIOD = STOP_BIT_LENGTH * BIT_PERIOD;

/*------------æ£?æµ‹ä¸‹é™æ²¿ï¼šæ‰“ä¸¤æ‹--------*/
reg uart_rx_d0, uart_rx_d1;
wire flag_rx_negedge;

always @(posedge sysclk) begin
    if(~rstn) begin
        uart_rx_d0 <= 1'b0;
        uart_rx_d1 <= 1'b0;
    end
    else begin
        uart_rx_d0 <= uart_rx;
        uart_rx_d1 <= uart_rx_d0;
    end
end

assign flag_rx_negedge = (uart_rx_d1) & (~uart_rx_d0);









/*--------------------è®¡æ•°å™?------------------*/
reg [31:0] cnt_cycle;//ç”¨æ¥è®¡æ•°1ä¸ªbitçš„æ‰€éœ?è¦çš„å‘¨æœŸ

always @(posedge sysclk) begin
    if(~rstn) begin
        cnt_cycle <= 32'b0;
    end
    else begin
        case(state)
        START, DATA: begin//åœ¨è¿™ä¸‰ä¸ªçŠ¶æ?ä¸‹æ‰å¼€å§‹è®¡æ•?
            if(cnt_cycle == BIT_PERIOD - 1)
                cnt_cycle <= 32'b0;
            else
                cnt_cycle <= cnt_cycle + 1;
        end
          STOP: begin//åœ¨è¿™ä¸‰ä¸ªçŠ¶æ?ä¸‹æ‰å¼€å§‹è®¡æ•?
            if(cnt_cycle == STOP_BIT_PERIOD - 1)
                cnt_cycle <= 32'b0;
            else
                cnt_cycle <= cnt_cycle + 1;
        end
        default: cnt_cycle <= 32'b0;
        endcase
    end
end


reg [7:0] cnt_bit;//è®¡æ•°å™¨ï¼Œç”¨æ¥è®¡æ•°8ä¸ªbit

always @(posedge sysclk) begin
    if(~rstn) begin
        cnt_bit <= 8'b0;
    end
    else begin
        case(state)
        DATA: begin
            if(cnt_cycle == BIT_PERIOD - 1)
                if(cnt_bit  == RX_DATA_WIDTH - 1)
                    cnt_bit <= 8'b0;
            	else
                    cnt_bit <= cnt_bit + 1;
           else
	           cnt_bit <= cnt_bit ;
        end
        default: cnt_bit <= 8'b0;
        endcase
    end
end








/*------------------çŠ¶æ?æœº-------------*/

reg [3:0] state, next_state;

localparam    IDLE  = 4'b0001,
              START = 4'b0010,//èµ·å§‹ä½?
              DATA  = 4'b0100,//æ•°æ®ä½?
              STOP  = 4'b1000;//åœæ­¢ä½?

always @(posedge sysclk) begin
    if(~rstn) begin
        state <= IDLE;
    end 
    else begin
        state <= next_state;
    end
end

always @(*) begin
    case(state)
    IDLE: begin
        if(flag_rx_negedge) 
            next_state = START;
        else
            next_state = IDLE;
    end
    START: begin
        if(cnt_cycle == BIT_PERIOD - 1  ) // 1ä¸ªbitçš„å‘¨æœ?
            next_state = DATA;
        else
            next_state = START;
    end
    DATA: begin
        if(cnt_cycle ==  BIT_PERIOD - 1  &&  cnt_bit == RX_DATA_WIDTH - 1)
            next_state = STOP;
        else
            next_state = DATA;
    end
    STOP: begin
        if(cnt_cycle == STOP_BIT_PERIOD - 1)
            next_state = IDLE;
        else
            next_state = STOP;
    end
    default: next_state = IDLE;
    endcase
end





/*------------------æ¥æ”¶æ•°æ®-----------------*/
always @(negedge sysclk) begin
    if(~rstn) begin
        uart_rx_data <= 8'b0;
    end
    else begin
        if(state == DATA)
            if(cnt_cycle == BIT_PERIOD / 2 - 1)//åœ¨æ•°æ®çš„ä¸­å¿ƒä½ç½®é‡‡æ ·
                uart_rx_data <= {uart_rx,uart_rx_data[RX_DATA_WIDTH - 1 :1]};//æ•°æ®ä»ä½ä½å¼€å§‹ä¼ è¾?
        else 
            uart_rx_data <= uart_rx_data;
    end
end



/*------------------æ¥æ”¶æ•°æ®æœ‰æ•ˆ-----------------*/

always @(posedge sysclk) begin
    if(~rstn) begin
        uart_rx_data_valid <= 1'b0;
    end
    else begin
        if(state == STOP)
            if(cnt_cycle ==  STOP_BIT_PERIOD - 1)
                uart_rx_data_valid <= 1'b1;
        else
            uart_rx_data_valid <= 1'b0;
    end
end

endmodule


