Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Jul 12 15:38:39 2022
| Host             : LAPTOP-D1HA32OK running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg676-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.928        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.762        |
| Device Static (W)        | 0.166        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 96.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.089 |       31 |       --- |             --- |
| Slice Logic              |     0.044 |    57791 |       --- |             --- |
|   LUT as Logic           |     0.040 |    20842 |    133800 |           15.58 |
|   Register               |     0.001 |    26945 |    267600 |           10.07 |
|   CARRY4                 |     0.001 |      408 |     33450 |            1.22 |
|   LUT as Shift Register  |     0.001 |     1326 |     46200 |            2.87 |
|   BUFG                   |    <0.001 |       10 |        32 |           31.25 |
|   Others                 |    <0.001 |      606 |       --- |             --- |
|   LUT as Distributed RAM |    <0.001 |       24 |     46200 |            0.05 |
|   F7/F8 Muxes            |    <0.001 |     1539 |    133800 |            1.15 |
| Signals                  |     0.041 |    34071 |       --- |             --- |
| Block RAM                |     0.013 |     22.5 |       365 |            6.16 |
| MMCM                     |     0.366 |        3 |        10 |           30.00 |
| PLL                      |     0.591 |        8 |        10 |           80.00 |
| I/O                      |     0.317 |      110 |       400 |           27.50 |
| GTP                      |     0.301 |        2 |       --- |             --- |
| Static Power             |     0.166 |          |           |                 |
| Total                    |     1.928 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.332 |       0.297 |      0.035 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.589 |       0.558 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.085 |       0.080 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.153 |       0.151 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.096 |       0.091 |      0.005 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                          | Constraint (ns) |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| clk100                                                                                     | clk100_fpga_p                                                                   |            10.0 |
| clk625_p                                                                                   | clk625_p                                                                        |            16.0 |
| clk_240p474                                                                                | mgtrefclk0_p                                                                    |             4.2 |
| clk_out1_MMCM_GTP                                                                          | mmcm_ep/inst/clk_out1_MMCM_GTP                                                  |             4.2 |
| clk_out2_MMCM_GTP                                                                          | mmcm_ep/inst/clk_out2_MMCM_GTP                                                  |            10.0 |
| clk_out3_MMCM_GTP                                                                          | mmcm_ep/inst/clk_out3_MMCM_GTP                                                  |            16.7 |
| clkfbout                                                                                   | felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkfbout                  |             4.2 |
| clkfbout_1                                                                                 | felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkfbout                  |             4.2 |
| clkfbout_MMCM_GTP                                                                          | mmcm_ep/inst/clkfbout_MMCM_GTP                                                  |            10.0 |
| clkout0                                                                                    | felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0                   |             8.3 |
| clkout0_1                                                                                  | felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0                   |             8.3 |
| clkout1                                                                                    | felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1                   |             4.2 |
| clkout1_1                                                                                  | felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1                   |             4.2 |
| crg_s7pll0_clkout0                                                                         | daphne/crg_s7pll0_clkout0                                                       |            10.0 |
| crg_s7pll1_clkout0                                                                         | daphne/clk_200                                                                  |             5.0 |
| crg_s7pll1_clkout0                                                                         | daphne/crg_s7pll1_clkout0                                                       |             5.0 |
| crg_s7pll2_clkout                                                                          | daphne/crg_s7pll2_clkout                                                        |            16.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs            |            33.0 |
| felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK       | felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/CLK_IN      |             4.2 |
| felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK       | felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/sysclk_in_1 |             4.2 |
| s7pll0_pll_fb                                                                              | daphne/s7pll0_pll_fb                                                            |            10.0 |
| s7pll1_pll_fb                                                                              | daphne/s7pll1_pll_fb                                                            |            10.0 |
| s7pll2_pll_fb                                                                              | daphne/s7pll2_pll_fb                                                            |            16.0 |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     1.762 |
|   FullMode_box_single    |     0.009 |
|   daphne                 |     1.028 |
|     FIFO_DUALCLOCK_MACRO |     0.002 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   felix_gtp_inst         |     0.507 |
|     inst                 |     0.507 |
|       felix_gtp0_init_i  |     0.316 |
|       gt_usrclk_source   |     0.190 |
|   ila_ep                 |     0.033 |
|     inst                 |     0.033 |
|       ila_core_inst      |     0.023 |
|   mmcm_ep                |     0.180 |
|     inst                 |     0.180 |
|   vio_ep                 |     0.002 |
|     inst                 |     0.002 |
|       U_XSDB_SLAVE       |     0.001 |
+--------------------------+-----------+


