
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ca8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  00003ca8  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000124  20000004  00003cac  00020004  2**2
                  ALLOC
  3 .stack        00002000  20000128  00003dd0  00020004  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00027f7c  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003b2b  00000000  00000000  00048001  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005c75  00000000  00000000  0004bb2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000678  00000000  00000000  000517a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000670  00000000  00000000  00051e19  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00007235  00000000  00000000  00052489  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f06a  00000000  00000000  000596be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00084f83  00000000  00000000  00068728  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001148  00000000  00000000  000ed6ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002128 	.word	0x20002128
       4:	00001ce1 	.word	0x00001ce1
       8:	00001cdd 	.word	0x00001cdd
       c:	00001cdd 	.word	0x00001cdd
	...
      2c:	00001cdd 	.word	0x00001cdd
	...
      38:	00001cdd 	.word	0x00001cdd
      3c:	00001cdd 	.word	0x00001cdd
      40:	00001cdd 	.word	0x00001cdd
      44:	00001cdd 	.word	0x00001cdd
      48:	00001cdd 	.word	0x00001cdd
      4c:	00001cdd 	.word	0x00001cdd
      50:	00001cdd 	.word	0x00001cdd
      54:	00001cdd 	.word	0x00001cdd
      58:	00001cdd 	.word	0x00001cdd
      5c:	00001cdd 	.word	0x00001cdd
      60:	00001cdd 	.word	0x00001cdd
      64:	00001659 	.word	0x00001659
      68:	00001669 	.word	0x00001669
      6c:	00001679 	.word	0x00001679
      70:	00001689 	.word	0x00001689
	...
      7c:	00001cdd 	.word	0x00001cdd
      80:	00001cdd 	.word	0x00001cdd
      84:	00001cdd 	.word	0x00001cdd
      88:	00001cdd 	.word	0x00001cdd
      8c:	00001cdd 	.word	0x00001cdd
      90:	00001cdd 	.word	0x00001cdd
	...
      9c:	00000419 	.word	0x00000419
      a0:	00001cdd 	.word	0x00001cdd
      a4:	000005fd 	.word	0x000005fd
      a8:	00001cdd 	.word	0x00001cdd
      ac:	00001cdd 	.word	0x00001cdd
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000004 	.word	0x20000004
      d4:	00000000 	.word	0x00000000
      d8:	00003ca8 	.word	0x00003ca8

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000008 	.word	0x20000008
     108:	00003ca8 	.word	0x00003ca8
     10c:	00003ca8 	.word	0x00003ca8
     110:	00000000 	.word	0x00000000

00000114 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     114:	b500      	push	{lr}
     116:	b083      	sub	sp, #12
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     118:	4668      	mov	r0, sp
     11a:	4b04      	ldr	r3, [pc, #16]	; (12c <configure_dac+0x18>)
     11c:	4798      	blx	r3
    dac_init(&dac_instance, DAC, &config_dac);
     11e:	466a      	mov	r2, sp
     120:	4903      	ldr	r1, [pc, #12]	; (130 <configure_dac+0x1c>)
     122:	4804      	ldr	r0, [pc, #16]	; (134 <configure_dac+0x20>)
     124:	4b04      	ldr	r3, [pc, #16]	; (138 <configure_dac+0x24>)
     126:	4798      	blx	r3
}
     128:	b003      	add	sp, #12
     12a:	bd00      	pop	{pc}
     12c:	000004dd 	.word	0x000004dd
     130:	42004800 	.word	0x42004800
     134:	20000054 	.word	0x20000054
     138:	000004f1 	.word	0x000004f1

0000013c <configure_dac_channel>:

//
void configure_dac_channel()
{
     13c:	b510      	push	{r4, lr}
     13e:	b082      	sub	sp, #8
    struct dac_chan_config config_dac_chan;
    dac_chan_get_config_defaults(&config_dac_chan);
     140:	a801      	add	r0, sp, #4
     142:	4b07      	ldr	r3, [pc, #28]	; (160 <configure_dac_channel+0x24>)
     144:	4798      	blx	r3
    dac_chan_set_config(&dac_instance, DAC_CHANNEL_0, &config_dac_chan);
     146:	4c07      	ldr	r4, [pc, #28]	; (164 <configure_dac_channel+0x28>)
     148:	aa01      	add	r2, sp, #4
     14a:	2100      	movs	r1, #0
     14c:	0020      	movs	r0, r4
     14e:	4b06      	ldr	r3, [pc, #24]	; (168 <configure_dac_channel+0x2c>)
     150:	4798      	blx	r3
    dac_chan_enable(&dac_instance, DAC_CHANNEL_0);
     152:	2100      	movs	r1, #0
     154:	0020      	movs	r0, r4
     156:	4b05      	ldr	r3, [pc, #20]	; (16c <configure_dac_channel+0x30>)
     158:	4798      	blx	r3
}
     15a:	b002      	add	sp, #8
     15c:	bd10      	pop	{r4, pc}
     15e:	46c0      	nop			; (mov r8, r8)
     160:	000005c9 	.word	0x000005c9
     164:	20000054 	.word	0x20000054
     168:	000005cd 	.word	0x000005cd
     16c:	000005d1 	.word	0x000005d1

00000170 <set_led_bright_percent>:

//
void set_led_bright_percent(uint8_t percent)
{
     170:	b510      	push	{r4, lr}
    uint16_t led_data = (percent*DAC_LED_FULL)/100;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     172:	0243      	lsls	r3, r0, #9
     174:	1a18      	subs	r0, r3, r0
     176:	2164      	movs	r1, #100	; 0x64
     178:	4b03      	ldr	r3, [pc, #12]	; (188 <set_led_bright_percent+0x18>)
     17a:	4798      	blx	r3
     17c:	b282      	uxth	r2, r0
     17e:	2100      	movs	r1, #0
     180:	4802      	ldr	r0, [pc, #8]	; (18c <set_led_bright_percent+0x1c>)
     182:	4b03      	ldr	r3, [pc, #12]	; (190 <set_led_bright_percent+0x20>)
     184:	4798      	blx	r3
     186:	bd10      	pop	{r4, pc}
     188:	00001fb1 	.word	0x00001fb1
     18c:	20000054 	.word	0x20000054
     190:	000005d5 	.word	0x000005d5

00000194 <configure_gas_gauge>:

const uint8_t test_pattern[] = {0xF0, 0x01};
static uint8_t read_buffer[DATA_LENGTH];

void configure_gas_gauge()
{
     194:	b530      	push	{r4, r5, lr}
     196:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     198:	aa01      	add	r2, sp, #4
     19a:	2364      	movs	r3, #100	; 0x64
     19c:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     19e:	4b21      	ldr	r3, [pc, #132]	; (224 <configure_gas_gauge+0x90>)
     1a0:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     1a2:	2300      	movs	r3, #0
     1a4:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     1a6:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     1a8:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     1aa:	2180      	movs	r1, #128	; 0x80
     1ac:	0389      	lsls	r1, r1, #14
     1ae:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     1b0:	2101      	movs	r1, #1
     1b2:	4249      	negs	r1, r1
     1b4:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     1b6:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     1b8:	3125      	adds	r1, #37	; 0x25
     1ba:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     1bc:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     1be:	3108      	adds	r1, #8
     1c0:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     1c2:	3101      	adds	r1, #1
     1c4:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     1c6:	3101      	adds	r1, #1
     1c8:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     1ca:	33d7      	adds	r3, #215	; 0xd7
     1cc:	8613      	strh	r3, [r2, #48]	; 0x30
    i2c_master_get_config_defaults(&config_gas_gauge);
    //! [setup_config_defaults]
    
    //! [setup_change_config]
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     1ce:	4b16      	ldr	r3, [pc, #88]	; (228 <configure_gas_gauge+0x94>)
     1d0:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     1d2:	4b16      	ldr	r3, [pc, #88]	; (22c <configure_gas_gauge+0x98>)
     1d4:	6213      	str	r3, [r2, #32]
    //! [setup_change_config]
    
    //! [setup_set_config]
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     1d6:	4c16      	ldr	r4, [pc, #88]	; (230 <configure_gas_gauge+0x9c>)
     1d8:	4916      	ldr	r1, [pc, #88]	; (234 <configure_gas_gauge+0xa0>)
     1da:	0020      	movs	r0, r4
     1dc:	4b16      	ldr	r3, [pc, #88]	; (238 <configure_gas_gauge+0xa4>)
     1de:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     1e0:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     1e2:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     1e4:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     1e6:	421a      	tst	r2, r3
     1e8:	d1fc      	bne.n	1e4 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     1ea:	6822      	ldr	r2, [r4, #0]
     1ec:	2302      	movs	r3, #2
     1ee:	4313      	orrs	r3, r2
     1f0:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     1f2:	4d0f      	ldr	r5, [pc, #60]	; (230 <configure_gas_gauge+0x9c>)
     1f4:	6828      	ldr	r0, [r5, #0]
     1f6:	4b11      	ldr	r3, [pc, #68]	; (23c <configure_gas_gauge+0xa8>)
     1f8:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1fa:	231f      	movs	r3, #31
     1fc:	4018      	ands	r0, r3
     1fe:	3b1e      	subs	r3, #30
     200:	4083      	lsls	r3, r0
     202:	4a0f      	ldr	r2, [pc, #60]	; (240 <configure_gas_gauge+0xac>)
     204:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     206:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     208:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     20a:	2110      	movs	r1, #16
     20c:	e005      	b.n	21a <configure_gas_gauge+0x86>
		timeout_counter++;
     20e:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     210:	4283      	cmp	r3, r0
     212:	d302      	bcc.n	21a <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     214:	2310      	movs	r3, #16
     216:	8363      	strh	r3, [r4, #26]
     218:	e002      	b.n	220 <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     21a:	8b62      	ldrh	r2, [r4, #26]
     21c:	420a      	tst	r2, r1
     21e:	d0f6      	beq.n	20e <configure_gas_gauge+0x7a>
    //! [setup_set_config]

    //! [setup_enable]
    i2c_master_enable(&gas_gauge_instance);
    //! [setup_enable]
}
     220:	b00f      	add	sp, #60	; 0x3c
     222:	bd30      	pop	{r4, r5, pc}
     224:	00000d48 	.word	0x00000d48
     228:	00080002 	.word	0x00080002
     22c:	00090002 	.word	0x00090002
     230:	20000078 	.word	0x20000078
     234:	42000800 	.word	0x42000800
     238:	000006c5 	.word	0x000006c5
     23c:	0000162d 	.word	0x0000162d
     240:	e000e100 	.word	0xe000e100

00000244 <usart_write_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     244:	2280      	movs	r2, #128	; 0x80
     246:	01d2      	lsls	r2, r2, #7
     248:	4b01      	ldr	r3, [pc, #4]	; (250 <usart_write_callback+0xc>)
     24a:	61da      	str	r2, [r3, #28]
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
    port_pin_toggle_output_level(LED_RED_PIN);
}
     24c:	4770      	bx	lr
     24e:	46c0      	nop			; (mov r8, r8)
     250:	41004400 	.word	0x41004400

00000254 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{
     254:	b570      	push	{r4, r5, r6, lr}
     256:	b084      	sub	sp, #16
    usart_write_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     258:	4d0e      	ldr	r5, [pc, #56]	; (294 <usart_read_callback+0x40>)
     25a:	4c0f      	ldr	r4, [pc, #60]	; (298 <usart_read_callback+0x44>)
     25c:	2205      	movs	r2, #5
     25e:	0029      	movs	r1, r5
     260:	0020      	movs	r0, r4
     262:	4b0e      	ldr	r3, [pc, #56]	; (29c <usart_read_callback+0x48>)
     264:	4798      	blx	r3
     266:	2280      	movs	r2, #128	; 0x80
     268:	0212      	lsls	r2, r2, #8
     26a:	4b0d      	ldr	r3, [pc, #52]	; (2a0 <usart_read_callback+0x4c>)
     26c:	61da      	str	r2, [r3, #28]
    port_pin_toggle_output_level(LED_GREEN_PIN);
    
    uint8_t answer_string[] = "Received: ";
     26e:	a901      	add	r1, sp, #4
     270:	4b0c      	ldr	r3, [pc, #48]	; (2a4 <usart_read_callback+0x50>)
     272:	000a      	movs	r2, r1
     274:	cb41      	ldmia	r3!, {r0, r6}
     276:	c241      	stmia	r2!, {r0, r6}
     278:	8818      	ldrh	r0, [r3, #0]
     27a:	8010      	strh	r0, [r2, #0]
     27c:	789b      	ldrb	r3, [r3, #2]
     27e:	7093      	strb	r3, [r2, #2]
    usart_write_buffer_wait(&bt_usart_instance, answer_string, sizeof(rx_buffer));
     280:	2205      	movs	r2, #5
     282:	0020      	movs	r0, r4
     284:	4e08      	ldr	r6, [pc, #32]	; (2a8 <usart_read_callback+0x54>)
     286:	47b0      	blx	r6
    
    usart_write_buffer_wait(&bt_usart_instance, (uint8_t *)rx_buffer, sizeof(rx_buffer));
     288:	2205      	movs	r2, #5
     28a:	0029      	movs	r1, r5
     28c:	0020      	movs	r0, r4
     28e:	47b0      	blx	r6
}
     290:	b004      	add	sp, #16
     292:	bd70      	pop	{r4, r5, r6, pc}
     294:	20000108 	.word	0x20000108
     298:	200000a0 	.word	0x200000a0
     29c:	0000143d 	.word	0x0000143d
     2a0:	41004400 	.word	0x41004400
     2a4:	00003b78 	.word	0x00003b78
     2a8:	00001331 	.word	0x00001331

000002ac <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     2ac:	b530      	push	{r4, r5, lr}
     2ae:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     2b0:	2380      	movs	r3, #128	; 0x80
     2b2:	05db      	lsls	r3, r3, #23
     2b4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     2b6:	2300      	movs	r3, #0
     2b8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     2ba:	22ff      	movs	r2, #255	; 0xff
     2bc:	4669      	mov	r1, sp
     2be:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     2c0:	2200      	movs	r2, #0
     2c2:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     2c4:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     2c6:	2101      	movs	r1, #1
     2c8:	2024      	movs	r0, #36	; 0x24
     2ca:	466c      	mov	r4, sp
     2cc:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     2ce:	3001      	adds	r0, #1
     2d0:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     2d2:	3125      	adds	r1, #37	; 0x25
     2d4:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     2d6:	3101      	adds	r1, #1
     2d8:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     2da:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     2dc:	3105      	adds	r1, #5
     2de:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     2e0:	3101      	adds	r1, #1
     2e2:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     2e4:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     2e6:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     2e8:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     2ea:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     2ec:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     2ee:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     2f0:	2313      	movs	r3, #19
     2f2:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     2f4:	7762      	strb	r2, [r4, #29]
    //! [setup_config_defaults]
    
// Debug USART
#ifdef DBG_MODE
    //! [setup_change_config]
    config_usart.baudrate    = 115200;
     2f6:	23e1      	movs	r3, #225	; 0xe1
     2f8:	025b      	lsls	r3, r3, #9
     2fa:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = DBG_UART_SERCOM_MUX_SETTING;
     2fc:	2380      	movs	r3, #128	; 0x80
     2fe:	035b      	lsls	r3, r3, #13
     300:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = DBG_UART_SERCOM_PINMUX_PAD0;
     302:	4b27      	ldr	r3, [pc, #156]	; (3a0 <configure_usart+0xf4>)
     304:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = DBG_UART_SERCOM_PINMUX_PAD1;
     306:	4b27      	ldr	r3, [pc, #156]	; (3a4 <configure_usart+0xf8>)
     308:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = DBG_UART_SERCOM_PINMUX_PAD2;
     30a:	2301      	movs	r3, #1
     30c:	425b      	negs	r3, r3
     30e:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = DBG_UART_SERCOM_PINMUX_PAD3;
     310:	930f      	str	r3, [sp, #60]	; 0x3c
    //! [setup_change_config]

    //! [setup_set_config]
    while (usart_init(&dbg_usart_instance, DBG_UART_MODULE, &config_usart) != STATUS_OK)
     312:	4d25      	ldr	r5, [pc, #148]	; (3a8 <configure_usart+0xfc>)
     314:	4c25      	ldr	r4, [pc, #148]	; (3ac <configure_usart+0x100>)
     316:	466a      	mov	r2, sp
     318:	4925      	ldr	r1, [pc, #148]	; (3b0 <configure_usart+0x104>)
     31a:	0028      	movs	r0, r5
     31c:	47a0      	blx	r4
     31e:	2800      	cmp	r0, #0
     320:	d1f9      	bne.n	316 <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     322:	4d21      	ldr	r5, [pc, #132]	; (3a8 <configure_usart+0xfc>)
     324:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     326:	0020      	movs	r0, r4
     328:	4b22      	ldr	r3, [pc, #136]	; (3b4 <configure_usart+0x108>)
     32a:	4798      	blx	r3
     32c:	231f      	movs	r3, #31
     32e:	4018      	ands	r0, r3
     330:	3b1e      	subs	r3, #30
     332:	4083      	lsls	r3, r0
     334:	4a20      	ldr	r2, [pc, #128]	; (3b8 <configure_usart+0x10c>)
     336:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     338:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     33a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     33c:	2b00      	cmp	r3, #0
     33e:	d1fc      	bne.n	33a <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     340:	6822      	ldr	r2, [r4, #0]
     342:	3302      	adds	r3, #2
     344:	4313      	orrs	r3, r2
     346:	6023      	str	r3, [r4, #0]
#endif


    // BT USART
    //! [setup_change_config]
    config_usart.baudrate    = 115200;
     348:	23e1      	movs	r3, #225	; 0xe1
     34a:	025b      	lsls	r3, r3, #9
     34c:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     34e:	2380      	movs	r3, #128	; 0x80
     350:	035b      	lsls	r3, r3, #13
     352:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     354:	4b19      	ldr	r3, [pc, #100]	; (3bc <configure_usart+0x110>)
     356:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     358:	4b19      	ldr	r3, [pc, #100]	; (3c0 <configure_usart+0x114>)
     35a:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     35c:	2301      	movs	r3, #1
     35e:	425b      	negs	r3, r3
     360:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     362:	930f      	str	r3, [sp, #60]	; 0x3c
    //! [setup_change_config]

    //! [setup_set_config]
    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK)
     364:	4d17      	ldr	r5, [pc, #92]	; (3c4 <configure_usart+0x118>)
     366:	4c11      	ldr	r4, [pc, #68]	; (3ac <configure_usart+0x100>)
     368:	466a      	mov	r2, sp
     36a:	4917      	ldr	r1, [pc, #92]	; (3c8 <configure_usart+0x11c>)
     36c:	0028      	movs	r0, r5
     36e:	47a0      	blx	r4
     370:	2800      	cmp	r0, #0
     372:	d1f9      	bne.n	368 <configure_usart+0xbc>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     374:	4d13      	ldr	r5, [pc, #76]	; (3c4 <configure_usart+0x118>)
     376:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     378:	0020      	movs	r0, r4
     37a:	4b0e      	ldr	r3, [pc, #56]	; (3b4 <configure_usart+0x108>)
     37c:	4798      	blx	r3
     37e:	231f      	movs	r3, #31
     380:	4018      	ands	r0, r3
     382:	3b1e      	subs	r3, #30
     384:	4083      	lsls	r3, r0
     386:	4a0c      	ldr	r2, [pc, #48]	; (3b8 <configure_usart+0x10c>)
     388:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     38a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     38c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     38e:	2b00      	cmp	r3, #0
     390:	d1fc      	bne.n	38c <configure_usart+0xe0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     392:	6822      	ldr	r2, [r4, #0]
     394:	3302      	adds	r3, #2
     396:	4313      	orrs	r3, r2
     398:	6023      	str	r3, [r4, #0]

    //! [setup_enable]
    usart_enable(&bt_usart_instance);
    //! [setup_enable]
    
}
     39a:	b011      	add	sp, #68	; 0x44
     39c:	bd30      	pop	{r4, r5, pc}
     39e:	46c0      	nop			; (mov r8, r8)
     3a0:	00160002 	.word	0x00160002
     3a4:	00170002 	.word	0x00170002
     3a8:	200000d4 	.word	0x200000d4
     3ac:	00000fcd 	.word	0x00000fcd
     3b0:	42001400 	.word	0x42001400
     3b4:	0000162d 	.word	0x0000162d
     3b8:	e000e100 	.word	0xe000e100
     3bc:	00100002 	.word	0x00100002
     3c0:	00110002 	.word	0x00110002
     3c4:	200000a0 	.word	0x200000a0
     3c8:	42000c00 	.word	0x42000c00

000003cc <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     3cc:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     3ce:	4c08      	ldr	r4, [pc, #32]	; (3f0 <configure_usart_callbacks+0x24>)
     3d0:	2200      	movs	r2, #0
     3d2:	4908      	ldr	r1, [pc, #32]	; (3f4 <configure_usart_callbacks+0x28>)
     3d4:	0020      	movs	r0, r4
     3d6:	4d08      	ldr	r5, [pc, #32]	; (3f8 <configure_usart_callbacks+0x2c>)
     3d8:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     3da:	2201      	movs	r2, #1
     3dc:	4907      	ldr	r1, [pc, #28]	; (3fc <configure_usart_callbacks+0x30>)
     3de:	0020      	movs	r0, r4
     3e0:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     3e2:	2231      	movs	r2, #49	; 0x31
     3e4:	5ca1      	ldrb	r1, [r4, r2]
     3e6:	2303      	movs	r3, #3
     3e8:	430b      	orrs	r3, r1
     3ea:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     3ec:	bd70      	pop	{r4, r5, r6, pc}
     3ee:	46c0      	nop			; (mov r8, r8)
     3f0:	200000a0 	.word	0x200000a0
     3f4:	00000245 	.word	0x00000245
     3f8:	00001425 	.word	0x00001425
     3fc:	00000255 	.word	0x00000255

00000400 <dbg_usart_write>:


void dbg_usart_write(uint8_t *string)
{
     400:	b510      	push	{r4, lr}
     402:	0001      	movs	r1, r0
// Debug USART
#ifdef DBG_MODE
    usart_write_buffer_wait(&dbg_usart_instance, string, sizeof(string));
     404:	2204      	movs	r2, #4
     406:	4802      	ldr	r0, [pc, #8]	; (410 <dbg_usart_write+0x10>)
     408:	4b02      	ldr	r3, [pc, #8]	; (414 <dbg_usart_write+0x14>)
     40a:	4798      	blx	r3
#endif
}
     40c:	bd10      	pop	{r4, pc}
     40e:	46c0      	nop			; (mov r8, r8)
     410:	200000d4 	.word	0x200000d4
     414:	00001331 	.word	0x00001331

00000418 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     418:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     41a:	4b2d      	ldr	r3, [pc, #180]	; (4d0 <ADC_Handler+0xb8>)
     41c:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     41e:	6823      	ldr	r3, [r4, #0]
     420:	7e1d      	ldrb	r5, [r3, #24]
     422:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     424:	07ea      	lsls	r2, r5, #31
     426:	d535      	bpl.n	494 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     428:	7ee2      	ldrb	r2, [r4, #27]
     42a:	07d2      	lsls	r2, r2, #31
     42c:	d532      	bpl.n	494 <ADC_Handler+0x7c>
     42e:	7ea2      	ldrb	r2, [r4, #26]
     430:	07d2      	lsls	r2, r2, #31
     432:	d52f      	bpl.n	494 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     434:	2201      	movs	r2, #1
     436:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     438:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     43a:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     43c:	b25b      	sxtb	r3, r3
     43e:	2b00      	cmp	r3, #0
     440:	dbfb      	blt.n	43a <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     442:	6961      	ldr	r1, [r4, #20]
     444:	1c8b      	adds	r3, r1, #2
     446:	6163      	str	r3, [r4, #20]
     448:	8b53      	ldrh	r3, [r2, #26]
     44a:	b29b      	uxth	r3, r3
     44c:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
     44e:	8b23      	ldrh	r3, [r4, #24]
     450:	3b01      	subs	r3, #1
     452:	b29b      	uxth	r3, r3
     454:	8323      	strh	r3, [r4, #24]
     456:	2b00      	cmp	r3, #0
     458:	d011      	beq.n	47e <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     45a:	7f63      	ldrb	r3, [r4, #29]
     45c:	2b00      	cmp	r3, #0
     45e:	d019      	beq.n	494 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     460:	6822      	ldr	r2, [r4, #0]
     462:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     464:	b25b      	sxtb	r3, r3
     466:	2b00      	cmp	r3, #0
     468:	dbfb      	blt.n	462 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     46a:	7b11      	ldrb	r1, [r2, #12]
     46c:	2302      	movs	r3, #2
     46e:	430b      	orrs	r3, r1
     470:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     472:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     474:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     476:	b25b      	sxtb	r3, r3
     478:	2b00      	cmp	r3, #0
     47a:	dbfb      	blt.n	474 <ADC_Handler+0x5c>
     47c:	e00a      	b.n	494 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     47e:	7f23      	ldrb	r3, [r4, #28]
     480:	2b05      	cmp	r3, #5
     482:	d107      	bne.n	494 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     484:	2300      	movs	r3, #0
     486:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     488:	3301      	adds	r3, #1
     48a:	6822      	ldr	r2, [r4, #0]
     48c:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     48e:	0020      	movs	r0, r4
     490:	68a3      	ldr	r3, [r4, #8]
     492:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     494:	076b      	lsls	r3, r5, #29
     496:	d50b      	bpl.n	4b0 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     498:	2304      	movs	r3, #4
     49a:	6822      	ldr	r2, [r4, #0]
     49c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     49e:	7ee3      	ldrb	r3, [r4, #27]
     4a0:	079b      	lsls	r3, r3, #30
     4a2:	d505      	bpl.n	4b0 <ADC_Handler+0x98>
     4a4:	7ea3      	ldrb	r3, [r4, #26]
     4a6:	079b      	lsls	r3, r3, #30
     4a8:	d502      	bpl.n	4b0 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     4aa:	0020      	movs	r0, r4
     4ac:	68e3      	ldr	r3, [r4, #12]
     4ae:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     4b0:	07ab      	lsls	r3, r5, #30
     4b2:	d50b      	bpl.n	4cc <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     4b4:	2302      	movs	r3, #2
     4b6:	6822      	ldr	r2, [r4, #0]
     4b8:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     4ba:	7ee3      	ldrb	r3, [r4, #27]
     4bc:	075b      	lsls	r3, r3, #29
     4be:	d505      	bpl.n	4cc <ADC_Handler+0xb4>
     4c0:	7ea3      	ldrb	r3, [r4, #26]
     4c2:	075b      	lsls	r3, r3, #29
     4c4:	d502      	bpl.n	4cc <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     4c6:	6923      	ldr	r3, [r4, #16]
     4c8:	0020      	movs	r0, r4
     4ca:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     4cc:	bd70      	pop	{r4, r5, r6, pc}
     4ce:	46c0      	nop			; (mov r8, r8)
     4d0:	20000110 	.word	0x20000110

000004d4 <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
     4d4:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
     4d6:	79d8      	ldrb	r0, [r3, #7]
     4d8:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
     4da:	4770      	bx	lr

000004dc <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
     4dc:	2300      	movs	r3, #0
     4de:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
     4e0:	2201      	movs	r2, #1
     4e2:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
     4e4:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
     4e6:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
     4e8:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
     4ea:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
     4ec:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
     4ee:	4770      	bx	lr

000004f0 <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
     4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4f2:	4647      	mov	r7, r8
     4f4:	b480      	push	{r7}
     4f6:	b084      	sub	sp, #16
     4f8:	0005      	movs	r5, r0
     4fa:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
     4fc:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     4fe:	4a2c      	ldr	r2, [pc, #176]	; (5b0 <dac_init+0xc0>)
     500:	6a13      	ldr	r3, [r2, #32]
     502:	2080      	movs	r0, #128	; 0x80
     504:	02c0      	lsls	r0, r0, #11
     506:	4303      	orrs	r3, r0
     508:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     50a:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     50c:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     50e:	079b      	lsls	r3, r3, #30
     510:	d44a      	bmi.n	5a8 <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     512:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
     514:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     516:	07db      	lsls	r3, r3, #31
     518:	d446      	bmi.n	5a8 <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     51a:	a903      	add	r1, sp, #12
     51c:	78e3      	ldrb	r3, [r4, #3]
     51e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
     520:	301c      	adds	r0, #28
     522:	4b24      	ldr	r3, [pc, #144]	; (5b4 <dac_init+0xc4>)
     524:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
     526:	2021      	movs	r0, #33	; 0x21
     528:	4b23      	ldr	r3, [pc, #140]	; (5b8 <dac_init+0xc8>)
     52a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     52c:	2600      	movs	r6, #0
     52e:	ab02      	add	r3, sp, #8
     530:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     532:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
     534:	2301      	movs	r3, #1
     536:	aa02      	add	r2, sp, #8
     538:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     53a:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
     53c:	0011      	movs	r1, r2
     53e:	2002      	movs	r0, #2
     540:	4b1e      	ldr	r3, [pc, #120]	; (5bc <dac_init+0xcc>)
     542:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
     544:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
     546:	7863      	ldrb	r3, [r4, #1]
     548:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
     54a:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
     54c:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
     54e:	1e5a      	subs	r2, r3, #1
     550:	4193      	sbcs	r3, r2
     552:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     554:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
     556:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     558:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
     55a:	2a00      	cmp	r2, #0
     55c:	d002      	beq.n	564 <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
     55e:	2204      	movs	r2, #4
     560:	4311      	orrs	r1, r2
     562:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
     564:	7922      	ldrb	r2, [r4, #4]
     566:	2a00      	cmp	r2, #0
     568:	d003      	beq.n	572 <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
     56a:	2210      	movs	r2, #16
     56c:	4641      	mov	r1, r8
     56e:	4311      	orrs	r1, r2
     570:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
     572:	7962      	ldrb	r2, [r4, #5]
     574:	2a00      	cmp	r2, #0
     576:	d003      	beq.n	580 <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
     578:	2208      	movs	r2, #8
     57a:	4641      	mov	r1, r8
     57c:	4311      	orrs	r1, r2
     57e:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
     580:	b2db      	uxtb	r3, r3
     582:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
     584:	4e0e      	ldr	r6, [pc, #56]	; (5c0 <dac_init+0xd0>)
     586:	0028      	movs	r0, r5
     588:	47b0      	blx	r6
     58a:	2800      	cmp	r0, #0
     58c:	d1fb      	bne.n	586 <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
     58e:	4643      	mov	r3, r8
     590:	466a      	mov	r2, sp
     592:	71d3      	strb	r3, [r2, #7]
     594:	79d3      	ldrb	r3, [r2, #7]
     596:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
     598:	7823      	ldrb	r3, [r4, #0]
     59a:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     59c:	2300      	movs	r3, #0
     59e:	616b      	str	r3, [r5, #20]
     5a0:	61ab      	str	r3, [r5, #24]
     5a2:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
     5a4:	4b07      	ldr	r3, [pc, #28]	; (5c4 <dac_init+0xd4>)
     5a6:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
     5a8:	b004      	add	sp, #16
     5aa:	bc04      	pop	{r2}
     5ac:	4690      	mov	r8, r2
     5ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5b0:	40000400 	.word	0x40000400
     5b4:	00001b85 	.word	0x00001b85
     5b8:	00001af9 	.word	0x00001af9
     5bc:	00001c7d 	.word	0x00001c7d
     5c0:	000004d5 	.word	0x000004d5
     5c4:	20000114 	.word	0x20000114

000005c8 <dac_chan_get_config_defaults>:
void dac_chan_get_config_defaults(
		struct dac_chan_config *const config)
{
	/* Sanity check arguments */
	Assert(config);
}
     5c8:	4770      	bx	lr
     5ca:	46c0      	nop			; (mov r8, r8)

000005cc <dac_chan_set_config>:
		const enum dac_channel channel,
		struct dac_chan_config *const config)
{
	/* No channel support yet */
	UNUSED(channel);
}
     5cc:	4770      	bx	lr
     5ce:	46c0      	nop			; (mov r8, r8)

000005d0 <dac_chan_enable>:
		struct dac_module *const module_inst,
		enum dac_channel channel)
{
	/* No channel support yet */
	UNUSED(channel);
}
     5d0:	4770      	bx	lr
     5d2:	46c0      	nop			; (mov r8, r8)

000005d4 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
     5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5d6:	0004      	movs	r4, r0
     5d8:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
     5da:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
     5dc:	4d06      	ldr	r5, [pc, #24]	; (5f8 <dac_chan_write+0x24>)
     5de:	0020      	movs	r0, r4
     5e0:	47a8      	blx	r5
     5e2:	2800      	cmp	r0, #0
     5e4:	d1fb      	bne.n	5de <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
     5e6:	79a3      	ldrb	r3, [r4, #6]
     5e8:	2b00      	cmp	r3, #0
     5ea:	d001      	beq.n	5f0 <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
     5ec:	81b7      	strh	r7, [r6, #12]
     5ee:	e000      	b.n	5f2 <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
     5f0:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
     5f2:	2000      	movs	r0, #0
     5f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5f6:	46c0      	nop			; (mov r8, r8)
     5f8:	000004d5 	.word	0x000004d5

000005fc <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
     5fc:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
     5fe:	4b26      	ldr	r3, [pc, #152]	; (698 <DAC_Handler+0x9c>)
     600:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
     602:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
     604:	79ab      	ldrb	r3, [r5, #6]
     606:	07db      	lsls	r3, r3, #31
     608:	d50a      	bpl.n	620 <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
     60a:	2301      	movs	r3, #1
     60c:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
     60e:	0023      	movs	r3, r4
     610:	3314      	adds	r3, #20
     612:	d005      	beq.n	620 <DAC_Handler+0x24>
     614:	7c63      	ldrb	r3, [r4, #17]
     616:	2b00      	cmp	r3, #0
     618:	d002      	beq.n	620 <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
     61a:	2000      	movs	r0, #0
     61c:	69a3      	ldr	r3, [r4, #24]
     61e:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
     620:	79ab      	ldrb	r3, [r5, #6]
     622:	079b      	lsls	r3, r3, #30
     624:	d537      	bpl.n	696 <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     626:	2302      	movs	r3, #2
     628:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
     62a:	89a3      	ldrh	r3, [r4, #12]
     62c:	b29b      	uxth	r3, r3
     62e:	2b00      	cmp	r3, #0
     630:	d028      	beq.n	684 <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
     632:	89e3      	ldrh	r3, [r4, #14]
     634:	b29b      	uxth	r3, r3
     636:	1c5a      	adds	r2, r3, #1
     638:	b292      	uxth	r2, r2
     63a:	81e2      	strh	r2, [r4, #14]
     63c:	005b      	lsls	r3, r3, #1
     63e:	68a2      	ldr	r2, [r4, #8]
     640:	4694      	mov	ip, r2
     642:	4463      	add	r3, ip
     644:	881b      	ldrh	r3, [r3, #0]
     646:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
     648:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
     64a:	89a3      	ldrh	r3, [r4, #12]
     64c:	3b01      	subs	r3, #1
     64e:	b29b      	uxth	r3, r3
     650:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
     652:	89a3      	ldrh	r3, [r4, #12]
     654:	b29b      	uxth	r3, r3
     656:	2b00      	cmp	r3, #0
     658:	d114      	bne.n	684 <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
     65a:	2200      	movs	r2, #0
     65c:	3320      	adds	r3, #32
     65e:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
     660:	3b1e      	subs	r3, #30
     662:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     664:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     666:	2180      	movs	r1, #128	; 0x80
     668:	0489      	lsls	r1, r1, #18
     66a:	337e      	adds	r3, #126	; 0x7e
     66c:	4a0b      	ldr	r2, [pc, #44]	; (69c <DAC_Handler+0xa0>)
     66e:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
     670:	0023      	movs	r3, r4
     672:	3314      	adds	r3, #20
     674:	d00f      	beq.n	696 <DAC_Handler+0x9a>
     676:	7ca3      	ldrb	r3, [r4, #18]
     678:	2b00      	cmp	r3, #0
     67a:	d006      	beq.n	68a <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
     67c:	2000      	movs	r0, #0
     67e:	69e3      	ldr	r3, [r4, #28]
     680:	4798      	blx	r3
     682:	e002      	b.n	68a <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
     684:	0023      	movs	r3, r4
     686:	3314      	adds	r3, #20
     688:	d005      	beq.n	696 <DAC_Handler+0x9a>
     68a:	7c23      	ldrb	r3, [r4, #16]
     68c:	2b00      	cmp	r3, #0
     68e:	d002      	beq.n	696 <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
     690:	6963      	ldr	r3, [r4, #20]
     692:	2000      	movs	r0, #0
     694:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
     696:	bd70      	pop	{r4, r5, r6, pc}
     698:	20000114 	.word	0x20000114
     69c:	e000e100 	.word	0xe000e100

000006a0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     6a0:	b500      	push	{lr}
     6a2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     6a4:	ab01      	add	r3, sp, #4
     6a6:	2280      	movs	r2, #128	; 0x80
     6a8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     6aa:	780a      	ldrb	r2, [r1, #0]
     6ac:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     6ae:	784a      	ldrb	r2, [r1, #1]
     6b0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     6b2:	788a      	ldrb	r2, [r1, #2]
     6b4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     6b6:	0019      	movs	r1, r3
     6b8:	4b01      	ldr	r3, [pc, #4]	; (6c0 <port_pin_set_config+0x20>)
     6ba:	4798      	blx	r3
}
     6bc:	b003      	add	sp, #12
     6be:	bd00      	pop	{pc}
     6c0:	00001c7d 	.word	0x00001c7d

000006c4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     6c4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6c6:	465f      	mov	r7, fp
     6c8:	4656      	mov	r6, sl
     6ca:	464d      	mov	r5, r9
     6cc:	4644      	mov	r4, r8
     6ce:	b4f0      	push	{r4, r5, r6, r7}
     6d0:	b08b      	sub	sp, #44	; 0x2c
     6d2:	0007      	movs	r7, r0
     6d4:	000d      	movs	r5, r1
     6d6:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     6d8:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     6da:	0008      	movs	r0, r1
     6dc:	4b99      	ldr	r3, [pc, #612]	; (944 <i2c_master_init+0x280>)
     6de:	4798      	blx	r3
     6e0:	4999      	ldr	r1, [pc, #612]	; (948 <i2c_master_init+0x284>)
     6e2:	6a0a      	ldr	r2, [r1, #32]
     6e4:	1c84      	adds	r4, r0, #2
     6e6:	2301      	movs	r3, #1
     6e8:	40a3      	lsls	r3, r4
     6ea:	4313      	orrs	r3, r2
     6ec:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     6ee:	a909      	add	r1, sp, #36	; 0x24
     6f0:	7b33      	ldrb	r3, [r6, #12]
     6f2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     6f4:	3014      	adds	r0, #20
     6f6:	b2c4      	uxtb	r4, r0
     6f8:	0020      	movs	r0, r4
     6fa:	4b94      	ldr	r3, [pc, #592]	; (94c <i2c_master_init+0x288>)
     6fc:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     6fe:	0020      	movs	r0, r4
     700:	4b93      	ldr	r3, [pc, #588]	; (950 <i2c_master_init+0x28c>)
     702:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     704:	7b30      	ldrb	r0, [r6, #12]
     706:	2100      	movs	r1, #0
     708:	4b92      	ldr	r3, [pc, #584]	; (954 <i2c_master_init+0x290>)
     70a:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     70c:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
     70e:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     710:	079b      	lsls	r3, r3, #30
     712:	d500      	bpl.n	716 <i2c_master_init+0x52>
     714:	e10f      	b.n	936 <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     716:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
     718:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     71a:	07db      	lsls	r3, r3, #31
     71c:	d500      	bpl.n	720 <i2c_master_init+0x5c>
     71e:	e10a      	b.n	936 <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     720:	6838      	ldr	r0, [r7, #0]
     722:	4b88      	ldr	r3, [pc, #544]	; (944 <i2c_master_init+0x280>)
     724:	4699      	mov	r9, r3
     726:	4798      	blx	r3
     728:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     72a:	498b      	ldr	r1, [pc, #556]	; (958 <i2c_master_init+0x294>)
     72c:	4b8b      	ldr	r3, [pc, #556]	; (95c <i2c_master_init+0x298>)
     72e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     730:	00a4      	lsls	r4, r4, #2
     732:	4b8b      	ldr	r3, [pc, #556]	; (960 <i2c_master_init+0x29c>)
     734:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
     736:	2300      	movs	r3, #0
     738:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
     73a:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
     73c:	2400      	movs	r4, #0
     73e:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
     740:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
     742:	2225      	movs	r2, #37	; 0x25
     744:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
     746:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     748:	3314      	adds	r3, #20
     74a:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     74c:	683b      	ldr	r3, [r7, #0]
     74e:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     750:	0018      	movs	r0, r3
     752:	47c8      	blx	r9
     754:	4681      	mov	r9, r0
     756:	2380      	movs	r3, #128	; 0x80
     758:	aa08      	add	r2, sp, #32
     75a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     75c:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     75e:	2301      	movs	r3, #1
     760:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     762:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
     764:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     766:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
     768:	2800      	cmp	r0, #0
     76a:	d103      	bne.n	774 <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     76c:	2100      	movs	r1, #0
     76e:	4640      	mov	r0, r8
     770:	4b7c      	ldr	r3, [pc, #496]	; (964 <i2c_master_init+0x2a0>)
     772:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
     774:	ab08      	add	r3, sp, #32
     776:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     778:	2302      	movs	r3, #2
     77a:	aa08      	add	r2, sp, #32
     77c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     77e:	0c00      	lsrs	r0, r0, #16
     780:	b2c0      	uxtb	r0, r0
     782:	0011      	movs	r1, r2
     784:	4b78      	ldr	r3, [pc, #480]	; (968 <i2c_master_init+0x2a4>)
     786:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
     788:	2d00      	cmp	r5, #0
     78a:	d104      	bne.n	796 <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     78c:	2101      	movs	r1, #1
     78e:	4640      	mov	r0, r8
     790:	4b74      	ldr	r3, [pc, #464]	; (964 <i2c_master_init+0x2a0>)
     792:	4798      	blx	r3
     794:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
     796:	ab08      	add	r3, sp, #32
     798:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     79a:	2302      	movs	r3, #2
     79c:	aa08      	add	r2, sp, #32
     79e:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     7a0:	0c28      	lsrs	r0, r5, #16
     7a2:	b2c0      	uxtb	r0, r0
     7a4:	0011      	movs	r1, r2
     7a6:	4b70      	ldr	r3, [pc, #448]	; (968 <i2c_master_init+0x2a4>)
     7a8:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     7aa:	8ab3      	ldrh	r3, [r6, #20]
     7ac:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
     7ae:	8af3      	ldrh	r3, [r6, #22]
     7b0:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     7b2:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     7b4:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     7b6:	2a00      	cmp	r2, #0
     7b8:	d104      	bne.n	7c4 <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     7ba:	4b6c      	ldr	r3, [pc, #432]	; (96c <i2c_master_init+0x2a8>)
     7bc:	789b      	ldrb	r3, [r3, #2]
     7be:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     7c0:	0fdb      	lsrs	r3, r3, #31
     7c2:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
     7c4:	68b1      	ldr	r1, [r6, #8]
     7c6:	6932      	ldr	r2, [r6, #16]
     7c8:	430a      	orrs	r2, r1
     7ca:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
     7cc:	2224      	movs	r2, #36	; 0x24
     7ce:	5cb2      	ldrb	r2, [r6, r2]
     7d0:	2a00      	cmp	r2, #0
     7d2:	d002      	beq.n	7da <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     7d4:	2280      	movs	r2, #128	; 0x80
     7d6:	05d2      	lsls	r2, r2, #23
     7d8:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
     7da:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     7dc:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     7de:	222c      	movs	r2, #44	; 0x2c
     7e0:	5cb2      	ldrb	r2, [r6, r2]
     7e2:	2a00      	cmp	r2, #0
     7e4:	d103      	bne.n	7ee <i2c_master_init+0x12a>
     7e6:	2280      	movs	r2, #128	; 0x80
     7e8:	0492      	lsls	r2, r2, #18
     7ea:	4291      	cmp	r1, r2
     7ec:	d102      	bne.n	7f4 <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     7ee:	2280      	movs	r2, #128	; 0x80
     7f0:	0512      	lsls	r2, r2, #20
     7f2:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
     7f4:	222d      	movs	r2, #45	; 0x2d
     7f6:	5cb2      	ldrb	r2, [r6, r2]
     7f8:	2a00      	cmp	r2, #0
     7fa:	d002      	beq.n	802 <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     7fc:	2280      	movs	r2, #128	; 0x80
     7fe:	0412      	lsls	r2, r2, #16
     800:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
     802:	222e      	movs	r2, #46	; 0x2e
     804:	5cb2      	ldrb	r2, [r6, r2]
     806:	2a00      	cmp	r2, #0
     808:	d002      	beq.n	810 <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     80a:	2280      	movs	r2, #128	; 0x80
     80c:	03d2      	lsls	r2, r2, #15
     80e:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
     810:	4642      	mov	r2, r8
     812:	6812      	ldr	r2, [r2, #0]
     814:	4313      	orrs	r3, r2
     816:	4642      	mov	r2, r8
     818:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     81a:	2380      	movs	r3, #128	; 0x80
     81c:	005b      	lsls	r3, r3, #1
     81e:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     820:	4648      	mov	r0, r9
     822:	3014      	adds	r0, #20
     824:	b2c0      	uxtb	r0, r0
     826:	4b52      	ldr	r3, [pc, #328]	; (970 <i2c_master_init+0x2ac>)
     828:	4798      	blx	r3
     82a:	0005      	movs	r5, r0
     82c:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     82e:	27fa      	movs	r7, #250	; 0xfa
     830:	00bf      	lsls	r7, r7, #2
     832:	6833      	ldr	r3, [r6, #0]
     834:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     836:	6873      	ldr	r3, [r6, #4]
     838:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
     83a:	4c4e      	ldr	r4, [pc, #312]	; (974 <i2c_master_init+0x2b0>)
     83c:	47a0      	blx	r4
     83e:	9002      	str	r0, [sp, #8]
     840:	9103      	str	r1, [sp, #12]
     842:	0078      	lsls	r0, r7, #1
     844:	47a0      	blx	r4
     846:	9000      	str	r0, [sp, #0]
     848:	9101      	str	r1, [sp, #4]
     84a:	8e30      	ldrh	r0, [r6, #48]	; 0x30
     84c:	4368      	muls	r0, r5
     84e:	47a0      	blx	r4
     850:	4b49      	ldr	r3, [pc, #292]	; (978 <i2c_master_init+0x2b4>)
     852:	469b      	mov	fp, r3
     854:	4a49      	ldr	r2, [pc, #292]	; (97c <i2c_master_init+0x2b8>)
     856:	4b4a      	ldr	r3, [pc, #296]	; (980 <i2c_master_init+0x2bc>)
     858:	47d8      	blx	fp
     85a:	4d4a      	ldr	r5, [pc, #296]	; (984 <i2c_master_init+0x2c0>)
     85c:	2200      	movs	r2, #0
     85e:	4b4a      	ldr	r3, [pc, #296]	; (988 <i2c_master_init+0x2c4>)
     860:	47a8      	blx	r5
     862:	9004      	str	r0, [sp, #16]
     864:	9105      	str	r1, [sp, #20]
     866:	0038      	movs	r0, r7
     868:	47a0      	blx	r4
     86a:	0002      	movs	r2, r0
     86c:	000b      	movs	r3, r1
     86e:	9804      	ldr	r0, [sp, #16]
     870:	9905      	ldr	r1, [sp, #20]
     872:	47d8      	blx	fp
     874:	0002      	movs	r2, r0
     876:	000b      	movs	r3, r1
     878:	4c44      	ldr	r4, [pc, #272]	; (98c <i2c_master_init+0x2c8>)
     87a:	9802      	ldr	r0, [sp, #8]
     87c:	9903      	ldr	r1, [sp, #12]
     87e:	47a0      	blx	r4
     880:	9a00      	ldr	r2, [sp, #0]
     882:	9b01      	ldr	r3, [sp, #4]
     884:	47a8      	blx	r5
     886:	2200      	movs	r2, #0
     888:	4b41      	ldr	r3, [pc, #260]	; (990 <i2c_master_init+0x2cc>)
     88a:	47a0      	blx	r4
     88c:	9a00      	ldr	r2, [sp, #0]
     88e:	9b01      	ldr	r3, [sp, #4]
     890:	4c40      	ldr	r4, [pc, #256]	; (994 <i2c_master_init+0x2d0>)
     892:	47a0      	blx	r4
     894:	4b40      	ldr	r3, [pc, #256]	; (998 <i2c_master_init+0x2d4>)
     896:	4798      	blx	r3
     898:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     89a:	68b2      	ldr	r2, [r6, #8]
     89c:	2380      	movs	r3, #128	; 0x80
     89e:	049b      	lsls	r3, r3, #18
     8a0:	429a      	cmp	r2, r3
     8a2:	d142      	bne.n	92a <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     8a4:	21fa      	movs	r1, #250	; 0xfa
     8a6:	0089      	lsls	r1, r1, #2
     8a8:	4657      	mov	r7, sl
     8aa:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     8ac:	9802      	ldr	r0, [sp, #8]
     8ae:	9903      	ldr	r1, [sp, #12]
     8b0:	0002      	movs	r2, r0
     8b2:	000b      	movs	r3, r1
     8b4:	47a8      	blx	r5
     8b6:	9000      	str	r0, [sp, #0]
     8b8:	9101      	str	r1, [sp, #4]
     8ba:	0038      	movs	r0, r7
     8bc:	4b2d      	ldr	r3, [pc, #180]	; (974 <i2c_master_init+0x2b0>)
     8be:	4798      	blx	r3
     8c0:	2200      	movs	r2, #0
     8c2:	4b36      	ldr	r3, [pc, #216]	; (99c <i2c_master_init+0x2d8>)
     8c4:	47d8      	blx	fp
     8c6:	0002      	movs	r2, r0
     8c8:	000b      	movs	r3, r1
     8ca:	9800      	ldr	r0, [sp, #0]
     8cc:	9901      	ldr	r1, [sp, #4]
     8ce:	4e31      	ldr	r6, [pc, #196]	; (994 <i2c_master_init+0x2d0>)
     8d0:	47b0      	blx	r6
     8d2:	2200      	movs	r2, #0
     8d4:	4b2e      	ldr	r3, [pc, #184]	; (990 <i2c_master_init+0x2cc>)
     8d6:	4e2d      	ldr	r6, [pc, #180]	; (98c <i2c_master_init+0x2c8>)
     8d8:	47b0      	blx	r6
     8da:	4b2f      	ldr	r3, [pc, #188]	; (998 <i2c_master_init+0x2d4>)
     8dc:	4798      	blx	r3
     8de:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
     8e0:	d006      	beq.n	8f0 <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     8e2:	0039      	movs	r1, r7
     8e4:	9807      	ldr	r0, [sp, #28]
     8e6:	4b2e      	ldr	r3, [pc, #184]	; (9a0 <i2c_master_init+0x2dc>)
     8e8:	4798      	blx	r3
     8ea:	3802      	subs	r0, #2
     8ec:	1b83      	subs	r3, r0, r6
     8ee:	e007      	b.n	900 <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     8f0:	0079      	lsls	r1, r7, #1
     8f2:	1e48      	subs	r0, r1, #1
     8f4:	9b07      	ldr	r3, [sp, #28]
     8f6:	469c      	mov	ip, r3
     8f8:	4460      	add	r0, ip
     8fa:	4b29      	ldr	r3, [pc, #164]	; (9a0 <i2c_master_init+0x2dc>)
     8fc:	4798      	blx	r3
     8fe:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     900:	2cff      	cmp	r4, #255	; 0xff
     902:	d803      	bhi.n	90c <i2c_master_init+0x248>
     904:	2bff      	cmp	r3, #255	; 0xff
     906:	d903      	bls.n	910 <i2c_master_init+0x24c>
     908:	2040      	movs	r0, #64	; 0x40
     90a:	e014      	b.n	936 <i2c_master_init+0x272>
     90c:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
     90e:	e012      	b.n	936 <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     910:	22ff      	movs	r2, #255	; 0xff
     912:	4014      	ands	r4, r2
     914:	0636      	lsls	r6, r6, #24
     916:	4334      	orrs	r4, r6
     918:	041b      	lsls	r3, r3, #16
     91a:	22ff      	movs	r2, #255	; 0xff
     91c:	0412      	lsls	r2, r2, #16
     91e:	4013      	ands	r3, r2
     920:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     922:	4643      	mov	r3, r8
     924:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
     926:	2000      	movs	r0, #0
     928:	e005      	b.n	936 <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     92a:	2040      	movs	r0, #64	; 0x40
     92c:	2cff      	cmp	r4, #255	; 0xff
     92e:	d802      	bhi.n	936 <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
     930:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
     932:	2300      	movs	r3, #0
     934:	e7ec      	b.n	910 <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     936:	b00b      	add	sp, #44	; 0x2c
     938:	bc3c      	pop	{r2, r3, r4, r5}
     93a:	4690      	mov	r8, r2
     93c:	4699      	mov	r9, r3
     93e:	46a2      	mov	sl, r4
     940:	46ab      	mov	fp, r5
     942:	bdf0      	pop	{r4, r5, r6, r7, pc}
     944:	00000f89 	.word	0x00000f89
     948:	40000400 	.word	0x40000400
     94c:	00001b85 	.word	0x00001b85
     950:	00001af9 	.word	0x00001af9
     954:	00000e35 	.word	0x00000e35
     958:	00000a71 	.word	0x00000a71
     95c:	000015ed 	.word	0x000015ed
     960:	20000118 	.word	0x20000118
     964:	00000e81 	.word	0x00000e81
     968:	00001c7d 	.word	0x00001c7d
     96c:	41002000 	.word	0x41002000
     970:	00001ba1 	.word	0x00001ba1
     974:	00003a6d 	.word	0x00003a6d
     978:	00002e65 	.word	0x00002e65
     97c:	e826d695 	.word	0xe826d695
     980:	3e112e0b 	.word	0x3e112e0b
     984:	000021e1 	.word	0x000021e1
     988:	40240000 	.word	0x40240000
     98c:	00003359 	.word	0x00003359
     990:	3ff00000 	.word	0x3ff00000
     994:	00002839 	.word	0x00002839
     998:	00003a01 	.word	0x00003a01
     99c:	40080000 	.word	0x40080000
     9a0:	00001e9d 	.word	0x00001e9d

000009a4 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     9a4:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     9a6:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     9a8:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     9aa:	421a      	tst	r2, r3
     9ac:	d1fc      	bne.n	9a8 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     9ae:	4770      	bx	lr

000009b0 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     9b0:	b570      	push	{r4, r5, r6, lr}
     9b2:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     9b4:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     9b6:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     9b8:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
     9ba:	8b85      	ldrh	r5, [r0, #28]
     9bc:	1b5d      	subs	r5, r3, r5
     9be:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     9c0:	8b83      	ldrh	r3, [r0, #28]
     9c2:	3b01      	subs	r3, #1
     9c4:	b29b      	uxth	r3, r3
     9c6:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     9c8:	0113      	lsls	r3, r2, #4
     9ca:	d50c      	bpl.n	9e6 <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
     9cc:	7ac3      	ldrb	r3, [r0, #11]
     9ce:	2b00      	cmp	r3, #0
     9d0:	d015      	beq.n	9fe <_i2c_master_read+0x4e>
     9d2:	8b83      	ldrh	r3, [r0, #28]
     9d4:	b29b      	uxth	r3, r3
     9d6:	2b01      	cmp	r3, #1
     9d8:	d111      	bne.n	9fe <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     9da:	6873      	ldr	r3, [r6, #4]
     9dc:	2280      	movs	r2, #128	; 0x80
     9de:	02d2      	lsls	r2, r2, #11
     9e0:	4313      	orrs	r3, r2
     9e2:	6073      	str	r3, [r6, #4]
     9e4:	e00b      	b.n	9fe <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
     9e6:	7ac3      	ldrb	r3, [r0, #11]
     9e8:	2b00      	cmp	r3, #0
     9ea:	d008      	beq.n	9fe <_i2c_master_read+0x4e>
     9ec:	8b83      	ldrh	r3, [r0, #28]
     9ee:	b29b      	uxth	r3, r3
     9f0:	2b00      	cmp	r3, #0
     9f2:	d104      	bne.n	9fe <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     9f4:	6873      	ldr	r3, [r6, #4]
     9f6:	2280      	movs	r2, #128	; 0x80
     9f8:	02d2      	lsls	r2, r2, #11
     9fa:	4313      	orrs	r3, r2
     9fc:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
     9fe:	8ba3      	ldrh	r3, [r4, #28]
     a00:	b29b      	uxth	r3, r3
     a02:	2b00      	cmp	r3, #0
     a04:	d10a      	bne.n	a1c <_i2c_master_read+0x6c>
		if (module->send_stop) {
     a06:	7aa3      	ldrb	r3, [r4, #10]
     a08:	2b00      	cmp	r3, #0
     a0a:	d007      	beq.n	a1c <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     a0c:	0020      	movs	r0, r4
     a0e:	4b08      	ldr	r3, [pc, #32]	; (a30 <_i2c_master_read+0x80>)
     a10:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a12:	6873      	ldr	r3, [r6, #4]
     a14:	22c0      	movs	r2, #192	; 0xc0
     a16:	0292      	lsls	r2, r2, #10
     a18:	4313      	orrs	r3, r2
     a1a:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     a1c:	0020      	movs	r0, r4
     a1e:	4b04      	ldr	r3, [pc, #16]	; (a30 <_i2c_master_read+0x80>)
     a20:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     a22:	6a23      	ldr	r3, [r4, #32]
     a24:	195d      	adds	r5, r3, r5
     a26:	2328      	movs	r3, #40	; 0x28
     a28:	5cf3      	ldrb	r3, [r6, r3]
     a2a:	b2db      	uxtb	r3, r3
     a2c:	702b      	strb	r3, [r5, #0]
}
     a2e:	bd70      	pop	{r4, r5, r6, pc}
     a30:	000009a5 	.word	0x000009a5

00000a34 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     a34:	b570      	push	{r4, r5, r6, lr}
     a36:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a38:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     a3a:	8b73      	ldrh	r3, [r6, #26]
     a3c:	075b      	lsls	r3, r3, #29
     a3e:	d503      	bpl.n	a48 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     a40:	221e      	movs	r2, #30
     a42:	2325      	movs	r3, #37	; 0x25
     a44:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
     a46:	e00f      	b.n	a68 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
     a48:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
     a4a:	8b85      	ldrh	r5, [r0, #28]
     a4c:	1b5d      	subs	r5, r3, r5
     a4e:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     a50:	8b83      	ldrh	r3, [r0, #28]
     a52:	3b01      	subs	r3, #1
     a54:	b29b      	uxth	r3, r3
     a56:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
     a58:	4b04      	ldr	r3, [pc, #16]	; (a6c <_i2c_master_write+0x38>)
     a5a:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     a5c:	6a23      	ldr	r3, [r4, #32]
     a5e:	195d      	adds	r5, r3, r5
     a60:	782b      	ldrb	r3, [r5, #0]
     a62:	b2db      	uxtb	r3, r3
     a64:	2228      	movs	r2, #40	; 0x28
     a66:	54b3      	strb	r3, [r6, r2]
}
     a68:	bd70      	pop	{r4, r5, r6, pc}
     a6a:	46c0      	nop			; (mov r8, r8)
     a6c:	000009a5 	.word	0x000009a5

00000a70 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     a70:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     a72:	0080      	lsls	r0, r0, #2
     a74:	4b6f      	ldr	r3, [pc, #444]	; (c34 <_i2c_master_interrupt_handler+0x1c4>)
     a76:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a78:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     a7a:	682b      	ldr	r3, [r5, #0]
     a7c:	011b      	lsls	r3, r3, #4
     a7e:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     a80:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     a82:	7e26      	ldrb	r6, [r4, #24]
     a84:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     a86:	8b63      	ldrh	r3, [r4, #26]
     a88:	b29b      	uxth	r3, r3
     a8a:	2b00      	cmp	r3, #0
     a8c:	d135      	bne.n	afa <_i2c_master_interrupt_handler+0x8a>
     a8e:	8ba3      	ldrh	r3, [r4, #28]
     a90:	b29b      	uxth	r3, r3
     a92:	2b00      	cmp	r3, #0
     a94:	d031      	beq.n	afa <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     a96:	7e2b      	ldrb	r3, [r5, #24]
     a98:	07db      	lsls	r3, r3, #31
     a9a:	d51b      	bpl.n	ad4 <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     a9c:	2301      	movs	r3, #1
     a9e:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     aa0:	8b6b      	ldrh	r3, [r5, #26]
     aa2:	079b      	lsls	r3, r3, #30
     aa4:	d503      	bpl.n	aae <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
     aa6:	2241      	movs	r2, #65	; 0x41
     aa8:	2325      	movs	r3, #37	; 0x25
     aaa:	54e2      	strb	r2, [r4, r3]
     aac:	e012      	b.n	ad4 <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     aae:	8b6b      	ldrh	r3, [r5, #26]
     ab0:	075b      	lsls	r3, r3, #29
     ab2:	d50f      	bpl.n	ad4 <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     ab4:	2218      	movs	r2, #24
     ab6:	2325      	movs	r3, #37	; 0x25
     ab8:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     aba:	2300      	movs	r3, #0
     abc:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
     abe:	7aa3      	ldrb	r3, [r4, #10]
     ac0:	2b00      	cmp	r3, #0
     ac2:	d007      	beq.n	ad4 <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
     ac4:	0020      	movs	r0, r4
     ac6:	4b5c      	ldr	r3, [pc, #368]	; (c38 <_i2c_master_interrupt_handler+0x1c8>)
     ac8:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     aca:	686b      	ldr	r3, [r5, #4]
     acc:	22c0      	movs	r2, #192	; 0xc0
     ace:	0292      	lsls	r2, r2, #10
     ad0:	4313      	orrs	r3, r2
     ad2:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
     ad4:	8ba3      	ldrh	r3, [r4, #28]
     ad6:	b29b      	uxth	r3, r3
     ad8:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
     ada:	2325      	movs	r3, #37	; 0x25
     adc:	5ce3      	ldrb	r3, [r4, r3]
     ade:	2b05      	cmp	r3, #5
     ae0:	d156      	bne.n	b90 <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     ae2:	331f      	adds	r3, #31
     ae4:	5ce3      	ldrb	r3, [r4, r3]
     ae6:	2b00      	cmp	r3, #0
     ae8:	d103      	bne.n	af2 <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
     aea:	0020      	movs	r0, r4
     aec:	4b53      	ldr	r3, [pc, #332]	; (c3c <_i2c_master_interrupt_handler+0x1cc>)
     aee:	4798      	blx	r3
     af0:	e04e      	b.n	b90 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
     af2:	0020      	movs	r0, r4
     af4:	4b52      	ldr	r3, [pc, #328]	; (c40 <_i2c_master_interrupt_handler+0x1d0>)
     af6:	4798      	blx	r3
     af8:	e04a      	b.n	b90 <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     afa:	8b63      	ldrh	r3, [r4, #26]
     afc:	b29b      	uxth	r3, r3
     afe:	2b00      	cmp	r3, #0
     b00:	d026      	beq.n	b50 <_i2c_master_interrupt_handler+0xe0>
     b02:	8ba3      	ldrh	r3, [r4, #28]
     b04:	b29b      	uxth	r3, r3
     b06:	2b00      	cmp	r3, #0
     b08:	d122      	bne.n	b50 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
     b0a:	3325      	adds	r3, #37	; 0x25
     b0c:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     b0e:	2b05      	cmp	r3, #5
     b10:	d11e      	bne.n	b50 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     b12:	331f      	adds	r3, #31
     b14:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
     b16:	2b00      	cmp	r3, #0
     b18:	d11a      	bne.n	b50 <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     b1a:	3303      	adds	r3, #3
     b1c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     b1e:	2300      	movs	r3, #0
     b20:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     b22:	3325      	adds	r3, #37	; 0x25
     b24:	2200      	movs	r2, #0
     b26:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
     b28:	7aa3      	ldrb	r3, [r4, #10]
     b2a:	2b00      	cmp	r3, #0
     b2c:	d008      	beq.n	b40 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     b2e:	0020      	movs	r0, r4
     b30:	4b41      	ldr	r3, [pc, #260]	; (c38 <_i2c_master_interrupt_handler+0x1c8>)
     b32:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     b34:	686b      	ldr	r3, [r5, #4]
     b36:	22c0      	movs	r2, #192	; 0xc0
     b38:	0292      	lsls	r2, r2, #10
     b3a:	4313      	orrs	r3, r2
     b3c:	606b      	str	r3, [r5, #4]
     b3e:	e001      	b.n	b44 <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     b40:	2301      	movs	r3, #1
     b42:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     b44:	07f3      	lsls	r3, r6, #31
     b46:	d523      	bpl.n	b90 <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     b48:	68e3      	ldr	r3, [r4, #12]
     b4a:	0020      	movs	r0, r4
     b4c:	4798      	blx	r3
     b4e:	e01f      	b.n	b90 <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     b50:	8b63      	ldrh	r3, [r4, #26]
     b52:	b29b      	uxth	r3, r3
     b54:	2b00      	cmp	r3, #0
     b56:	d01b      	beq.n	b90 <_i2c_master_interrupt_handler+0x120>
     b58:	8ba3      	ldrh	r3, [r4, #28]
     b5a:	b29b      	uxth	r3, r3
     b5c:	2b00      	cmp	r3, #0
     b5e:	d017      	beq.n	b90 <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     b60:	8b6b      	ldrh	r3, [r5, #26]
     b62:	069b      	lsls	r3, r3, #26
     b64:	d409      	bmi.n	b7a <_i2c_master_interrupt_handler+0x10a>
     b66:	2a00      	cmp	r2, #0
     b68:	d003      	beq.n	b72 <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     b6a:	8ba3      	ldrh	r3, [r4, #28]
     b6c:	b29b      	uxth	r3, r3
     b6e:	2b01      	cmp	r3, #1
     b70:	d003      	beq.n	b7a <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
     b72:	2241      	movs	r2, #65	; 0x41
     b74:	2325      	movs	r3, #37	; 0x25
     b76:	54e2      	strb	r2, [r4, r3]
     b78:	e00a      	b.n	b90 <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     b7a:	2324      	movs	r3, #36	; 0x24
     b7c:	5ce3      	ldrb	r3, [r4, r3]
     b7e:	2b00      	cmp	r3, #0
     b80:	d103      	bne.n	b8a <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
     b82:	0020      	movs	r0, r4
     b84:	4b2d      	ldr	r3, [pc, #180]	; (c3c <_i2c_master_interrupt_handler+0x1cc>)
     b86:	4798      	blx	r3
     b88:	e002      	b.n	b90 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
     b8a:	0020      	movs	r0, r4
     b8c:	4b2c      	ldr	r3, [pc, #176]	; (c40 <_i2c_master_interrupt_handler+0x1d0>)
     b8e:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     b90:	8b63      	ldrh	r3, [r4, #26]
     b92:	b29b      	uxth	r3, r3
     b94:	2b00      	cmp	r3, #0
     b96:	d02a      	beq.n	bee <_i2c_master_interrupt_handler+0x17e>
     b98:	8ba3      	ldrh	r3, [r4, #28]
     b9a:	b29b      	uxth	r3, r3
     b9c:	2b00      	cmp	r3, #0
     b9e:	d126      	bne.n	bee <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
     ba0:	3325      	adds	r3, #37	; 0x25
     ba2:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     ba4:	2b05      	cmp	r3, #5
     ba6:	d122      	bne.n	bee <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     ba8:	331f      	adds	r3, #31
     baa:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
     bac:	2b01      	cmp	r3, #1
     bae:	d11e      	bne.n	bee <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     bb0:	7e2b      	ldrb	r3, [r5, #24]
     bb2:	079b      	lsls	r3, r3, #30
     bb4:	d501      	bpl.n	bba <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     bb6:	2302      	movs	r3, #2
     bb8:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     bba:	2303      	movs	r3, #3
     bbc:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
     bbe:	2300      	movs	r3, #0
     bc0:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     bc2:	3325      	adds	r3, #37	; 0x25
     bc4:	2200      	movs	r2, #0
     bc6:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     bc8:	07b3      	lsls	r3, r6, #30
     bca:	d507      	bpl.n	bdc <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     bcc:	2324      	movs	r3, #36	; 0x24
     bce:	5ce3      	ldrb	r3, [r4, r3]
     bd0:	2b01      	cmp	r3, #1
     bd2:	d103      	bne.n	bdc <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     bd4:	6923      	ldr	r3, [r4, #16]
     bd6:	0020      	movs	r0, r4
     bd8:	4798      	blx	r3
     bda:	e008      	b.n	bee <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     bdc:	07f3      	lsls	r3, r6, #31
     bde:	d506      	bpl.n	bee <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     be0:	2324      	movs	r3, #36	; 0x24
     be2:	5ce3      	ldrb	r3, [r4, r3]
     be4:	2b00      	cmp	r3, #0
     be6:	d102      	bne.n	bee <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     be8:	68e3      	ldr	r3, [r4, #12]
     bea:	0020      	movs	r0, r4
     bec:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     bee:	2325      	movs	r3, #37	; 0x25
     bf0:	5ce3      	ldrb	r3, [r4, r3]
     bf2:	2b05      	cmp	r3, #5
     bf4:	d01c      	beq.n	c30 <_i2c_master_interrupt_handler+0x1c0>
     bf6:	2325      	movs	r3, #37	; 0x25
     bf8:	5ce3      	ldrb	r3, [r4, r3]
     bfa:	2b00      	cmp	r3, #0
     bfc:	d018      	beq.n	c30 <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     bfe:	2303      	movs	r3, #3
     c00:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     c02:	2300      	movs	r3, #0
     c04:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     c06:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     c08:	3325      	adds	r3, #37	; 0x25
     c0a:	5ce3      	ldrb	r3, [r4, r3]
     c0c:	2b41      	cmp	r3, #65	; 0x41
     c0e:	d00a      	beq.n	c26 <_i2c_master_interrupt_handler+0x1b6>
     c10:	7aa3      	ldrb	r3, [r4, #10]
     c12:	2b00      	cmp	r3, #0
     c14:	d007      	beq.n	c26 <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
     c16:	0020      	movs	r0, r4
     c18:	4b07      	ldr	r3, [pc, #28]	; (c38 <_i2c_master_interrupt_handler+0x1c8>)
     c1a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     c1c:	686b      	ldr	r3, [r5, #4]
     c1e:	22e0      	movs	r2, #224	; 0xe0
     c20:	02d2      	lsls	r2, r2, #11
     c22:	4313      	orrs	r3, r2
     c24:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     c26:	0773      	lsls	r3, r6, #29
     c28:	d502      	bpl.n	c30 <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     c2a:	6963      	ldr	r3, [r4, #20]
     c2c:	0020      	movs	r0, r4
     c2e:	4798      	blx	r3
		}
	}
}
     c30:	bd70      	pop	{r4, r5, r6, pc}
     c32:	46c0      	nop			; (mov r8, r8)
     c34:	20000118 	.word	0x20000118
     c38:	000009a5 	.word	0x000009a5
     c3c:	00000a35 	.word	0x00000a35
     c40:	000009b1 	.word	0x000009b1

00000c44 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     c44:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     c46:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c48:	2340      	movs	r3, #64	; 0x40
     c4a:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     c4c:	4281      	cmp	r1, r0
     c4e:	d201      	bcs.n	c54 <_sercom_get_sync_baud_val+0x10>
     c50:	e00a      	b.n	c68 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     c52:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     c54:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     c56:	1c63      	adds	r3, r4, #1
     c58:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     c5a:	4288      	cmp	r0, r1
     c5c:	d9f9      	bls.n	c52 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c5e:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     c60:	2cff      	cmp	r4, #255	; 0xff
     c62:	d801      	bhi.n	c68 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     c64:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     c66:	2300      	movs	r3, #0
	}
}
     c68:	0018      	movs	r0, r3
     c6a:	bd10      	pop	{r4, pc}

00000c6c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     c6e:	465f      	mov	r7, fp
     c70:	4656      	mov	r6, sl
     c72:	464d      	mov	r5, r9
     c74:	4644      	mov	r4, r8
     c76:	b4f0      	push	{r4, r5, r6, r7}
     c78:	b089      	sub	sp, #36	; 0x24
     c7a:	000c      	movs	r4, r1
     c7c:	9205      	str	r2, [sp, #20]
     c7e:	aa12      	add	r2, sp, #72	; 0x48
     c80:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     c82:	0002      	movs	r2, r0
     c84:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c86:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     c88:	42a2      	cmp	r2, r4
     c8a:	d900      	bls.n	c8e <_sercom_get_async_baud_val+0x22>
     c8c:	e0c6      	b.n	e1c <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     c8e:	2b00      	cmp	r3, #0
     c90:	d151      	bne.n	d36 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     c92:	0002      	movs	r2, r0
     c94:	0008      	movs	r0, r1
     c96:	2100      	movs	r1, #0
     c98:	4d64      	ldr	r5, [pc, #400]	; (e2c <_sercom_get_async_baud_val+0x1c0>)
     c9a:	47a8      	blx	r5
     c9c:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     c9e:	0026      	movs	r6, r4
     ca0:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     ca2:	2300      	movs	r3, #0
     ca4:	2400      	movs	r4, #0
     ca6:	9300      	str	r3, [sp, #0]
     ca8:	9401      	str	r4, [sp, #4]
     caa:	2200      	movs	r2, #0
     cac:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     cae:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     cb0:	2120      	movs	r1, #32
     cb2:	468c      	mov	ip, r1
     cb4:	391f      	subs	r1, #31
     cb6:	9602      	str	r6, [sp, #8]
     cb8:	9703      	str	r7, [sp, #12]
     cba:	2420      	movs	r4, #32
     cbc:	4264      	negs	r4, r4
     cbe:	1904      	adds	r4, r0, r4
     cc0:	d403      	bmi.n	cca <_sercom_get_async_baud_val+0x5e>
     cc2:	000d      	movs	r5, r1
     cc4:	40a5      	lsls	r5, r4
     cc6:	46a8      	mov	r8, r5
     cc8:	e004      	b.n	cd4 <_sercom_get_async_baud_val+0x68>
     cca:	4664      	mov	r4, ip
     ccc:	1a24      	subs	r4, r4, r0
     cce:	000d      	movs	r5, r1
     cd0:	40e5      	lsrs	r5, r4
     cd2:	46a8      	mov	r8, r5
     cd4:	000c      	movs	r4, r1
     cd6:	4084      	lsls	r4, r0
     cd8:	46a1      	mov	r9, r4

		r = r << 1;
     cda:	0014      	movs	r4, r2
     cdc:	001d      	movs	r5, r3
     cde:	18a4      	adds	r4, r4, r2
     ce0:	415d      	adcs	r5, r3
     ce2:	0022      	movs	r2, r4
     ce4:	002b      	movs	r3, r5

		if (n & bit_shift) {
     ce6:	4646      	mov	r6, r8
     ce8:	465f      	mov	r7, fp
     cea:	423e      	tst	r6, r7
     cec:	d003      	beq.n	cf6 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
     cee:	000e      	movs	r6, r1
     cf0:	4326      	orrs	r6, r4
     cf2:	0032      	movs	r2, r6
     cf4:	002b      	movs	r3, r5
		}

		if (r >= d) {
     cf6:	9c02      	ldr	r4, [sp, #8]
     cf8:	9d03      	ldr	r5, [sp, #12]
     cfa:	429d      	cmp	r5, r3
     cfc:	d80f      	bhi.n	d1e <_sercom_get_async_baud_val+0xb2>
     cfe:	d101      	bne.n	d04 <_sercom_get_async_baud_val+0x98>
     d00:	4294      	cmp	r4, r2
     d02:	d80c      	bhi.n	d1e <_sercom_get_async_baud_val+0xb2>
			r = r - d;
     d04:	9c02      	ldr	r4, [sp, #8]
     d06:	9d03      	ldr	r5, [sp, #12]
     d08:	1b12      	subs	r2, r2, r4
     d0a:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     d0c:	464d      	mov	r5, r9
     d0e:	9e00      	ldr	r6, [sp, #0]
     d10:	9f01      	ldr	r7, [sp, #4]
     d12:	4335      	orrs	r5, r6
     d14:	003c      	movs	r4, r7
     d16:	4646      	mov	r6, r8
     d18:	4334      	orrs	r4, r6
     d1a:	9500      	str	r5, [sp, #0]
     d1c:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     d1e:	3801      	subs	r0, #1
     d20:	d2cb      	bcs.n	cba <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
     d22:	2200      	movs	r2, #0
     d24:	2301      	movs	r3, #1
     d26:	9800      	ldr	r0, [sp, #0]
     d28:	9901      	ldr	r1, [sp, #4]
     d2a:	1a12      	subs	r2, r2, r0
     d2c:	418b      	sbcs	r3, r1
     d2e:	0c12      	lsrs	r2, r2, #16
     d30:	041b      	lsls	r3, r3, #16
     d32:	431a      	orrs	r2, r3
     d34:	e06f      	b.n	e16 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     d36:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     d38:	2b01      	cmp	r3, #1
     d3a:	d16c      	bne.n	e16 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     d3c:	0f63      	lsrs	r3, r4, #29
     d3e:	9304      	str	r3, [sp, #16]
     d40:	00e3      	lsls	r3, r4, #3
     d42:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
     d44:	000a      	movs	r2, r1
     d46:	2300      	movs	r3, #0
     d48:	2100      	movs	r1, #0
     d4a:	4c38      	ldr	r4, [pc, #224]	; (e2c <_sercom_get_async_baud_val+0x1c0>)
     d4c:	47a0      	blx	r4
     d4e:	0004      	movs	r4, r0
     d50:	000d      	movs	r5, r1
     d52:	2300      	movs	r3, #0
     d54:	469c      	mov	ip, r3
     d56:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     d58:	3320      	adds	r3, #32
     d5a:	469b      	mov	fp, r3
     d5c:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     d5e:	4663      	mov	r3, ip
     d60:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     d62:	2300      	movs	r3, #0
     d64:	9302      	str	r3, [sp, #8]
     d66:	2200      	movs	r2, #0
     d68:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     d6a:	213f      	movs	r1, #63	; 0x3f
     d6c:	9400      	str	r4, [sp, #0]
     d6e:	9501      	str	r5, [sp, #4]
     d70:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
     d72:	2120      	movs	r1, #32
     d74:	4249      	negs	r1, r1
     d76:	1879      	adds	r1, r7, r1
     d78:	d403      	bmi.n	d82 <_sercom_get_async_baud_val+0x116>
     d7a:	0030      	movs	r0, r6
     d7c:	4088      	lsls	r0, r1
     d7e:	4684      	mov	ip, r0
     d80:	e004      	b.n	d8c <_sercom_get_async_baud_val+0x120>
     d82:	4659      	mov	r1, fp
     d84:	1bc9      	subs	r1, r1, r7
     d86:	0030      	movs	r0, r6
     d88:	40c8      	lsrs	r0, r1
     d8a:	4684      	mov	ip, r0
     d8c:	0031      	movs	r1, r6
     d8e:	40b9      	lsls	r1, r7
     d90:	4689      	mov	r9, r1

		r = r << 1;
     d92:	0010      	movs	r0, r2
     d94:	0019      	movs	r1, r3
     d96:	1880      	adds	r0, r0, r2
     d98:	4159      	adcs	r1, r3
     d9a:	0002      	movs	r2, r0
     d9c:	000b      	movs	r3, r1

		if (n & bit_shift) {
     d9e:	4644      	mov	r4, r8
     da0:	464d      	mov	r5, r9
     da2:	402c      	ands	r4, r5
     da4:	46a2      	mov	sl, r4
     da6:	4664      	mov	r4, ip
     da8:	9d04      	ldr	r5, [sp, #16]
     daa:	402c      	ands	r4, r5
     dac:	46a4      	mov	ip, r4
     dae:	4654      	mov	r4, sl
     db0:	4665      	mov	r5, ip
     db2:	432c      	orrs	r4, r5
     db4:	d003      	beq.n	dbe <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
     db6:	0034      	movs	r4, r6
     db8:	4304      	orrs	r4, r0
     dba:	0022      	movs	r2, r4
     dbc:	000b      	movs	r3, r1
		}

		if (r >= d) {
     dbe:	9800      	ldr	r0, [sp, #0]
     dc0:	9901      	ldr	r1, [sp, #4]
     dc2:	4299      	cmp	r1, r3
     dc4:	d80a      	bhi.n	ddc <_sercom_get_async_baud_val+0x170>
     dc6:	d101      	bne.n	dcc <_sercom_get_async_baud_val+0x160>
     dc8:	4290      	cmp	r0, r2
     dca:	d807      	bhi.n	ddc <_sercom_get_async_baud_val+0x170>
			r = r - d;
     dcc:	9800      	ldr	r0, [sp, #0]
     dce:	9901      	ldr	r1, [sp, #4]
     dd0:	1a12      	subs	r2, r2, r0
     dd2:	418b      	sbcs	r3, r1
			q |= bit_shift;
     dd4:	9902      	ldr	r1, [sp, #8]
     dd6:	4648      	mov	r0, r9
     dd8:	4301      	orrs	r1, r0
     dda:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     ddc:	3f01      	subs	r7, #1
     dde:	d2c8      	bcs.n	d72 <_sercom_get_async_baud_val+0x106>
     de0:	9c00      	ldr	r4, [sp, #0]
     de2:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     de4:	9902      	ldr	r1, [sp, #8]
     de6:	9a07      	ldr	r2, [sp, #28]
     de8:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     dea:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     dec:	4910      	ldr	r1, [pc, #64]	; (e30 <_sercom_get_async_baud_val+0x1c4>)
     dee:	428b      	cmp	r3, r1
     df0:	d90b      	bls.n	e0a <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     df2:	9b06      	ldr	r3, [sp, #24]
     df4:	3301      	adds	r3, #1
     df6:	b2db      	uxtb	r3, r3
     df8:	0019      	movs	r1, r3
     dfa:	9306      	str	r3, [sp, #24]
     dfc:	0013      	movs	r3, r2
     dfe:	3301      	adds	r3, #1
     e00:	9307      	str	r3, [sp, #28]
     e02:	2908      	cmp	r1, #8
     e04:	d1ad      	bne.n	d62 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e06:	2540      	movs	r5, #64	; 0x40
     e08:	e008      	b.n	e1c <_sercom_get_async_baud_val+0x1b0>
     e0a:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     e0c:	9a06      	ldr	r2, [sp, #24]
     e0e:	2a08      	cmp	r2, #8
     e10:	d004      	beq.n	e1c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     e12:	0352      	lsls	r2, r2, #13
     e14:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     e16:	9b05      	ldr	r3, [sp, #20]
     e18:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     e1a:	2500      	movs	r5, #0
}
     e1c:	0028      	movs	r0, r5
     e1e:	b009      	add	sp, #36	; 0x24
     e20:	bc3c      	pop	{r2, r3, r4, r5}
     e22:	4690      	mov	r8, r2
     e24:	4699      	mov	r9, r3
     e26:	46a2      	mov	sl, r4
     e28:	46ab      	mov	fp, r5
     e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e2c:	00002189 	.word	0x00002189
     e30:	00001fff 	.word	0x00001fff

00000e34 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     e34:	b510      	push	{r4, lr}
     e36:	b082      	sub	sp, #8
     e38:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     e3a:	4b0e      	ldr	r3, [pc, #56]	; (e74 <sercom_set_gclk_generator+0x40>)
     e3c:	781b      	ldrb	r3, [r3, #0]
     e3e:	2b00      	cmp	r3, #0
     e40:	d001      	beq.n	e46 <sercom_set_gclk_generator+0x12>
     e42:	2900      	cmp	r1, #0
     e44:	d00d      	beq.n	e62 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     e46:	a901      	add	r1, sp, #4
     e48:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     e4a:	2013      	movs	r0, #19
     e4c:	4b0a      	ldr	r3, [pc, #40]	; (e78 <sercom_set_gclk_generator+0x44>)
     e4e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     e50:	2013      	movs	r0, #19
     e52:	4b0a      	ldr	r3, [pc, #40]	; (e7c <sercom_set_gclk_generator+0x48>)
     e54:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     e56:	4b07      	ldr	r3, [pc, #28]	; (e74 <sercom_set_gclk_generator+0x40>)
     e58:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     e5a:	2201      	movs	r2, #1
     e5c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     e5e:	2000      	movs	r0, #0
     e60:	e006      	b.n	e70 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     e62:	4b04      	ldr	r3, [pc, #16]	; (e74 <sercom_set_gclk_generator+0x40>)
     e64:	785b      	ldrb	r3, [r3, #1]
     e66:	4283      	cmp	r3, r0
     e68:	d001      	beq.n	e6e <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     e6a:	201d      	movs	r0, #29
     e6c:	e000      	b.n	e70 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     e6e:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     e70:	b002      	add	sp, #8
     e72:	bd10      	pop	{r4, pc}
     e74:	20000020 	.word	0x20000020
     e78:	00001b85 	.word	0x00001b85
     e7c:	00001af9 	.word	0x00001af9

00000e80 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     e80:	4b2e      	ldr	r3, [pc, #184]	; (f3c <_sercom_get_default_pad+0xbc>)
     e82:	4298      	cmp	r0, r3
     e84:	d01c      	beq.n	ec0 <_sercom_get_default_pad+0x40>
     e86:	d803      	bhi.n	e90 <_sercom_get_default_pad+0x10>
     e88:	4b2d      	ldr	r3, [pc, #180]	; (f40 <_sercom_get_default_pad+0xc0>)
     e8a:	4298      	cmp	r0, r3
     e8c:	d007      	beq.n	e9e <_sercom_get_default_pad+0x1e>
     e8e:	e04a      	b.n	f26 <_sercom_get_default_pad+0xa6>
     e90:	4b2c      	ldr	r3, [pc, #176]	; (f44 <_sercom_get_default_pad+0xc4>)
     e92:	4298      	cmp	r0, r3
     e94:	d025      	beq.n	ee2 <_sercom_get_default_pad+0x62>
     e96:	4b2c      	ldr	r3, [pc, #176]	; (f48 <_sercom_get_default_pad+0xc8>)
     e98:	4298      	cmp	r0, r3
     e9a:	d033      	beq.n	f04 <_sercom_get_default_pad+0x84>
     e9c:	e043      	b.n	f26 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     e9e:	2901      	cmp	r1, #1
     ea0:	d006      	beq.n	eb0 <_sercom_get_default_pad+0x30>
     ea2:	2900      	cmp	r1, #0
     ea4:	d041      	beq.n	f2a <_sercom_get_default_pad+0xaa>
     ea6:	2902      	cmp	r1, #2
     ea8:	d006      	beq.n	eb8 <_sercom_get_default_pad+0x38>
     eaa:	2903      	cmp	r1, #3
     eac:	d006      	beq.n	ebc <_sercom_get_default_pad+0x3c>
     eae:	e001      	b.n	eb4 <_sercom_get_default_pad+0x34>
     eb0:	4826      	ldr	r0, [pc, #152]	; (f4c <_sercom_get_default_pad+0xcc>)
     eb2:	e041      	b.n	f38 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     eb4:	2000      	movs	r0, #0
     eb6:	e03f      	b.n	f38 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     eb8:	4825      	ldr	r0, [pc, #148]	; (f50 <_sercom_get_default_pad+0xd0>)
     eba:	e03d      	b.n	f38 <_sercom_get_default_pad+0xb8>
     ebc:	4825      	ldr	r0, [pc, #148]	; (f54 <_sercom_get_default_pad+0xd4>)
     ebe:	e03b      	b.n	f38 <_sercom_get_default_pad+0xb8>
     ec0:	2901      	cmp	r1, #1
     ec2:	d006      	beq.n	ed2 <_sercom_get_default_pad+0x52>
     ec4:	2900      	cmp	r1, #0
     ec6:	d032      	beq.n	f2e <_sercom_get_default_pad+0xae>
     ec8:	2902      	cmp	r1, #2
     eca:	d006      	beq.n	eda <_sercom_get_default_pad+0x5a>
     ecc:	2903      	cmp	r1, #3
     ece:	d006      	beq.n	ede <_sercom_get_default_pad+0x5e>
     ed0:	e001      	b.n	ed6 <_sercom_get_default_pad+0x56>
     ed2:	4821      	ldr	r0, [pc, #132]	; (f58 <_sercom_get_default_pad+0xd8>)
     ed4:	e030      	b.n	f38 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     ed6:	2000      	movs	r0, #0
     ed8:	e02e      	b.n	f38 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     eda:	4820      	ldr	r0, [pc, #128]	; (f5c <_sercom_get_default_pad+0xdc>)
     edc:	e02c      	b.n	f38 <_sercom_get_default_pad+0xb8>
     ede:	4820      	ldr	r0, [pc, #128]	; (f60 <_sercom_get_default_pad+0xe0>)
     ee0:	e02a      	b.n	f38 <_sercom_get_default_pad+0xb8>
     ee2:	2901      	cmp	r1, #1
     ee4:	d006      	beq.n	ef4 <_sercom_get_default_pad+0x74>
     ee6:	2900      	cmp	r1, #0
     ee8:	d023      	beq.n	f32 <_sercom_get_default_pad+0xb2>
     eea:	2902      	cmp	r1, #2
     eec:	d006      	beq.n	efc <_sercom_get_default_pad+0x7c>
     eee:	2903      	cmp	r1, #3
     ef0:	d006      	beq.n	f00 <_sercom_get_default_pad+0x80>
     ef2:	e001      	b.n	ef8 <_sercom_get_default_pad+0x78>
     ef4:	481b      	ldr	r0, [pc, #108]	; (f64 <_sercom_get_default_pad+0xe4>)
     ef6:	e01f      	b.n	f38 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     ef8:	2000      	movs	r0, #0
     efa:	e01d      	b.n	f38 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     efc:	481a      	ldr	r0, [pc, #104]	; (f68 <_sercom_get_default_pad+0xe8>)
     efe:	e01b      	b.n	f38 <_sercom_get_default_pad+0xb8>
     f00:	481a      	ldr	r0, [pc, #104]	; (f6c <_sercom_get_default_pad+0xec>)
     f02:	e019      	b.n	f38 <_sercom_get_default_pad+0xb8>
     f04:	2901      	cmp	r1, #1
     f06:	d006      	beq.n	f16 <_sercom_get_default_pad+0x96>
     f08:	2900      	cmp	r1, #0
     f0a:	d014      	beq.n	f36 <_sercom_get_default_pad+0xb6>
     f0c:	2902      	cmp	r1, #2
     f0e:	d006      	beq.n	f1e <_sercom_get_default_pad+0x9e>
     f10:	2903      	cmp	r1, #3
     f12:	d006      	beq.n	f22 <_sercom_get_default_pad+0xa2>
     f14:	e001      	b.n	f1a <_sercom_get_default_pad+0x9a>
     f16:	4816      	ldr	r0, [pc, #88]	; (f70 <_sercom_get_default_pad+0xf0>)
     f18:	e00e      	b.n	f38 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     f1a:	2000      	movs	r0, #0
     f1c:	e00c      	b.n	f38 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f1e:	4815      	ldr	r0, [pc, #84]	; (f74 <_sercom_get_default_pad+0xf4>)
     f20:	e00a      	b.n	f38 <_sercom_get_default_pad+0xb8>
     f22:	4815      	ldr	r0, [pc, #84]	; (f78 <_sercom_get_default_pad+0xf8>)
     f24:	e008      	b.n	f38 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     f26:	2000      	movs	r0, #0
     f28:	e006      	b.n	f38 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f2a:	4814      	ldr	r0, [pc, #80]	; (f7c <_sercom_get_default_pad+0xfc>)
     f2c:	e004      	b.n	f38 <_sercom_get_default_pad+0xb8>
     f2e:	2003      	movs	r0, #3
     f30:	e002      	b.n	f38 <_sercom_get_default_pad+0xb8>
     f32:	4813      	ldr	r0, [pc, #76]	; (f80 <_sercom_get_default_pad+0x100>)
     f34:	e000      	b.n	f38 <_sercom_get_default_pad+0xb8>
     f36:	4813      	ldr	r0, [pc, #76]	; (f84 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
     f38:	4770      	bx	lr
     f3a:	46c0      	nop			; (mov r8, r8)
     f3c:	42000c00 	.word	0x42000c00
     f40:	42000800 	.word	0x42000800
     f44:	42001000 	.word	0x42001000
     f48:	42001400 	.word	0x42001400
     f4c:	00050003 	.word	0x00050003
     f50:	00060003 	.word	0x00060003
     f54:	00070003 	.word	0x00070003
     f58:	00010003 	.word	0x00010003
     f5c:	001e0003 	.word	0x001e0003
     f60:	001f0003 	.word	0x001f0003
     f64:	00090003 	.word	0x00090003
     f68:	000a0003 	.word	0x000a0003
     f6c:	000b0003 	.word	0x000b0003
     f70:	00110003 	.word	0x00110003
     f74:	00120003 	.word	0x00120003
     f78:	00130003 	.word	0x00130003
     f7c:	00040003 	.word	0x00040003
     f80:	00080003 	.word	0x00080003
     f84:	00100003 	.word	0x00100003

00000f88 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     f88:	b530      	push	{r4, r5, lr}
     f8a:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     f8c:	466a      	mov	r2, sp
     f8e:	4b0e      	ldr	r3, [pc, #56]	; (fc8 <_sercom_get_sercom_inst_index+0x40>)
     f90:	cb32      	ldmia	r3!, {r1, r4, r5}
     f92:	c232      	stmia	r2!, {r1, r4, r5}
     f94:	681b      	ldr	r3, [r3, #0]
     f96:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     f98:	0003      	movs	r3, r0
     f9a:	9a00      	ldr	r2, [sp, #0]
     f9c:	4282      	cmp	r2, r0
     f9e:	d00f      	beq.n	fc0 <_sercom_get_sercom_inst_index+0x38>
     fa0:	9a01      	ldr	r2, [sp, #4]
     fa2:	4282      	cmp	r2, r0
     fa4:	d008      	beq.n	fb8 <_sercom_get_sercom_inst_index+0x30>
     fa6:	9a02      	ldr	r2, [sp, #8]
     fa8:	4282      	cmp	r2, r0
     faa:	d007      	beq.n	fbc <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     fac:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     fae:	9a03      	ldr	r2, [sp, #12]
     fb0:	429a      	cmp	r2, r3
     fb2:	d107      	bne.n	fc4 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     fb4:	3003      	adds	r0, #3
     fb6:	e004      	b.n	fc2 <_sercom_get_sercom_inst_index+0x3a>
     fb8:	2001      	movs	r0, #1
     fba:	e002      	b.n	fc2 <_sercom_get_sercom_inst_index+0x3a>
     fbc:	2002      	movs	r0, #2
     fbe:	e000      	b.n	fc2 <_sercom_get_sercom_inst_index+0x3a>
     fc0:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     fc2:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
     fc4:	b005      	add	sp, #20
     fc6:	bd30      	pop	{r4, r5, pc}
     fc8:	00003b84 	.word	0x00003b84

00000fcc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
     fce:	465f      	mov	r7, fp
     fd0:	4656      	mov	r6, sl
     fd2:	464d      	mov	r5, r9
     fd4:	4644      	mov	r4, r8
     fd6:	b4f0      	push	{r4, r5, r6, r7}
     fd8:	b091      	sub	sp, #68	; 0x44
     fda:	0005      	movs	r5, r0
     fdc:	000c      	movs	r4, r1
     fde:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     fe0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     fe2:	0008      	movs	r0, r1
     fe4:	4bb9      	ldr	r3, [pc, #740]	; (12cc <usart_init+0x300>)
     fe6:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     fe8:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     fea:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     fec:	07d2      	lsls	r2, r2, #31
     fee:	d500      	bpl.n	ff2 <usart_init+0x26>
     ff0:	e164      	b.n	12bc <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     ff2:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     ff4:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     ff6:	0792      	lsls	r2, r2, #30
     ff8:	d500      	bpl.n	ffc <usart_init+0x30>
     ffa:	e15f      	b.n	12bc <usart_init+0x2f0>
     ffc:	49b4      	ldr	r1, [pc, #720]	; (12d0 <usart_init+0x304>)
     ffe:	6a0a      	ldr	r2, [r1, #32]
    1000:	1c87      	adds	r7, r0, #2
    1002:	3b1b      	subs	r3, #27
    1004:	40bb      	lsls	r3, r7
    1006:	4313      	orrs	r3, r2
    1008:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    100a:	a90f      	add	r1, sp, #60	; 0x3c
    100c:	272d      	movs	r7, #45	; 0x2d
    100e:	5df3      	ldrb	r3, [r6, r7]
    1010:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1012:	3014      	adds	r0, #20
    1014:	b2c3      	uxtb	r3, r0
    1016:	9302      	str	r3, [sp, #8]
    1018:	0018      	movs	r0, r3
    101a:	4bae      	ldr	r3, [pc, #696]	; (12d4 <usart_init+0x308>)
    101c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    101e:	9802      	ldr	r0, [sp, #8]
    1020:	4bad      	ldr	r3, [pc, #692]	; (12d8 <usart_init+0x30c>)
    1022:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1024:	5df0      	ldrb	r0, [r6, r7]
    1026:	2100      	movs	r1, #0
    1028:	4bac      	ldr	r3, [pc, #688]	; (12dc <usart_init+0x310>)
    102a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    102c:	7af3      	ldrb	r3, [r6, #11]
    102e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1030:	2324      	movs	r3, #36	; 0x24
    1032:	5cf3      	ldrb	r3, [r6, r3]
    1034:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1036:	2325      	movs	r3, #37	; 0x25
    1038:	5cf3      	ldrb	r3, [r6, r3]
    103a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    103c:	7ef3      	ldrb	r3, [r6, #27]
    103e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1040:	7f33      	ldrb	r3, [r6, #28]
    1042:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1044:	682b      	ldr	r3, [r5, #0]
    1046:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1048:	0018      	movs	r0, r3
    104a:	4ba0      	ldr	r3, [pc, #640]	; (12cc <usart_init+0x300>)
    104c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    104e:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1050:	2200      	movs	r2, #0
    1052:	230e      	movs	r3, #14
    1054:	a906      	add	r1, sp, #24
    1056:	468c      	mov	ip, r1
    1058:	4463      	add	r3, ip
    105a:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    105c:	8a32      	ldrh	r2, [r6, #16]
    105e:	9202      	str	r2, [sp, #8]
    1060:	2380      	movs	r3, #128	; 0x80
    1062:	01db      	lsls	r3, r3, #7
    1064:	429a      	cmp	r2, r3
    1066:	d01a      	beq.n	109e <usart_init+0xd2>
    1068:	d804      	bhi.n	1074 <usart_init+0xa8>
    106a:	2380      	movs	r3, #128	; 0x80
    106c:	019b      	lsls	r3, r3, #6
    106e:	429a      	cmp	r2, r3
    1070:	d00b      	beq.n	108a <usart_init+0xbe>
    1072:	e104      	b.n	127e <usart_init+0x2b2>
    1074:	23c0      	movs	r3, #192	; 0xc0
    1076:	01db      	lsls	r3, r3, #7
    1078:	9a02      	ldr	r2, [sp, #8]
    107a:	429a      	cmp	r2, r3
    107c:	d00a      	beq.n	1094 <usart_init+0xc8>
    107e:	2380      	movs	r3, #128	; 0x80
    1080:	021b      	lsls	r3, r3, #8
    1082:	429a      	cmp	r2, r3
    1084:	d100      	bne.n	1088 <usart_init+0xbc>
    1086:	e0ff      	b.n	1288 <usart_init+0x2bc>
    1088:	e0f9      	b.n	127e <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    108a:	2310      	movs	r3, #16
    108c:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    108e:	3b0f      	subs	r3, #15
    1090:	9307      	str	r3, [sp, #28]
    1092:	e0fd      	b.n	1290 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1094:	2308      	movs	r3, #8
    1096:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1098:	3b07      	subs	r3, #7
    109a:	9307      	str	r3, [sp, #28]
    109c:	e0f8      	b.n	1290 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    109e:	6833      	ldr	r3, [r6, #0]
    10a0:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    10a2:	68f3      	ldr	r3, [r6, #12]
    10a4:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    10a6:	6973      	ldr	r3, [r6, #20]
    10a8:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    10aa:	7e33      	ldrb	r3, [r6, #24]
    10ac:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    10ae:	2326      	movs	r3, #38	; 0x26
    10b0:	5cf3      	ldrb	r3, [r6, r3]
    10b2:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    10b4:	6873      	ldr	r3, [r6, #4]
    10b6:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    10b8:	2b00      	cmp	r3, #0
    10ba:	d015      	beq.n	10e8 <usart_init+0x11c>
    10bc:	2380      	movs	r3, #128	; 0x80
    10be:	055b      	lsls	r3, r3, #21
    10c0:	459a      	cmp	sl, r3
    10c2:	d136      	bne.n	1132 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    10c4:	2327      	movs	r3, #39	; 0x27
    10c6:	5cf3      	ldrb	r3, [r6, r3]
    10c8:	2b00      	cmp	r3, #0
    10ca:	d136      	bne.n	113a <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    10cc:	6a33      	ldr	r3, [r6, #32]
    10ce:	001f      	movs	r7, r3
    10d0:	b2c0      	uxtb	r0, r0
    10d2:	4b83      	ldr	r3, [pc, #524]	; (12e0 <usart_init+0x314>)
    10d4:	4798      	blx	r3
    10d6:	0001      	movs	r1, r0
    10d8:	220e      	movs	r2, #14
    10da:	ab06      	add	r3, sp, #24
    10dc:	469c      	mov	ip, r3
    10de:	4462      	add	r2, ip
    10e0:	0038      	movs	r0, r7
    10e2:	4b80      	ldr	r3, [pc, #512]	; (12e4 <usart_init+0x318>)
    10e4:	4798      	blx	r3
    10e6:	e025      	b.n	1134 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    10e8:	2308      	movs	r3, #8
    10ea:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    10ec:	2300      	movs	r3, #0
    10ee:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    10f0:	2327      	movs	r3, #39	; 0x27
    10f2:	5cf3      	ldrb	r3, [r6, r3]
    10f4:	2b00      	cmp	r3, #0
    10f6:	d00b      	beq.n	1110 <usart_init+0x144>
				status_code =
    10f8:	9b06      	ldr	r3, [sp, #24]
    10fa:	9300      	str	r3, [sp, #0]
    10fc:	9b07      	ldr	r3, [sp, #28]
    10fe:	220e      	movs	r2, #14
    1100:	a906      	add	r1, sp, #24
    1102:	468c      	mov	ip, r1
    1104:	4462      	add	r2, ip
    1106:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1108:	6a30      	ldr	r0, [r6, #32]
    110a:	4f77      	ldr	r7, [pc, #476]	; (12e8 <usart_init+0x31c>)
    110c:	47b8      	blx	r7
    110e:	e011      	b.n	1134 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1110:	6a33      	ldr	r3, [r6, #32]
    1112:	001f      	movs	r7, r3
    1114:	b2c0      	uxtb	r0, r0
    1116:	4b72      	ldr	r3, [pc, #456]	; (12e0 <usart_init+0x314>)
    1118:	4798      	blx	r3
    111a:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    111c:	9b06      	ldr	r3, [sp, #24]
    111e:	9300      	str	r3, [sp, #0]
    1120:	9b07      	ldr	r3, [sp, #28]
    1122:	220e      	movs	r2, #14
    1124:	a806      	add	r0, sp, #24
    1126:	4684      	mov	ip, r0
    1128:	4462      	add	r2, ip
    112a:	0038      	movs	r0, r7
    112c:	4f6e      	ldr	r7, [pc, #440]	; (12e8 <usart_init+0x31c>)
    112e:	47b8      	blx	r7
    1130:	e000      	b.n	1134 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    1132:	2000      	movs	r0, #0
    1134:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1136:	d000      	beq.n	113a <usart_init+0x16e>
    1138:	e0c0      	b.n	12bc <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    113a:	7e73      	ldrb	r3, [r6, #25]
    113c:	2b00      	cmp	r3, #0
    113e:	d002      	beq.n	1146 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1140:	7eb3      	ldrb	r3, [r6, #26]
    1142:	464a      	mov	r2, r9
    1144:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1146:	682a      	ldr	r2, [r5, #0]
    1148:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    114a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    114c:	2b00      	cmp	r3, #0
    114e:	d1fc      	bne.n	114a <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1150:	330e      	adds	r3, #14
    1152:	aa06      	add	r2, sp, #24
    1154:	4694      	mov	ip, r2
    1156:	4463      	add	r3, ip
    1158:	881b      	ldrh	r3, [r3, #0]
    115a:	464a      	mov	r2, r9
    115c:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    115e:	9b04      	ldr	r3, [sp, #16]
    1160:	465a      	mov	r2, fp
    1162:	4313      	orrs	r3, r2
    1164:	9a03      	ldr	r2, [sp, #12]
    1166:	4313      	orrs	r3, r2
    1168:	4652      	mov	r2, sl
    116a:	4313      	orrs	r3, r2
    116c:	433b      	orrs	r3, r7
    116e:	4642      	mov	r2, r8
    1170:	0212      	lsls	r2, r2, #8
    1172:	4313      	orrs	r3, r2
    1174:	9a05      	ldr	r2, [sp, #20]
    1176:	0757      	lsls	r7, r2, #29
    1178:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    117a:	2327      	movs	r3, #39	; 0x27
    117c:	5cf3      	ldrb	r3, [r6, r3]
    117e:	2b00      	cmp	r3, #0
    1180:	d101      	bne.n	1186 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1182:	3304      	adds	r3, #4
    1184:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1186:	7e71      	ldrb	r1, [r6, #25]
    1188:	0289      	lsls	r1, r1, #10
    118a:	7f33      	ldrb	r3, [r6, #28]
    118c:	025b      	lsls	r3, r3, #9
    118e:	4319      	orrs	r1, r3
    1190:	7f73      	ldrb	r3, [r6, #29]
    1192:	021b      	lsls	r3, r3, #8
    1194:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1196:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1198:	5cf3      	ldrb	r3, [r6, r3]
    119a:	045b      	lsls	r3, r3, #17
    119c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    119e:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    11a0:	5cf2      	ldrb	r2, [r6, r3]
    11a2:	0412      	lsls	r2, r2, #16
    11a4:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    11a6:	7af3      	ldrb	r3, [r6, #11]
    11a8:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    11aa:	8933      	ldrh	r3, [r6, #8]
    11ac:	2bff      	cmp	r3, #255	; 0xff
    11ae:	d004      	beq.n	11ba <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    11b0:	2280      	movs	r2, #128	; 0x80
    11b2:	0452      	lsls	r2, r2, #17
    11b4:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    11b6:	4319      	orrs	r1, r3
    11b8:	e005      	b.n	11c6 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    11ba:	7ef3      	ldrb	r3, [r6, #27]
    11bc:	2b00      	cmp	r3, #0
    11be:	d002      	beq.n	11c6 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    11c0:	2380      	movs	r3, #128	; 0x80
    11c2:	04db      	lsls	r3, r3, #19
    11c4:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    11c6:	232c      	movs	r3, #44	; 0x2c
    11c8:	5cf3      	ldrb	r3, [r6, r3]
    11ca:	2b00      	cmp	r3, #0
    11cc:	d103      	bne.n	11d6 <usart_init+0x20a>
    11ce:	4b47      	ldr	r3, [pc, #284]	; (12ec <usart_init+0x320>)
    11d0:	789b      	ldrb	r3, [r3, #2]
    11d2:	079b      	lsls	r3, r3, #30
    11d4:	d501      	bpl.n	11da <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    11d6:	2380      	movs	r3, #128	; 0x80
    11d8:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    11da:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11dc:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    11de:	2b00      	cmp	r3, #0
    11e0:	d1fc      	bne.n	11dc <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    11e2:	464b      	mov	r3, r9
    11e4:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    11e6:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11e8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    11ea:	2b00      	cmp	r3, #0
    11ec:	d1fc      	bne.n	11e8 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    11ee:	464b      	mov	r3, r9
    11f0:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    11f2:	ab0e      	add	r3, sp, #56	; 0x38
    11f4:	2280      	movs	r2, #128	; 0x80
    11f6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    11f8:	2200      	movs	r2, #0
    11fa:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    11fc:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    11fe:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    1200:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1202:	930a      	str	r3, [sp, #40]	; 0x28
    1204:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1206:	930b      	str	r3, [sp, #44]	; 0x2c
    1208:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    120a:	930c      	str	r3, [sp, #48]	; 0x30
    120c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    120e:	9302      	str	r3, [sp, #8]
    1210:	930d      	str	r3, [sp, #52]	; 0x34
    1212:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1214:	ae0e      	add	r6, sp, #56	; 0x38
    1216:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1218:	00bb      	lsls	r3, r7, #2
    121a:	aa0a      	add	r2, sp, #40	; 0x28
    121c:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    121e:	2800      	cmp	r0, #0
    1220:	d102      	bne.n	1228 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1222:	0020      	movs	r0, r4
    1224:	4b32      	ldr	r3, [pc, #200]	; (12f0 <usart_init+0x324>)
    1226:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1228:	1c43      	adds	r3, r0, #1
    122a:	d005      	beq.n	1238 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    122c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    122e:	0c00      	lsrs	r0, r0, #16
    1230:	b2c0      	uxtb	r0, r0
    1232:	0031      	movs	r1, r6
    1234:	4b2f      	ldr	r3, [pc, #188]	; (12f4 <usart_init+0x328>)
    1236:	4798      	blx	r3
    1238:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    123a:	2f04      	cmp	r7, #4
    123c:	d1eb      	bne.n	1216 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    123e:	2300      	movs	r3, #0
    1240:	60eb      	str	r3, [r5, #12]
    1242:	612b      	str	r3, [r5, #16]
    1244:	616b      	str	r3, [r5, #20]
    1246:	61ab      	str	r3, [r5, #24]
    1248:	61eb      	str	r3, [r5, #28]
    124a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    124c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    124e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1250:	2200      	movs	r2, #0
    1252:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1254:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1256:	3330      	adds	r3, #48	; 0x30
    1258:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    125a:	3301      	adds	r3, #1
    125c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    125e:	3301      	adds	r3, #1
    1260:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1262:	3301      	adds	r3, #1
    1264:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1266:	6828      	ldr	r0, [r5, #0]
    1268:	4b18      	ldr	r3, [pc, #96]	; (12cc <usart_init+0x300>)
    126a:	4798      	blx	r3
    126c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    126e:	4922      	ldr	r1, [pc, #136]	; (12f8 <usart_init+0x32c>)
    1270:	4b22      	ldr	r3, [pc, #136]	; (12fc <usart_init+0x330>)
    1272:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1274:	00a4      	lsls	r4, r4, #2
    1276:	4b22      	ldr	r3, [pc, #136]	; (1300 <usart_init+0x334>)
    1278:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    127a:	2300      	movs	r3, #0
    127c:	e01e      	b.n	12bc <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    127e:	2310      	movs	r3, #16
    1280:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1282:	2300      	movs	r3, #0
    1284:	9307      	str	r3, [sp, #28]
    1286:	e003      	b.n	1290 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1288:	2303      	movs	r3, #3
    128a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    128c:	2300      	movs	r3, #0
    128e:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1290:	6833      	ldr	r3, [r6, #0]
    1292:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1294:	68f3      	ldr	r3, [r6, #12]
    1296:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1298:	6973      	ldr	r3, [r6, #20]
    129a:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    129c:	7e33      	ldrb	r3, [r6, #24]
    129e:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    12a0:	2326      	movs	r3, #38	; 0x26
    12a2:	5cf3      	ldrb	r3, [r6, r3]
    12a4:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    12a6:	6873      	ldr	r3, [r6, #4]
    12a8:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    12aa:	2b00      	cmp	r3, #0
    12ac:	d100      	bne.n	12b0 <usart_init+0x2e4>
    12ae:	e71f      	b.n	10f0 <usart_init+0x124>
    12b0:	2380      	movs	r3, #128	; 0x80
    12b2:	055b      	lsls	r3, r3, #21
    12b4:	459a      	cmp	sl, r3
    12b6:	d100      	bne.n	12ba <usart_init+0x2ee>
    12b8:	e704      	b.n	10c4 <usart_init+0xf8>
    12ba:	e73e      	b.n	113a <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    12bc:	0018      	movs	r0, r3
    12be:	b011      	add	sp, #68	; 0x44
    12c0:	bc3c      	pop	{r2, r3, r4, r5}
    12c2:	4690      	mov	r8, r2
    12c4:	4699      	mov	r9, r3
    12c6:	46a2      	mov	sl, r4
    12c8:	46ab      	mov	fp, r5
    12ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12cc:	00000f89 	.word	0x00000f89
    12d0:	40000400 	.word	0x40000400
    12d4:	00001b85 	.word	0x00001b85
    12d8:	00001af9 	.word	0x00001af9
    12dc:	00000e35 	.word	0x00000e35
    12e0:	00001ba1 	.word	0x00001ba1
    12e4:	00000c45 	.word	0x00000c45
    12e8:	00000c6d 	.word	0x00000c6d
    12ec:	41002000 	.word	0x41002000
    12f0:	00000e81 	.word	0x00000e81
    12f4:	00001c7d 	.word	0x00001c7d
    12f8:	0000145d 	.word	0x0000145d
    12fc:	000015ed 	.word	0x000015ed
    1300:	20000118 	.word	0x20000118

00001304 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1304:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1306:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1308:	2a00      	cmp	r2, #0
    130a:	d00e      	beq.n	132a <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    130c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    130e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1310:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1312:	2a00      	cmp	r2, #0
    1314:	d109      	bne.n	132a <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1316:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1318:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    131a:	2a00      	cmp	r2, #0
    131c:	d1fc      	bne.n	1318 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    131e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1320:	2102      	movs	r1, #2
    1322:	7e1a      	ldrb	r2, [r3, #24]
    1324:	420a      	tst	r2, r1
    1326:	d0fc      	beq.n	1322 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1328:	2300      	movs	r3, #0
}
    132a:	0018      	movs	r0, r3
    132c:	4770      	bx	lr
    132e:	46c0      	nop			; (mov r8, r8)

00001330 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1330:	b5f0      	push	{r4, r5, r6, r7, lr}
    1332:	464f      	mov	r7, r9
    1334:	b480      	push	{r7}
    1336:	b082      	sub	sp, #8
    1338:	0004      	movs	r4, r0
    133a:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    133c:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    133e:	2a00      	cmp	r2, #0
    1340:	d049      	beq.n	13d6 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1342:	79e3      	ldrb	r3, [r4, #7]
		return STATUS_ERR_DENIED;
    1344:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1346:	2b00      	cmp	r3, #0
    1348:	d045      	beq.n	13d6 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    134a:	6827      	ldr	r7, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    134c:	69fb      	ldr	r3, [r7, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    134e:	2b00      	cmp	r3, #0
    1350:	d1fc      	bne.n	134c <usart_write_buffer_wait+0x1c>
    1352:	4691      	mov	r9, r2
    1354:	2500      	movs	r5, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1356:	2601      	movs	r6, #1
    1358:	e020      	b.n	139c <usart_write_buffer_wait+0x6c>
    135a:	7e3a      	ldrb	r2, [r7, #24]
    135c:	4232      	tst	r2, r6
    135e:	d104      	bne.n	136a <usart_write_buffer_wait+0x3a>
				break;
			} else if (i == USART_TIMEOUT) {
    1360:	2b01      	cmp	r3, #1
    1362:	d02a      	beq.n	13ba <usart_write_buffer_wait+0x8a>
    1364:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1366:	2b00      	cmp	r3, #0
    1368:	d1f7      	bne.n	135a <usart_write_buffer_wait+0x2a>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    136a:	1c6a      	adds	r2, r5, #1
    136c:	b292      	uxth	r2, r2
    136e:	9b01      	ldr	r3, [sp, #4]
    1370:	5d5b      	ldrb	r3, [r3, r5]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1372:	7961      	ldrb	r1, [r4, #5]
    1374:	2901      	cmp	r1, #1
    1376:	d002      	beq.n	137e <usart_write_buffer_wait+0x4e>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1378:	b299      	uxth	r1, r3
    137a:	0015      	movs	r5, r2
    137c:	e005      	b.n	138a <usart_write_buffer_wait+0x5a>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    137e:	1ca9      	adds	r1, r5, #2
    1380:	b28d      	uxth	r5, r1
    1382:	9901      	ldr	r1, [sp, #4]
    1384:	5c89      	ldrb	r1, [r1, r2]
    1386:	0209      	lsls	r1, r1, #8
    1388:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    138a:	0020      	movs	r0, r4
    138c:	4b14      	ldr	r3, [pc, #80]	; (13e0 <usart_write_buffer_wait+0xb0>)
    138e:	4798      	blx	r3
    1390:	464a      	mov	r2, r9
    1392:	3a01      	subs	r2, #1
    1394:	b293      	uxth	r3, r2
    1396:	4699      	mov	r9, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    1398:	2b00      	cmp	r3, #0
    139a:	d016      	beq.n	13ca <usart_write_buffer_wait+0x9a>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    139c:	7e3b      	ldrb	r3, [r7, #24]
    139e:	4233      	tst	r3, r6
    13a0:	d1e3      	bne.n	136a <usart_write_buffer_wait+0x3a>
    13a2:	4b10      	ldr	r3, [pc, #64]	; (13e4 <usart_write_buffer_wait+0xb4>)
    13a4:	e7d9      	b.n	135a <usart_write_buffer_wait+0x2a>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    13a6:	7e3a      	ldrb	r2, [r7, #24]
    13a8:	420a      	tst	r2, r1
    13aa:	d108      	bne.n	13be <usart_write_buffer_wait+0x8e>
			break;
		} else if (i == USART_TIMEOUT) {
    13ac:	2b01      	cmp	r3, #1
    13ae:	d008      	beq.n	13c2 <usart_write_buffer_wait+0x92>
    13b0:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    13b2:	2b00      	cmp	r3, #0
    13b4:	d1f7      	bne.n	13a6 <usart_write_buffer_wait+0x76>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    13b6:	2000      	movs	r0, #0
    13b8:	e00d      	b.n	13d6 <usart_write_buffer_wait+0xa6>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    13ba:	2012      	movs	r0, #18
    13bc:	e00b      	b.n	13d6 <usart_write_buffer_wait+0xa6>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    13be:	2000      	movs	r0, #0
    13c0:	e009      	b.n	13d6 <usart_write_buffer_wait+0xa6>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    13c2:	2012      	movs	r0, #18
    13c4:	e007      	b.n	13d6 <usart_write_buffer_wait+0xa6>
		}
	}

	return STATUS_OK;
    13c6:	2000      	movs	r0, #0
    13c8:	e005      	b.n	13d6 <usart_write_buffer_wait+0xa6>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    13ca:	7e3b      	ldrb	r3, [r7, #24]
    13cc:	079b      	lsls	r3, r3, #30
    13ce:	d4fa      	bmi.n	13c6 <usart_write_buffer_wait+0x96>
    13d0:	4b04      	ldr	r3, [pc, #16]	; (13e4 <usart_write_buffer_wait+0xb4>)
    13d2:	2102      	movs	r1, #2
    13d4:	e7e7      	b.n	13a6 <usart_write_buffer_wait+0x76>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    13d6:	b002      	add	sp, #8
    13d8:	bc04      	pop	{r2}
    13da:	4691      	mov	r9, r2
    13dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13de:	46c0      	nop			; (mov r8, r8)
    13e0:	00001305 	.word	0x00001305
    13e4:	0000ffff 	.word	0x0000ffff

000013e8 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    13e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    13ea:	0006      	movs	r6, r0
    13ec:	000c      	movs	r4, r1
    13ee:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    13f0:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    13f2:	4b0a      	ldr	r3, [pc, #40]	; (141c <_usart_write_buffer+0x34>)
    13f4:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    13f6:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    13f8:	b29b      	uxth	r3, r3
    13fa:	2b00      	cmp	r3, #0
    13fc:	d003      	beq.n	1406 <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    13fe:	4b08      	ldr	r3, [pc, #32]	; (1420 <_usart_write_buffer+0x38>)
    1400:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1402:	2005      	movs	r0, #5
    1404:	e009      	b.n	141a <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    1406:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1408:	4b05      	ldr	r3, [pc, #20]	; (1420 <_usart_write_buffer+0x38>)
    140a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    140c:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    140e:	2205      	movs	r2, #5
    1410:	2333      	movs	r3, #51	; 0x33
    1412:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1414:	3b32      	subs	r3, #50	; 0x32
    1416:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    1418:	2000      	movs	r0, #0
}
    141a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    141c:	000016d1 	.word	0x000016d1
    1420:	00001711 	.word	0x00001711

00001424 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1424:	1c93      	adds	r3, r2, #2
    1426:	009b      	lsls	r3, r3, #2
    1428:	18c3      	adds	r3, r0, r3
    142a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    142c:	2130      	movs	r1, #48	; 0x30
    142e:	2301      	movs	r3, #1
    1430:	4093      	lsls	r3, r2
    1432:	5c42      	ldrb	r2, [r0, r1]
    1434:	4313      	orrs	r3, r2
    1436:	5443      	strb	r3, [r0, r1]
}
    1438:	4770      	bx	lr
    143a:	46c0      	nop			; (mov r8, r8)

0000143c <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    143c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    143e:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1440:	2a00      	cmp	r2, #0
    1442:	d006      	beq.n	1452 <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1444:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1446:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1448:	2c00      	cmp	r4, #0
    144a:	d002      	beq.n	1452 <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    144c:	4b02      	ldr	r3, [pc, #8]	; (1458 <usart_write_buffer_job+0x1c>)
    144e:	4798      	blx	r3
    1450:	0003      	movs	r3, r0
}
    1452:	0018      	movs	r0, r3
    1454:	bd10      	pop	{r4, pc}
    1456:	46c0      	nop			; (mov r8, r8)
    1458:	000013e9 	.word	0x000013e9

0000145c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    145c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    145e:	0080      	lsls	r0, r0, #2
    1460:	4b60      	ldr	r3, [pc, #384]	; (15e4 <_usart_interrupt_handler+0x188>)
    1462:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1464:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1466:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1468:	2b00      	cmp	r3, #0
    146a:	d1fc      	bne.n	1466 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    146c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    146e:	7da6      	ldrb	r6, [r4, #22]
    1470:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1472:	2330      	movs	r3, #48	; 0x30
    1474:	5ceb      	ldrb	r3, [r5, r3]
    1476:	2231      	movs	r2, #49	; 0x31
    1478:	5caf      	ldrb	r7, [r5, r2]
    147a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    147c:	07f3      	lsls	r3, r6, #31
    147e:	d522      	bpl.n	14c6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1480:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1482:	b29b      	uxth	r3, r3
    1484:	2b00      	cmp	r3, #0
    1486:	d01c      	beq.n	14c2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1488:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    148a:	7813      	ldrb	r3, [r2, #0]
    148c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    148e:	1c51      	adds	r1, r2, #1
    1490:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1492:	7969      	ldrb	r1, [r5, #5]
    1494:	2901      	cmp	r1, #1
    1496:	d001      	beq.n	149c <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1498:	b29b      	uxth	r3, r3
    149a:	e004      	b.n	14a6 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    149c:	7851      	ldrb	r1, [r2, #1]
    149e:	0209      	lsls	r1, r1, #8
    14a0:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    14a2:	3202      	adds	r2, #2
    14a4:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    14a6:	05db      	lsls	r3, r3, #23
    14a8:	0ddb      	lsrs	r3, r3, #23
    14aa:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    14ac:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    14ae:	3b01      	subs	r3, #1
    14b0:	b29b      	uxth	r3, r3
    14b2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    14b4:	2b00      	cmp	r3, #0
    14b6:	d106      	bne.n	14c6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    14b8:	3301      	adds	r3, #1
    14ba:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    14bc:	3301      	adds	r3, #1
    14be:	75a3      	strb	r3, [r4, #22]
    14c0:	e001      	b.n	14c6 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    14c2:	2301      	movs	r3, #1
    14c4:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    14c6:	07b3      	lsls	r3, r6, #30
    14c8:	d509      	bpl.n	14de <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    14ca:	2302      	movs	r3, #2
    14cc:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    14ce:	2200      	movs	r2, #0
    14d0:	3331      	adds	r3, #49	; 0x31
    14d2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    14d4:	07fb      	lsls	r3, r7, #31
    14d6:	d502      	bpl.n	14de <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    14d8:	0028      	movs	r0, r5
    14da:	68eb      	ldr	r3, [r5, #12]
    14dc:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    14de:	0773      	lsls	r3, r6, #29
    14e0:	d560      	bpl.n	15a4 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    14e2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    14e4:	b29b      	uxth	r3, r3
    14e6:	2b00      	cmp	r3, #0
    14e8:	d05a      	beq.n	15a0 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    14ea:	8b63      	ldrh	r3, [r4, #26]
    14ec:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    14ee:	071a      	lsls	r2, r3, #28
    14f0:	d402      	bmi.n	14f8 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    14f2:	223f      	movs	r2, #63	; 0x3f
    14f4:	4013      	ands	r3, r2
    14f6:	e001      	b.n	14fc <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    14f8:	2237      	movs	r2, #55	; 0x37
    14fa:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    14fc:	2b00      	cmp	r3, #0
    14fe:	d02d      	beq.n	155c <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1500:	079a      	lsls	r2, r3, #30
    1502:	d505      	bpl.n	1510 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1504:	221a      	movs	r2, #26
    1506:	2332      	movs	r3, #50	; 0x32
    1508:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    150a:	3b30      	subs	r3, #48	; 0x30
    150c:	8363      	strh	r3, [r4, #26]
    150e:	e01f      	b.n	1550 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1510:	075a      	lsls	r2, r3, #29
    1512:	d505      	bpl.n	1520 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1514:	221e      	movs	r2, #30
    1516:	2332      	movs	r3, #50	; 0x32
    1518:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    151a:	3b2e      	subs	r3, #46	; 0x2e
    151c:	8363      	strh	r3, [r4, #26]
    151e:	e017      	b.n	1550 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1520:	07da      	lsls	r2, r3, #31
    1522:	d505      	bpl.n	1530 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1524:	2213      	movs	r2, #19
    1526:	2332      	movs	r3, #50	; 0x32
    1528:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    152a:	3b31      	subs	r3, #49	; 0x31
    152c:	8363      	strh	r3, [r4, #26]
    152e:	e00f      	b.n	1550 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1530:	06da      	lsls	r2, r3, #27
    1532:	d505      	bpl.n	1540 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1534:	2242      	movs	r2, #66	; 0x42
    1536:	2332      	movs	r3, #50	; 0x32
    1538:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    153a:	3b22      	subs	r3, #34	; 0x22
    153c:	8363      	strh	r3, [r4, #26]
    153e:	e007      	b.n	1550 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1540:	2220      	movs	r2, #32
    1542:	421a      	tst	r2, r3
    1544:	d004      	beq.n	1550 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1546:	3221      	adds	r2, #33	; 0x21
    1548:	2332      	movs	r3, #50	; 0x32
    154a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    154c:	3b12      	subs	r3, #18
    154e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1550:	077b      	lsls	r3, r7, #29
    1552:	d527      	bpl.n	15a4 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1554:	0028      	movs	r0, r5
    1556:	696b      	ldr	r3, [r5, #20]
    1558:	4798      	blx	r3
    155a:	e023      	b.n	15a4 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    155c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    155e:	05db      	lsls	r3, r3, #23
    1560:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1562:	b2da      	uxtb	r2, r3
    1564:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1566:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1568:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    156a:	1c51      	adds	r1, r2, #1
    156c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    156e:	7969      	ldrb	r1, [r5, #5]
    1570:	2901      	cmp	r1, #1
    1572:	d104      	bne.n	157e <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1574:	0a1b      	lsrs	r3, r3, #8
    1576:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1578:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    157a:	3301      	adds	r3, #1
    157c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    157e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1580:	3b01      	subs	r3, #1
    1582:	b29b      	uxth	r3, r3
    1584:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1586:	2b00      	cmp	r3, #0
    1588:	d10c      	bne.n	15a4 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    158a:	3304      	adds	r3, #4
    158c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    158e:	2200      	movs	r2, #0
    1590:	332e      	adds	r3, #46	; 0x2e
    1592:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1594:	07bb      	lsls	r3, r7, #30
    1596:	d505      	bpl.n	15a4 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1598:	0028      	movs	r0, r5
    159a:	692b      	ldr	r3, [r5, #16]
    159c:	4798      	blx	r3
    159e:	e001      	b.n	15a4 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    15a0:	2304      	movs	r3, #4
    15a2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    15a4:	06f3      	lsls	r3, r6, #27
    15a6:	d507      	bpl.n	15b8 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    15a8:	2310      	movs	r3, #16
    15aa:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    15ac:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    15ae:	06fb      	lsls	r3, r7, #27
    15b0:	d502      	bpl.n	15b8 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    15b2:	0028      	movs	r0, r5
    15b4:	69eb      	ldr	r3, [r5, #28]
    15b6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    15b8:	06b3      	lsls	r3, r6, #26
    15ba:	d507      	bpl.n	15cc <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    15bc:	2320      	movs	r3, #32
    15be:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    15c0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    15c2:	073b      	lsls	r3, r7, #28
    15c4:	d502      	bpl.n	15cc <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    15c6:	0028      	movs	r0, r5
    15c8:	69ab      	ldr	r3, [r5, #24]
    15ca:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    15cc:	0733      	lsls	r3, r6, #28
    15ce:	d507      	bpl.n	15e0 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    15d0:	2308      	movs	r3, #8
    15d2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    15d4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    15d6:	06bb      	lsls	r3, r7, #26
    15d8:	d502      	bpl.n	15e0 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    15da:	6a2b      	ldr	r3, [r5, #32]
    15dc:	0028      	movs	r0, r5
    15de:	4798      	blx	r3
		}
	}
#endif
}
    15e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    15e2:	46c0      	nop			; (mov r8, r8)
    15e4:	20000118 	.word	0x20000118

000015e8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    15e8:	4770      	bx	lr
    15ea:	46c0      	nop			; (mov r8, r8)

000015ec <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    15ec:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    15ee:	4b0b      	ldr	r3, [pc, #44]	; (161c <_sercom_set_handler+0x30>)
    15f0:	781b      	ldrb	r3, [r3, #0]
    15f2:	2b00      	cmp	r3, #0
    15f4:	d10e      	bne.n	1614 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    15f6:	4c0a      	ldr	r4, [pc, #40]	; (1620 <_sercom_set_handler+0x34>)
    15f8:	4d0a      	ldr	r5, [pc, #40]	; (1624 <_sercom_set_handler+0x38>)
    15fa:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    15fc:	4b0a      	ldr	r3, [pc, #40]	; (1628 <_sercom_set_handler+0x3c>)
    15fe:	2200      	movs	r2, #0
    1600:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1602:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    1604:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1606:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1608:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    160a:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    160c:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    160e:	3201      	adds	r2, #1
    1610:	4b02      	ldr	r3, [pc, #8]	; (161c <_sercom_set_handler+0x30>)
    1612:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1614:	0080      	lsls	r0, r0, #2
    1616:	4b02      	ldr	r3, [pc, #8]	; (1620 <_sercom_set_handler+0x34>)
    1618:	50c1      	str	r1, [r0, r3]
}
    161a:	bd30      	pop	{r4, r5, pc}
    161c:	20000022 	.word	0x20000022
    1620:	20000024 	.word	0x20000024
    1624:	000015e9 	.word	0x000015e9
    1628:	20000118 	.word	0x20000118

0000162c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    162c:	b530      	push	{r4, r5, lr}
    162e:	b083      	sub	sp, #12
    1630:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1632:	ac01      	add	r4, sp, #4
    1634:	2204      	movs	r2, #4
    1636:	4905      	ldr	r1, [pc, #20]	; (164c <_sercom_get_interrupt_vector+0x20>)
    1638:	0020      	movs	r0, r4
    163a:	4b05      	ldr	r3, [pc, #20]	; (1650 <_sercom_get_interrupt_vector+0x24>)
    163c:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    163e:	0028      	movs	r0, r5
    1640:	4b04      	ldr	r3, [pc, #16]	; (1654 <_sercom_get_interrupt_vector+0x28>)
    1642:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1644:	5620      	ldrsb	r0, [r4, r0]
}
    1646:	b003      	add	sp, #12
    1648:	bd30      	pop	{r4, r5, pc}
    164a:	46c0      	nop			; (mov r8, r8)
    164c:	00003b94 	.word	0x00003b94
    1650:	00003b65 	.word	0x00003b65
    1654:	00000f89 	.word	0x00000f89

00001658 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1658:	b510      	push	{r4, lr}
    165a:	4b02      	ldr	r3, [pc, #8]	; (1664 <SERCOM0_Handler+0xc>)
    165c:	681b      	ldr	r3, [r3, #0]
    165e:	2000      	movs	r0, #0
    1660:	4798      	blx	r3
    1662:	bd10      	pop	{r4, pc}
    1664:	20000024 	.word	0x20000024

00001668 <SERCOM1_Handler>:
    1668:	b510      	push	{r4, lr}
    166a:	4b02      	ldr	r3, [pc, #8]	; (1674 <SERCOM1_Handler+0xc>)
    166c:	685b      	ldr	r3, [r3, #4]
    166e:	2001      	movs	r0, #1
    1670:	4798      	blx	r3
    1672:	bd10      	pop	{r4, pc}
    1674:	20000024 	.word	0x20000024

00001678 <SERCOM2_Handler>:
    1678:	b510      	push	{r4, lr}
    167a:	4b02      	ldr	r3, [pc, #8]	; (1684 <SERCOM2_Handler+0xc>)
    167c:	689b      	ldr	r3, [r3, #8]
    167e:	2002      	movs	r0, #2
    1680:	4798      	blx	r3
    1682:	bd10      	pop	{r4, pc}
    1684:	20000024 	.word	0x20000024

00001688 <SERCOM3_Handler>:
    1688:	b510      	push	{r4, lr}
    168a:	4b02      	ldr	r3, [pc, #8]	; (1694 <SERCOM3_Handler+0xc>)
    168c:	68db      	ldr	r3, [r3, #12]
    168e:	2003      	movs	r0, #3
    1690:	4798      	blx	r3
    1692:	bd10      	pop	{r4, pc}
    1694:	20000024 	.word	0x20000024

00001698 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    1698:	b570      	push	{r4, r5, r6, lr}
    169a:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    169c:	ac01      	add	r4, sp, #4
    169e:	2301      	movs	r3, #1
    16a0:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    16a2:	2200      	movs	r2, #0
    16a4:	70a2      	strb	r2, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    ///* Configure LEDs as outputs, turn them off */
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    16a6:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    16a8:	0021      	movs	r1, r4
    16aa:	200e      	movs	r0, #14
    16ac:	4e06      	ldr	r6, [pc, #24]	; (16c8 <system_board_init+0x30>)
    16ae:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    16b0:	4d06      	ldr	r5, [pc, #24]	; (16cc <system_board_init+0x34>)
    16b2:	2380      	movs	r3, #128	; 0x80
    16b4:	01db      	lsls	r3, r3, #7
    16b6:	61ab      	str	r3, [r5, #24]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    16b8:	0021      	movs	r1, r4
    16ba:	200f      	movs	r0, #15
    16bc:	47b0      	blx	r6
    16be:	2380      	movs	r3, #128	; 0x80
    16c0:	021b      	lsls	r3, r3, #8
    16c2:	61ab      	str	r3, [r5, #24]

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_UP;
    //port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    16c4:	b002      	add	sp, #8
    16c6:	bd70      	pop	{r4, r5, r6, pc}
    16c8:	000006a1 	.word	0x000006a1
    16cc:	41004400 	.word	0x41004400

000016d0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    16d0:	4b0c      	ldr	r3, [pc, #48]	; (1704 <cpu_irq_enter_critical+0x34>)
    16d2:	681b      	ldr	r3, [r3, #0]
    16d4:	2b00      	cmp	r3, #0
    16d6:	d110      	bne.n	16fa <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    16d8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    16dc:	2b00      	cmp	r3, #0
    16de:	d109      	bne.n	16f4 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    16e0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    16e2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    16e6:	2200      	movs	r2, #0
    16e8:	4b07      	ldr	r3, [pc, #28]	; (1708 <cpu_irq_enter_critical+0x38>)
    16ea:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    16ec:	3201      	adds	r2, #1
    16ee:	4b07      	ldr	r3, [pc, #28]	; (170c <cpu_irq_enter_critical+0x3c>)
    16f0:	701a      	strb	r2, [r3, #0]
    16f2:	e002      	b.n	16fa <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    16f4:	2200      	movs	r2, #0
    16f6:	4b05      	ldr	r3, [pc, #20]	; (170c <cpu_irq_enter_critical+0x3c>)
    16f8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    16fa:	4a02      	ldr	r2, [pc, #8]	; (1704 <cpu_irq_enter_critical+0x34>)
    16fc:	6813      	ldr	r3, [r2, #0]
    16fe:	3301      	adds	r3, #1
    1700:	6013      	str	r3, [r2, #0]
}
    1702:	4770      	bx	lr
    1704:	20000034 	.word	0x20000034
    1708:	20000000 	.word	0x20000000
    170c:	20000038 	.word	0x20000038

00001710 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1710:	4b08      	ldr	r3, [pc, #32]	; (1734 <cpu_irq_leave_critical+0x24>)
    1712:	681a      	ldr	r2, [r3, #0]
    1714:	3a01      	subs	r2, #1
    1716:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1718:	681b      	ldr	r3, [r3, #0]
    171a:	2b00      	cmp	r3, #0
    171c:	d109      	bne.n	1732 <cpu_irq_leave_critical+0x22>
    171e:	4b06      	ldr	r3, [pc, #24]	; (1738 <cpu_irq_leave_critical+0x28>)
    1720:	781b      	ldrb	r3, [r3, #0]
    1722:	2b00      	cmp	r3, #0
    1724:	d005      	beq.n	1732 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1726:	2201      	movs	r2, #1
    1728:	4b04      	ldr	r3, [pc, #16]	; (173c <cpu_irq_leave_critical+0x2c>)
    172a:	701a      	strb	r2, [r3, #0]
    172c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1730:	b662      	cpsie	i
	}
}
    1732:	4770      	bx	lr
    1734:	20000034 	.word	0x20000034
    1738:	20000038 	.word	0x20000038
    173c:	20000000 	.word	0x20000000

00001740 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1740:	b510      	push	{r4, lr}
	switch (clock_source) {
    1742:	2808      	cmp	r0, #8
    1744:	d803      	bhi.n	174e <system_clock_source_get_hz+0xe>
    1746:	0080      	lsls	r0, r0, #2
    1748:	4b1b      	ldr	r3, [pc, #108]	; (17b8 <system_clock_source_get_hz+0x78>)
    174a:	581b      	ldr	r3, [r3, r0]
    174c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    174e:	2000      	movs	r0, #0
    1750:	e030      	b.n	17b4 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1752:	4b1a      	ldr	r3, [pc, #104]	; (17bc <system_clock_source_get_hz+0x7c>)
    1754:	6918      	ldr	r0, [r3, #16]
    1756:	e02d      	b.n	17b4 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1758:	4b19      	ldr	r3, [pc, #100]	; (17c0 <system_clock_source_get_hz+0x80>)
    175a:	6a1b      	ldr	r3, [r3, #32]
    175c:	059b      	lsls	r3, r3, #22
    175e:	0f9b      	lsrs	r3, r3, #30
    1760:	4818      	ldr	r0, [pc, #96]	; (17c4 <system_clock_source_get_hz+0x84>)
    1762:	40d8      	lsrs	r0, r3
    1764:	e026      	b.n	17b4 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1766:	4b15      	ldr	r3, [pc, #84]	; (17bc <system_clock_source_get_hz+0x7c>)
    1768:	6958      	ldr	r0, [r3, #20]
    176a:	e023      	b.n	17b4 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    176c:	4b13      	ldr	r3, [pc, #76]	; (17bc <system_clock_source_get_hz+0x7c>)
    176e:	681b      	ldr	r3, [r3, #0]
    1770:	2002      	movs	r0, #2
    1772:	4018      	ands	r0, r3
    1774:	d01e      	beq.n	17b4 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1776:	4912      	ldr	r1, [pc, #72]	; (17c0 <system_clock_source_get_hz+0x80>)
    1778:	2210      	movs	r2, #16
    177a:	68cb      	ldr	r3, [r1, #12]
    177c:	421a      	tst	r2, r3
    177e:	d0fc      	beq.n	177a <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1780:	4b0e      	ldr	r3, [pc, #56]	; (17bc <system_clock_source_get_hz+0x7c>)
    1782:	681b      	ldr	r3, [r3, #0]
    1784:	075b      	lsls	r3, r3, #29
    1786:	d514      	bpl.n	17b2 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1788:	2000      	movs	r0, #0
    178a:	4b0f      	ldr	r3, [pc, #60]	; (17c8 <system_clock_source_get_hz+0x88>)
    178c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    178e:	4b0b      	ldr	r3, [pc, #44]	; (17bc <system_clock_source_get_hz+0x7c>)
    1790:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1792:	041b      	lsls	r3, r3, #16
    1794:	0c1b      	lsrs	r3, r3, #16
    1796:	4358      	muls	r0, r3
    1798:	e00c      	b.n	17b4 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    179a:	2350      	movs	r3, #80	; 0x50
    179c:	4a08      	ldr	r2, [pc, #32]	; (17c0 <system_clock_source_get_hz+0x80>)
    179e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    17a0:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    17a2:	075b      	lsls	r3, r3, #29
    17a4:	d506      	bpl.n	17b4 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    17a6:	4b05      	ldr	r3, [pc, #20]	; (17bc <system_clock_source_get_hz+0x7c>)
    17a8:	68d8      	ldr	r0, [r3, #12]
    17aa:	e003      	b.n	17b4 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    17ac:	2080      	movs	r0, #128	; 0x80
    17ae:	0200      	lsls	r0, r0, #8
    17b0:	e000      	b.n	17b4 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    17b2:	4806      	ldr	r0, [pc, #24]	; (17cc <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    17b4:	bd10      	pop	{r4, pc}
    17b6:	46c0      	nop			; (mov r8, r8)
    17b8:	00003b98 	.word	0x00003b98
    17bc:	2000003c 	.word	0x2000003c
    17c0:	40000800 	.word	0x40000800
    17c4:	007a1200 	.word	0x007a1200
    17c8:	00001ba1 	.word	0x00001ba1
    17cc:	02dc6c00 	.word	0x02dc6c00

000017d0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    17d0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    17d2:	4c0c      	ldr	r4, [pc, #48]	; (1804 <system_clock_source_osc8m_set_config+0x34>)
    17d4:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    17d6:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    17d8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    17da:	7842      	ldrb	r2, [r0, #1]
    17dc:	2001      	movs	r0, #1
    17de:	4002      	ands	r2, r0
    17e0:	0192      	lsls	r2, r2, #6
    17e2:	2640      	movs	r6, #64	; 0x40
    17e4:	43b3      	bics	r3, r6
    17e6:	4313      	orrs	r3, r2
    17e8:	0002      	movs	r2, r0
    17ea:	402a      	ands	r2, r5
    17ec:	01d2      	lsls	r2, r2, #7
    17ee:	307f      	adds	r0, #127	; 0x7f
    17f0:	4383      	bics	r3, r0
    17f2:	4313      	orrs	r3, r2
    17f4:	2203      	movs	r2, #3
    17f6:	400a      	ands	r2, r1
    17f8:	0212      	lsls	r2, r2, #8
    17fa:	4903      	ldr	r1, [pc, #12]	; (1808 <system_clock_source_osc8m_set_config+0x38>)
    17fc:	400b      	ands	r3, r1
    17fe:	4313      	orrs	r3, r2
    1800:	6223      	str	r3, [r4, #32]
}
    1802:	bd70      	pop	{r4, r5, r6, pc}
    1804:	40000800 	.word	0x40000800
    1808:	fffffcff 	.word	0xfffffcff

0000180c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    180c:	2808      	cmp	r0, #8
    180e:	d803      	bhi.n	1818 <system_clock_source_enable+0xc>
    1810:	0080      	lsls	r0, r0, #2
    1812:	4b25      	ldr	r3, [pc, #148]	; (18a8 <system_clock_source_enable+0x9c>)
    1814:	581b      	ldr	r3, [r3, r0]
    1816:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1818:	2017      	movs	r0, #23
    181a:	e044      	b.n	18a6 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    181c:	4a23      	ldr	r2, [pc, #140]	; (18ac <system_clock_source_enable+0xa0>)
    181e:	6a11      	ldr	r1, [r2, #32]
    1820:	2302      	movs	r3, #2
    1822:	430b      	orrs	r3, r1
    1824:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1826:	2000      	movs	r0, #0
    1828:	e03d      	b.n	18a6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    182a:	4a20      	ldr	r2, [pc, #128]	; (18ac <system_clock_source_enable+0xa0>)
    182c:	6991      	ldr	r1, [r2, #24]
    182e:	2302      	movs	r3, #2
    1830:	430b      	orrs	r3, r1
    1832:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1834:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    1836:	e036      	b.n	18a6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1838:	4a1c      	ldr	r2, [pc, #112]	; (18ac <system_clock_source_enable+0xa0>)
    183a:	8a11      	ldrh	r1, [r2, #16]
    183c:	2302      	movs	r3, #2
    183e:	430b      	orrs	r3, r1
    1840:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1842:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1844:	e02f      	b.n	18a6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1846:	4a19      	ldr	r2, [pc, #100]	; (18ac <system_clock_source_enable+0xa0>)
    1848:	8a91      	ldrh	r1, [r2, #20]
    184a:	2302      	movs	r3, #2
    184c:	430b      	orrs	r3, r1
    184e:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1850:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1852:	e028      	b.n	18a6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1854:	4916      	ldr	r1, [pc, #88]	; (18b0 <system_clock_source_enable+0xa4>)
    1856:	680b      	ldr	r3, [r1, #0]
    1858:	2202      	movs	r2, #2
    185a:	4313      	orrs	r3, r2
    185c:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    185e:	4b13      	ldr	r3, [pc, #76]	; (18ac <system_clock_source_enable+0xa0>)
    1860:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1862:	0019      	movs	r1, r3
    1864:	320e      	adds	r2, #14
    1866:	68cb      	ldr	r3, [r1, #12]
    1868:	421a      	tst	r2, r3
    186a:	d0fc      	beq.n	1866 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    186c:	4a10      	ldr	r2, [pc, #64]	; (18b0 <system_clock_source_enable+0xa4>)
    186e:	6891      	ldr	r1, [r2, #8]
    1870:	4b0e      	ldr	r3, [pc, #56]	; (18ac <system_clock_source_enable+0xa0>)
    1872:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1874:	6852      	ldr	r2, [r2, #4]
    1876:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1878:	2200      	movs	r2, #0
    187a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    187c:	0019      	movs	r1, r3
    187e:	3210      	adds	r2, #16
    1880:	68cb      	ldr	r3, [r1, #12]
    1882:	421a      	tst	r2, r3
    1884:	d0fc      	beq.n	1880 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1886:	4b0a      	ldr	r3, [pc, #40]	; (18b0 <system_clock_source_enable+0xa4>)
    1888:	681b      	ldr	r3, [r3, #0]
    188a:	b29b      	uxth	r3, r3
    188c:	4a07      	ldr	r2, [pc, #28]	; (18ac <system_clock_source_enable+0xa0>)
    188e:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1890:	2000      	movs	r0, #0
    1892:	e008      	b.n	18a6 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1894:	4905      	ldr	r1, [pc, #20]	; (18ac <system_clock_source_enable+0xa0>)
    1896:	2244      	movs	r2, #68	; 0x44
    1898:	5c88      	ldrb	r0, [r1, r2]
    189a:	2302      	movs	r3, #2
    189c:	4303      	orrs	r3, r0
    189e:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    18a0:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    18a2:	e000      	b.n	18a6 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    18a4:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    18a6:	4770      	bx	lr
    18a8:	00003bbc 	.word	0x00003bbc
    18ac:	40000800 	.word	0x40000800
    18b0:	2000003c 	.word	0x2000003c

000018b4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    18b4:	b530      	push	{r4, r5, lr}
    18b6:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    18b8:	22c2      	movs	r2, #194	; 0xc2
    18ba:	00d2      	lsls	r2, r2, #3
    18bc:	4b1a      	ldr	r3, [pc, #104]	; (1928 <system_clock_init+0x74>)
    18be:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    18c0:	4a1a      	ldr	r2, [pc, #104]	; (192c <system_clock_init+0x78>)
    18c2:	6853      	ldr	r3, [r2, #4]
    18c4:	211e      	movs	r1, #30
    18c6:	438b      	bics	r3, r1
    18c8:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    18ca:	2301      	movs	r3, #1
    18cc:	466a      	mov	r2, sp
    18ce:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    18d0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    18d2:	4d17      	ldr	r5, [pc, #92]	; (1930 <system_clock_init+0x7c>)
    18d4:	b2e0      	uxtb	r0, r4
    18d6:	4669      	mov	r1, sp
    18d8:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    18da:	3401      	adds	r4, #1
    18dc:	2c25      	cmp	r4, #37	; 0x25
    18de:	d1f9      	bne.n	18d4 <system_clock_init+0x20>
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    18e0:	a803      	add	r0, sp, #12
    18e2:	2400      	movs	r4, #0
    18e4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    18e6:	2501      	movs	r5, #1
    18e8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    18ea:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    18ec:	4b11      	ldr	r3, [pc, #68]	; (1934 <system_clock_init+0x80>)
    18ee:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    18f0:	2006      	movs	r0, #6
    18f2:	4b11      	ldr	r3, [pc, #68]	; (1938 <system_clock_init+0x84>)
    18f4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    18f6:	4b11      	ldr	r3, [pc, #68]	; (193c <system_clock_init+0x88>)
    18f8:	4798      	blx	r3
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    18fa:	4b11      	ldr	r3, [pc, #68]	; (1940 <system_clock_init+0x8c>)
    18fc:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    18fe:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1900:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    1902:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1904:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1906:	466b      	mov	r3, sp
    1908:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    190a:	2306      	movs	r3, #6
    190c:	466a      	mov	r2, sp
    190e:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    1910:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1912:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1914:	4669      	mov	r1, sp
    1916:	2000      	movs	r0, #0
    1918:	4b0a      	ldr	r3, [pc, #40]	; (1944 <system_clock_init+0x90>)
    191a:	4798      	blx	r3
    191c:	2000      	movs	r0, #0
    191e:	4b0a      	ldr	r3, [pc, #40]	; (1948 <system_clock_init+0x94>)
    1920:	4798      	blx	r3
#endif
}
    1922:	b005      	add	sp, #20
    1924:	bd30      	pop	{r4, r5, pc}
    1926:	46c0      	nop			; (mov r8, r8)
    1928:	40000800 	.word	0x40000800
    192c:	41004000 	.word	0x41004000
    1930:	00001b85 	.word	0x00001b85
    1934:	000017d1 	.word	0x000017d1
    1938:	0000180d 	.word	0x0000180d
    193c:	0000194d 	.word	0x0000194d
    1940:	40000400 	.word	0x40000400
    1944:	00001971 	.word	0x00001971
    1948:	00001a29 	.word	0x00001a29

0000194c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    194c:	4a06      	ldr	r2, [pc, #24]	; (1968 <system_gclk_init+0x1c>)
    194e:	6991      	ldr	r1, [r2, #24]
    1950:	2308      	movs	r3, #8
    1952:	430b      	orrs	r3, r1
    1954:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1956:	2201      	movs	r2, #1
    1958:	4b04      	ldr	r3, [pc, #16]	; (196c <system_gclk_init+0x20>)
    195a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    195c:	0019      	movs	r1, r3
    195e:	780b      	ldrb	r3, [r1, #0]
    1960:	4213      	tst	r3, r2
    1962:	d1fc      	bne.n	195e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1964:	4770      	bx	lr
    1966:	46c0      	nop			; (mov r8, r8)
    1968:	40000400 	.word	0x40000400
    196c:	40000c00 	.word	0x40000c00

00001970 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1970:	b570      	push	{r4, r5, r6, lr}
    1972:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1974:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1976:	780c      	ldrb	r4, [r1, #0]
    1978:	0224      	lsls	r4, r4, #8
    197a:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    197c:	784b      	ldrb	r3, [r1, #1]
    197e:	2b00      	cmp	r3, #0
    1980:	d002      	beq.n	1988 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1982:	2380      	movs	r3, #128	; 0x80
    1984:	02db      	lsls	r3, r3, #11
    1986:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1988:	7a4b      	ldrb	r3, [r1, #9]
    198a:	2b00      	cmp	r3, #0
    198c:	d002      	beq.n	1994 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    198e:	2380      	movs	r3, #128	; 0x80
    1990:	031b      	lsls	r3, r3, #12
    1992:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1994:	6848      	ldr	r0, [r1, #4]
    1996:	2801      	cmp	r0, #1
    1998:	d918      	bls.n	19cc <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    199a:	1e43      	subs	r3, r0, #1
    199c:	4218      	tst	r0, r3
    199e:	d110      	bne.n	19c2 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    19a0:	2802      	cmp	r0, #2
    19a2:	d906      	bls.n	19b2 <system_gclk_gen_set_config+0x42>
    19a4:	2302      	movs	r3, #2
    19a6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    19a8:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    19aa:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    19ac:	4298      	cmp	r0, r3
    19ae:	d8fb      	bhi.n	19a8 <system_gclk_gen_set_config+0x38>
    19b0:	e000      	b.n	19b4 <system_gclk_gen_set_config+0x44>
    19b2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    19b4:	0212      	lsls	r2, r2, #8
    19b6:	4332      	orrs	r2, r6
    19b8:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    19ba:	2380      	movs	r3, #128	; 0x80
    19bc:	035b      	lsls	r3, r3, #13
    19be:	431c      	orrs	r4, r3
    19c0:	e004      	b.n	19cc <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    19c2:	0205      	lsls	r5, r0, #8
    19c4:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    19c6:	2380      	movs	r3, #128	; 0x80
    19c8:	029b      	lsls	r3, r3, #10
    19ca:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    19cc:	7a0b      	ldrb	r3, [r1, #8]
    19ce:	2b00      	cmp	r3, #0
    19d0:	d002      	beq.n	19d8 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    19d2:	2380      	movs	r3, #128	; 0x80
    19d4:	039b      	lsls	r3, r3, #14
    19d6:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19d8:	4a0f      	ldr	r2, [pc, #60]	; (1a18 <system_gclk_gen_set_config+0xa8>)
    19da:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    19dc:	b25b      	sxtb	r3, r3
    19de:	2b00      	cmp	r3, #0
    19e0:	dbfb      	blt.n	19da <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19e2:	4b0e      	ldr	r3, [pc, #56]	; (1a1c <system_gclk_gen_set_config+0xac>)
    19e4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    19e6:	4b0e      	ldr	r3, [pc, #56]	; (1a20 <system_gclk_gen_set_config+0xb0>)
    19e8:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19ea:	4a0b      	ldr	r2, [pc, #44]	; (1a18 <system_gclk_gen_set_config+0xa8>)
    19ec:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    19ee:	b25b      	sxtb	r3, r3
    19f0:	2b00      	cmp	r3, #0
    19f2:	dbfb      	blt.n	19ec <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    19f4:	4b08      	ldr	r3, [pc, #32]	; (1a18 <system_gclk_gen_set_config+0xa8>)
    19f6:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19f8:	001a      	movs	r2, r3
    19fa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    19fc:	b25b      	sxtb	r3, r3
    19fe:	2b00      	cmp	r3, #0
    1a00:	dbfb      	blt.n	19fa <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1a02:	4a05      	ldr	r2, [pc, #20]	; (1a18 <system_gclk_gen_set_config+0xa8>)
    1a04:	6851      	ldr	r1, [r2, #4]
    1a06:	2380      	movs	r3, #128	; 0x80
    1a08:	025b      	lsls	r3, r3, #9
    1a0a:	400b      	ands	r3, r1
    1a0c:	431c      	orrs	r4, r3
    1a0e:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a10:	4b04      	ldr	r3, [pc, #16]	; (1a24 <system_gclk_gen_set_config+0xb4>)
    1a12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a14:	bd70      	pop	{r4, r5, r6, pc}
    1a16:	46c0      	nop			; (mov r8, r8)
    1a18:	40000c00 	.word	0x40000c00
    1a1c:	000016d1 	.word	0x000016d1
    1a20:	40000c08 	.word	0x40000c08
    1a24:	00001711 	.word	0x00001711

00001a28 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1a28:	b510      	push	{r4, lr}
    1a2a:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a2c:	4a0b      	ldr	r2, [pc, #44]	; (1a5c <system_gclk_gen_enable+0x34>)
    1a2e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a30:	b25b      	sxtb	r3, r3
    1a32:	2b00      	cmp	r3, #0
    1a34:	dbfb      	blt.n	1a2e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a36:	4b0a      	ldr	r3, [pc, #40]	; (1a60 <system_gclk_gen_enable+0x38>)
    1a38:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a3a:	4b0a      	ldr	r3, [pc, #40]	; (1a64 <system_gclk_gen_enable+0x3c>)
    1a3c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a3e:	4a07      	ldr	r2, [pc, #28]	; (1a5c <system_gclk_gen_enable+0x34>)
    1a40:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a42:	b25b      	sxtb	r3, r3
    1a44:	2b00      	cmp	r3, #0
    1a46:	dbfb      	blt.n	1a40 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1a48:	4a04      	ldr	r2, [pc, #16]	; (1a5c <system_gclk_gen_enable+0x34>)
    1a4a:	6853      	ldr	r3, [r2, #4]
    1a4c:	2180      	movs	r1, #128	; 0x80
    1a4e:	0249      	lsls	r1, r1, #9
    1a50:	430b      	orrs	r3, r1
    1a52:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a54:	4b04      	ldr	r3, [pc, #16]	; (1a68 <system_gclk_gen_enable+0x40>)
    1a56:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a58:	bd10      	pop	{r4, pc}
    1a5a:	46c0      	nop			; (mov r8, r8)
    1a5c:	40000c00 	.word	0x40000c00
    1a60:	000016d1 	.word	0x000016d1
    1a64:	40000c04 	.word	0x40000c04
    1a68:	00001711 	.word	0x00001711

00001a6c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a6c:	b570      	push	{r4, r5, r6, lr}
    1a6e:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a70:	4a1a      	ldr	r2, [pc, #104]	; (1adc <system_gclk_gen_get_hz+0x70>)
    1a72:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a74:	b25b      	sxtb	r3, r3
    1a76:	2b00      	cmp	r3, #0
    1a78:	dbfb      	blt.n	1a72 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a7a:	4b19      	ldr	r3, [pc, #100]	; (1ae0 <system_gclk_gen_get_hz+0x74>)
    1a7c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a7e:	4b19      	ldr	r3, [pc, #100]	; (1ae4 <system_gclk_gen_get_hz+0x78>)
    1a80:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a82:	4a16      	ldr	r2, [pc, #88]	; (1adc <system_gclk_gen_get_hz+0x70>)
    1a84:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a86:	b25b      	sxtb	r3, r3
    1a88:	2b00      	cmp	r3, #0
    1a8a:	dbfb      	blt.n	1a84 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a8c:	4e13      	ldr	r6, [pc, #76]	; (1adc <system_gclk_gen_get_hz+0x70>)
    1a8e:	6870      	ldr	r0, [r6, #4]
    1a90:	04c0      	lsls	r0, r0, #19
    1a92:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1a94:	4b14      	ldr	r3, [pc, #80]	; (1ae8 <system_gclk_gen_get_hz+0x7c>)
    1a96:	4798      	blx	r3
    1a98:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a9a:	4b12      	ldr	r3, [pc, #72]	; (1ae4 <system_gclk_gen_get_hz+0x78>)
    1a9c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1a9e:	6876      	ldr	r6, [r6, #4]
    1aa0:	02f6      	lsls	r6, r6, #11
    1aa2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1aa4:	4b11      	ldr	r3, [pc, #68]	; (1aec <system_gclk_gen_get_hz+0x80>)
    1aa6:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1aa8:	4a0c      	ldr	r2, [pc, #48]	; (1adc <system_gclk_gen_get_hz+0x70>)
    1aaa:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1aac:	b25b      	sxtb	r3, r3
    1aae:	2b00      	cmp	r3, #0
    1ab0:	dbfb      	blt.n	1aaa <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1ab2:	4b0a      	ldr	r3, [pc, #40]	; (1adc <system_gclk_gen_get_hz+0x70>)
    1ab4:	689c      	ldr	r4, [r3, #8]
    1ab6:	0224      	lsls	r4, r4, #8
    1ab8:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1aba:	4b0d      	ldr	r3, [pc, #52]	; (1af0 <system_gclk_gen_get_hz+0x84>)
    1abc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1abe:	2e00      	cmp	r6, #0
    1ac0:	d107      	bne.n	1ad2 <system_gclk_gen_get_hz+0x66>
    1ac2:	2c01      	cmp	r4, #1
    1ac4:	d907      	bls.n	1ad6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1ac6:	0021      	movs	r1, r4
    1ac8:	0028      	movs	r0, r5
    1aca:	4b0a      	ldr	r3, [pc, #40]	; (1af4 <system_gclk_gen_get_hz+0x88>)
    1acc:	4798      	blx	r3
    1ace:	0005      	movs	r5, r0
    1ad0:	e001      	b.n	1ad6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1ad2:	3401      	adds	r4, #1
    1ad4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1ad6:	0028      	movs	r0, r5
    1ad8:	bd70      	pop	{r4, r5, r6, pc}
    1ada:	46c0      	nop			; (mov r8, r8)
    1adc:	40000c00 	.word	0x40000c00
    1ae0:	000016d1 	.word	0x000016d1
    1ae4:	40000c04 	.word	0x40000c04
    1ae8:	00001741 	.word	0x00001741
    1aec:	40000c08 	.word	0x40000c08
    1af0:	00001711 	.word	0x00001711
    1af4:	00001e9d 	.word	0x00001e9d

00001af8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1af8:	b510      	push	{r4, lr}
    1afa:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1afc:	4b06      	ldr	r3, [pc, #24]	; (1b18 <system_gclk_chan_enable+0x20>)
    1afe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b00:	4b06      	ldr	r3, [pc, #24]	; (1b1c <system_gclk_chan_enable+0x24>)
    1b02:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1b04:	4a06      	ldr	r2, [pc, #24]	; (1b20 <system_gclk_chan_enable+0x28>)
    1b06:	8851      	ldrh	r1, [r2, #2]
    1b08:	2380      	movs	r3, #128	; 0x80
    1b0a:	01db      	lsls	r3, r3, #7
    1b0c:	430b      	orrs	r3, r1
    1b0e:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b10:	4b04      	ldr	r3, [pc, #16]	; (1b24 <system_gclk_chan_enable+0x2c>)
    1b12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b14:	bd10      	pop	{r4, pc}
    1b16:	46c0      	nop			; (mov r8, r8)
    1b18:	000016d1 	.word	0x000016d1
    1b1c:	40000c02 	.word	0x40000c02
    1b20:	40000c00 	.word	0x40000c00
    1b24:	00001711 	.word	0x00001711

00001b28 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1b28:	b510      	push	{r4, lr}
    1b2a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b2c:	4b0f      	ldr	r3, [pc, #60]	; (1b6c <system_gclk_chan_disable+0x44>)
    1b2e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b30:	4b0f      	ldr	r3, [pc, #60]	; (1b70 <system_gclk_chan_disable+0x48>)
    1b32:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1b34:	4b0f      	ldr	r3, [pc, #60]	; (1b74 <system_gclk_chan_disable+0x4c>)
    1b36:	885a      	ldrh	r2, [r3, #2]
    1b38:	0512      	lsls	r2, r2, #20
    1b3a:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1b3c:	8859      	ldrh	r1, [r3, #2]
    1b3e:	4a0e      	ldr	r2, [pc, #56]	; (1b78 <system_gclk_chan_disable+0x50>)
    1b40:	400a      	ands	r2, r1
    1b42:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1b44:	8859      	ldrh	r1, [r3, #2]
    1b46:	4a0d      	ldr	r2, [pc, #52]	; (1b7c <system_gclk_chan_disable+0x54>)
    1b48:	400a      	ands	r2, r1
    1b4a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1b4c:	0019      	movs	r1, r3
    1b4e:	2280      	movs	r2, #128	; 0x80
    1b50:	01d2      	lsls	r2, r2, #7
    1b52:	884b      	ldrh	r3, [r1, #2]
    1b54:	4213      	tst	r3, r2
    1b56:	d1fc      	bne.n	1b52 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1b58:	4906      	ldr	r1, [pc, #24]	; (1b74 <system_gclk_chan_disable+0x4c>)
    1b5a:	884c      	ldrh	r4, [r1, #2]
    1b5c:	0202      	lsls	r2, r0, #8
    1b5e:	4b06      	ldr	r3, [pc, #24]	; (1b78 <system_gclk_chan_disable+0x50>)
    1b60:	4023      	ands	r3, r4
    1b62:	4313      	orrs	r3, r2
    1b64:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b66:	4b06      	ldr	r3, [pc, #24]	; (1b80 <system_gclk_chan_disable+0x58>)
    1b68:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b6a:	bd10      	pop	{r4, pc}
    1b6c:	000016d1 	.word	0x000016d1
    1b70:	40000c02 	.word	0x40000c02
    1b74:	40000c00 	.word	0x40000c00
    1b78:	fffff0ff 	.word	0xfffff0ff
    1b7c:	ffffbfff 	.word	0xffffbfff
    1b80:	00001711 	.word	0x00001711

00001b84 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1b84:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b86:	780c      	ldrb	r4, [r1, #0]
    1b88:	0224      	lsls	r4, r4, #8
    1b8a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1b8c:	4b02      	ldr	r3, [pc, #8]	; (1b98 <system_gclk_chan_set_config+0x14>)
    1b8e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b90:	b2a4      	uxth	r4, r4
    1b92:	4b02      	ldr	r3, [pc, #8]	; (1b9c <system_gclk_chan_set_config+0x18>)
    1b94:	805c      	strh	r4, [r3, #2]
}
    1b96:	bd10      	pop	{r4, pc}
    1b98:	00001b29 	.word	0x00001b29
    1b9c:	40000c00 	.word	0x40000c00

00001ba0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1ba0:	b510      	push	{r4, lr}
    1ba2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ba4:	4b06      	ldr	r3, [pc, #24]	; (1bc0 <system_gclk_chan_get_hz+0x20>)
    1ba6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ba8:	4b06      	ldr	r3, [pc, #24]	; (1bc4 <system_gclk_chan_get_hz+0x24>)
    1baa:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1bac:	4b06      	ldr	r3, [pc, #24]	; (1bc8 <system_gclk_chan_get_hz+0x28>)
    1bae:	885c      	ldrh	r4, [r3, #2]
    1bb0:	0524      	lsls	r4, r4, #20
    1bb2:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1bb4:	4b05      	ldr	r3, [pc, #20]	; (1bcc <system_gclk_chan_get_hz+0x2c>)
    1bb6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1bb8:	0020      	movs	r0, r4
    1bba:	4b05      	ldr	r3, [pc, #20]	; (1bd0 <system_gclk_chan_get_hz+0x30>)
    1bbc:	4798      	blx	r3
}
    1bbe:	bd10      	pop	{r4, pc}
    1bc0:	000016d1 	.word	0x000016d1
    1bc4:	40000c02 	.word	0x40000c02
    1bc8:	40000c00 	.word	0x40000c00
    1bcc:	00001711 	.word	0x00001711
    1bd0:	00001a6d 	.word	0x00001a6d

00001bd4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1bd4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1bd6:	78d3      	ldrb	r3, [r2, #3]
    1bd8:	2b00      	cmp	r3, #0
    1bda:	d11e      	bne.n	1c1a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1bdc:	7813      	ldrb	r3, [r2, #0]
    1bde:	2b80      	cmp	r3, #128	; 0x80
    1be0:	d004      	beq.n	1bec <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1be2:	061b      	lsls	r3, r3, #24
    1be4:	2480      	movs	r4, #128	; 0x80
    1be6:	0264      	lsls	r4, r4, #9
    1be8:	4323      	orrs	r3, r4
    1bea:	e000      	b.n	1bee <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1bec:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1bee:	7854      	ldrb	r4, [r2, #1]
    1bf0:	2502      	movs	r5, #2
    1bf2:	43ac      	bics	r4, r5
    1bf4:	d10a      	bne.n	1c0c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1bf6:	7894      	ldrb	r4, [r2, #2]
    1bf8:	2c00      	cmp	r4, #0
    1bfa:	d103      	bne.n	1c04 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1bfc:	2480      	movs	r4, #128	; 0x80
    1bfe:	02a4      	lsls	r4, r4, #10
    1c00:	4323      	orrs	r3, r4
    1c02:	e002      	b.n	1c0a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1c04:	24c0      	movs	r4, #192	; 0xc0
    1c06:	02e4      	lsls	r4, r4, #11
    1c08:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1c0a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c0c:	7854      	ldrb	r4, [r2, #1]
    1c0e:	3c01      	subs	r4, #1
    1c10:	2c01      	cmp	r4, #1
    1c12:	d812      	bhi.n	1c3a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1c14:	4c18      	ldr	r4, [pc, #96]	; (1c78 <_system_pinmux_config+0xa4>)
    1c16:	4023      	ands	r3, r4
    1c18:	e00f      	b.n	1c3a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1c1a:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1c1c:	040b      	lsls	r3, r1, #16
    1c1e:	0c1b      	lsrs	r3, r3, #16
    1c20:	24a0      	movs	r4, #160	; 0xa0
    1c22:	05e4      	lsls	r4, r4, #23
    1c24:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c26:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c28:	0c0b      	lsrs	r3, r1, #16
    1c2a:	24d0      	movs	r4, #208	; 0xd0
    1c2c:	0624      	lsls	r4, r4, #24
    1c2e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c30:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c32:	78d3      	ldrb	r3, [r2, #3]
    1c34:	2b00      	cmp	r3, #0
    1c36:	d018      	beq.n	1c6a <_system_pinmux_config+0x96>
    1c38:	e01c      	b.n	1c74 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1c3a:	040c      	lsls	r4, r1, #16
    1c3c:	0c24      	lsrs	r4, r4, #16
    1c3e:	25a0      	movs	r5, #160	; 0xa0
    1c40:	05ed      	lsls	r5, r5, #23
    1c42:	432c      	orrs	r4, r5
    1c44:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c46:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c48:	0c0c      	lsrs	r4, r1, #16
    1c4a:	25d0      	movs	r5, #208	; 0xd0
    1c4c:	062d      	lsls	r5, r5, #24
    1c4e:	432c      	orrs	r4, r5
    1c50:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c52:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c54:	78d4      	ldrb	r4, [r2, #3]
    1c56:	2c00      	cmp	r4, #0
    1c58:	d10c      	bne.n	1c74 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1c5a:	035b      	lsls	r3, r3, #13
    1c5c:	d505      	bpl.n	1c6a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1c5e:	7893      	ldrb	r3, [r2, #2]
    1c60:	2b01      	cmp	r3, #1
    1c62:	d101      	bne.n	1c68 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    1c64:	6181      	str	r1, [r0, #24]
    1c66:	e000      	b.n	1c6a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    1c68:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c6a:	7853      	ldrb	r3, [r2, #1]
    1c6c:	3b01      	subs	r3, #1
    1c6e:	2b01      	cmp	r3, #1
    1c70:	d800      	bhi.n	1c74 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1c72:	6081      	str	r1, [r0, #8]
		}
	}
}
    1c74:	bd30      	pop	{r4, r5, pc}
    1c76:	46c0      	nop			; (mov r8, r8)
    1c78:	fffbffff 	.word	0xfffbffff

00001c7c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1c7c:	b510      	push	{r4, lr}
    1c7e:	0003      	movs	r3, r0
    1c80:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c82:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c84:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c86:	2900      	cmp	r1, #0
    1c88:	d104      	bne.n	1c94 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    1c8a:	0958      	lsrs	r0, r3, #5
    1c8c:	01c0      	lsls	r0, r0, #7
    1c8e:	4905      	ldr	r1, [pc, #20]	; (1ca4 <system_pinmux_pin_set_config+0x28>)
    1c90:	468c      	mov	ip, r1
    1c92:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    1c94:	211f      	movs	r1, #31
    1c96:	400b      	ands	r3, r1
    1c98:	391e      	subs	r1, #30
    1c9a:	4099      	lsls	r1, r3
    1c9c:	4b02      	ldr	r3, [pc, #8]	; (1ca8 <system_pinmux_pin_set_config+0x2c>)
    1c9e:	4798      	blx	r3
}
    1ca0:	bd10      	pop	{r4, pc}
    1ca2:	46c0      	nop			; (mov r8, r8)
    1ca4:	41004400 	.word	0x41004400
    1ca8:	00001bd5 	.word	0x00001bd5

00001cac <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1cac:	4770      	bx	lr
    1cae:	46c0      	nop			; (mov r8, r8)

00001cb0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1cb0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1cb2:	4b05      	ldr	r3, [pc, #20]	; (1cc8 <system_init+0x18>)
    1cb4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1cb6:	4b05      	ldr	r3, [pc, #20]	; (1ccc <system_init+0x1c>)
    1cb8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1cba:	4b05      	ldr	r3, [pc, #20]	; (1cd0 <system_init+0x20>)
    1cbc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1cbe:	4b05      	ldr	r3, [pc, #20]	; (1cd4 <system_init+0x24>)
    1cc0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1cc2:	4b05      	ldr	r3, [pc, #20]	; (1cd8 <system_init+0x28>)
    1cc4:	4798      	blx	r3
}
    1cc6:	bd10      	pop	{r4, pc}
    1cc8:	000018b5 	.word	0x000018b5
    1ccc:	00001699 	.word	0x00001699
    1cd0:	00001cad 	.word	0x00001cad
    1cd4:	00001cad 	.word	0x00001cad
    1cd8:	00001cad 	.word	0x00001cad

00001cdc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1cdc:	e7fe      	b.n	1cdc <Dummy_Handler>
    1cde:	46c0      	nop			; (mov r8, r8)

00001ce0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1ce0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1ce2:	4b2e      	ldr	r3, [pc, #184]	; (1d9c <Reset_Handler+0xbc>)
    1ce4:	4a2e      	ldr	r2, [pc, #184]	; (1da0 <Reset_Handler+0xc0>)
    1ce6:	429a      	cmp	r2, r3
    1ce8:	d003      	beq.n	1cf2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    1cea:	4b2e      	ldr	r3, [pc, #184]	; (1da4 <Reset_Handler+0xc4>)
    1cec:	4a2b      	ldr	r2, [pc, #172]	; (1d9c <Reset_Handler+0xbc>)
    1cee:	429a      	cmp	r2, r3
    1cf0:	d304      	bcc.n	1cfc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1cf2:	4b2d      	ldr	r3, [pc, #180]	; (1da8 <Reset_Handler+0xc8>)
    1cf4:	4a2d      	ldr	r2, [pc, #180]	; (1dac <Reset_Handler+0xcc>)
    1cf6:	429a      	cmp	r2, r3
    1cf8:	d310      	bcc.n	1d1c <Reset_Handler+0x3c>
    1cfa:	e01e      	b.n	1d3a <Reset_Handler+0x5a>
    1cfc:	4a2c      	ldr	r2, [pc, #176]	; (1db0 <Reset_Handler+0xd0>)
    1cfe:	4b29      	ldr	r3, [pc, #164]	; (1da4 <Reset_Handler+0xc4>)
    1d00:	3303      	adds	r3, #3
    1d02:	1a9b      	subs	r3, r3, r2
    1d04:	089b      	lsrs	r3, r3, #2
    1d06:	3301      	adds	r3, #1
    1d08:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1d0a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1d0c:	4823      	ldr	r0, [pc, #140]	; (1d9c <Reset_Handler+0xbc>)
    1d0e:	4924      	ldr	r1, [pc, #144]	; (1da0 <Reset_Handler+0xc0>)
    1d10:	588c      	ldr	r4, [r1, r2]
    1d12:	5084      	str	r4, [r0, r2]
    1d14:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1d16:	429a      	cmp	r2, r3
    1d18:	d1fa      	bne.n	1d10 <Reset_Handler+0x30>
    1d1a:	e7ea      	b.n	1cf2 <Reset_Handler+0x12>
    1d1c:	4a25      	ldr	r2, [pc, #148]	; (1db4 <Reset_Handler+0xd4>)
    1d1e:	4b22      	ldr	r3, [pc, #136]	; (1da8 <Reset_Handler+0xc8>)
    1d20:	3303      	adds	r3, #3
    1d22:	1a9b      	subs	r3, r3, r2
    1d24:	089b      	lsrs	r3, r3, #2
    1d26:	3301      	adds	r3, #1
    1d28:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1d2a:	2200      	movs	r2, #0
                *pDest++ = 0;
    1d2c:	481f      	ldr	r0, [pc, #124]	; (1dac <Reset_Handler+0xcc>)
    1d2e:	2100      	movs	r1, #0
    1d30:	1814      	adds	r4, r2, r0
    1d32:	6021      	str	r1, [r4, #0]
    1d34:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1d36:	429a      	cmp	r2, r3
    1d38:	d1fa      	bne.n	1d30 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1d3a:	4a1f      	ldr	r2, [pc, #124]	; (1db8 <Reset_Handler+0xd8>)
    1d3c:	21ff      	movs	r1, #255	; 0xff
    1d3e:	4b1f      	ldr	r3, [pc, #124]	; (1dbc <Reset_Handler+0xdc>)
    1d40:	438b      	bics	r3, r1
    1d42:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1d44:	39fd      	subs	r1, #253	; 0xfd
    1d46:	2390      	movs	r3, #144	; 0x90
    1d48:	005b      	lsls	r3, r3, #1
    1d4a:	4a1d      	ldr	r2, [pc, #116]	; (1dc0 <Reset_Handler+0xe0>)
    1d4c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1d4e:	481d      	ldr	r0, [pc, #116]	; (1dc4 <Reset_Handler+0xe4>)
    1d50:	78c3      	ldrb	r3, [r0, #3]
    1d52:	2403      	movs	r4, #3
    1d54:	43a3      	bics	r3, r4
    1d56:	2202      	movs	r2, #2
    1d58:	4313      	orrs	r3, r2
    1d5a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1d5c:	78c3      	ldrb	r3, [r0, #3]
    1d5e:	260c      	movs	r6, #12
    1d60:	43b3      	bics	r3, r6
    1d62:	2108      	movs	r1, #8
    1d64:	430b      	orrs	r3, r1
    1d66:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    1d68:	4b17      	ldr	r3, [pc, #92]	; (1dc8 <Reset_Handler+0xe8>)
    1d6a:	7b98      	ldrb	r0, [r3, #14]
    1d6c:	2530      	movs	r5, #48	; 0x30
    1d6e:	43a8      	bics	r0, r5
    1d70:	0005      	movs	r5, r0
    1d72:	2020      	movs	r0, #32
    1d74:	4328      	orrs	r0, r5
    1d76:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1d78:	7b98      	ldrb	r0, [r3, #14]
    1d7a:	43b0      	bics	r0, r6
    1d7c:	4301      	orrs	r1, r0
    1d7e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1d80:	7b99      	ldrb	r1, [r3, #14]
    1d82:	43a1      	bics	r1, r4
    1d84:	430a      	orrs	r2, r1
    1d86:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    1d88:	4a10      	ldr	r2, [pc, #64]	; (1dcc <Reset_Handler+0xec>)
    1d8a:	6851      	ldr	r1, [r2, #4]
    1d8c:	2380      	movs	r3, #128	; 0x80
    1d8e:	430b      	orrs	r3, r1
    1d90:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    1d92:	4b0f      	ldr	r3, [pc, #60]	; (1dd0 <Reset_Handler+0xf0>)
    1d94:	4798      	blx	r3

        /* Branch to main function */
        main();
    1d96:	4b0f      	ldr	r3, [pc, #60]	; (1dd4 <Reset_Handler+0xf4>)
    1d98:	4798      	blx	r3
    1d9a:	e7fe      	b.n	1d9a <Reset_Handler+0xba>
    1d9c:	20000000 	.word	0x20000000
    1da0:	00003ca8 	.word	0x00003ca8
    1da4:	20000004 	.word	0x20000004
    1da8:	20000128 	.word	0x20000128
    1dac:	20000004 	.word	0x20000004
    1db0:	20000004 	.word	0x20000004
    1db4:	20000008 	.word	0x20000008
    1db8:	e000ed00 	.word	0xe000ed00
    1dbc:	00000000 	.word	0x00000000
    1dc0:	41007000 	.word	0x41007000
    1dc4:	41005000 	.word	0x41005000
    1dc8:	41004800 	.word	0x41004800
    1dcc:	41004000 	.word	0x41004000
    1dd0:	00003b19 	.word	0x00003b19
    1dd4:	00001e69 	.word	0x00001e69

00001dd8 <configure_OCTO_peripheral>:
    }
}


void configure_OCTO_peripheral()
{
    1dd8:	b570      	push	{r4, r5, r6, lr}
    1dda:	b08a      	sub	sp, #40	; 0x28
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1ddc:	2280      	movs	r2, #128	; 0x80
    1dde:	0212      	lsls	r2, r2, #8
    1de0:	4b16      	ldr	r3, [pc, #88]	; (1e3c <configure_OCTO_peripheral+0x64>)
    1de2:	615a      	str	r2, [r3, #20]
    // Led Green On
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_ACTIVE);
    
    // 
    configure_usart();
    1de4:	4b16      	ldr	r3, [pc, #88]	; (1e40 <configure_OCTO_peripheral+0x68>)
    1de6:	4798      	blx	r3
    configure_usart_callbacks();
    1de8:	4b16      	ldr	r3, [pc, #88]	; (1e44 <configure_OCTO_peripheral+0x6c>)
    1dea:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    1dec:	2201      	movs	r2, #1
    1dee:	4b16      	ldr	r3, [pc, #88]	; (1e48 <configure_OCTO_peripheral+0x70>)
    1df0:	701a      	strb	r2, [r3, #0]
    1df2:	f3bf 8f5f 	dmb	sy
    1df6:	b662      	cpsie	i
    // Enable global interrupts
    system_interrupt_enable_global();

// Debug USART - Header transmitting
#ifdef DBG_MODE
    uint8_t string[] = "\nOCTO Board - ";
    1df8:	a806      	add	r0, sp, #24
    1dfa:	4b14      	ldr	r3, [pc, #80]	; (1e4c <configure_OCTO_peripheral+0x74>)
    1dfc:	0002      	movs	r2, r0
    1dfe:	cb32      	ldmia	r3!, {r1, r4, r5}
    1e00:	c232      	stmia	r2!, {r1, r4, r5}
    1e02:	8819      	ldrh	r1, [r3, #0]
    1e04:	8011      	strh	r1, [r2, #0]
    1e06:	789b      	ldrb	r3, [r3, #2]
    1e08:	7093      	strb	r3, [r2, #2]
    dbg_usart_write(string);
    1e0a:	4c11      	ldr	r4, [pc, #68]	; (1e50 <configure_OCTO_peripheral+0x78>)
    1e0c:	47a0      	blx	r4
    uint8_t string_date[] = __DATE__;
    1e0e:	a803      	add	r0, sp, #12
    1e10:	4b10      	ldr	r3, [pc, #64]	; (1e54 <configure_OCTO_peripheral+0x7c>)
    1e12:	0002      	movs	r2, r0
    1e14:	cb62      	ldmia	r3!, {r1, r5, r6}
    1e16:	c262      	stmia	r2!, {r1, r5, r6}
    dbg_usart_write(string_date);
    1e18:	47a0      	blx	r4
    uint8_t string_time[] = __TIME__;
    1e1a:	4668      	mov	r0, sp
    1e1c:	4b0e      	ldr	r3, [pc, #56]	; (1e58 <configure_OCTO_peripheral+0x80>)
    1e1e:	466a      	mov	r2, sp
    1e20:	cb22      	ldmia	r3!, {r1, r5}
    1e22:	c222      	stmia	r2!, {r1, r5}
    1e24:	781b      	ldrb	r3, [r3, #0]
    1e26:	7013      	strb	r3, [r2, #0]
    dbg_usart_write(string_time);
    1e28:	47a0      	blx	r4
#endif
    
    // Configure IC device and enable
    configure_gas_gauge();
    1e2a:	4b0c      	ldr	r3, [pc, #48]	; (1e5c <configure_OCTO_peripheral+0x84>)
    1e2c:	4798      	blx	r3
    
    // Configure the DAC - LED stripe
    configure_dac();
    1e2e:	4b0c      	ldr	r3, [pc, #48]	; (1e60 <configure_OCTO_peripheral+0x88>)
    1e30:	4798      	blx	r3
    configure_dac_channel();
    1e32:	4b0c      	ldr	r3, [pc, #48]	; (1e64 <configure_OCTO_peripheral+0x8c>)
    1e34:	4798      	blx	r3
    1e36:	b00a      	add	sp, #40	; 0x28
    1e38:	bd70      	pop	{r4, r5, r6, pc}
    1e3a:	46c0      	nop			; (mov r8, r8)
    1e3c:	41004400 	.word	0x41004400
    1e40:	000002ad 	.word	0x000002ad
    1e44:	000003cd 	.word	0x000003cd
    1e48:	20000000 	.word	0x20000000
    1e4c:	00003be0 	.word	0x00003be0
    1e50:	00000401 	.word	0x00000401
    1e54:	00003bf0 	.word	0x00003bf0
    1e58:	00003bfc 	.word	0x00003bfc
    1e5c:	00000195 	.word	0x00000195
    1e60:	00000115 	.word	0x00000115
    1e64:	0000013d 	.word	0x0000013d

00001e68 <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    1e68:	b570      	push	{r4, r5, r6, lr}
	system_init();
    1e6a:	4b09      	ldr	r3, [pc, #36]	; (1e90 <main+0x28>)
    1e6c:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
    
    configure_OCTO_peripheral();
    1e6e:	4b09      	ldr	r3, [pc, #36]	; (1e94 <main+0x2c>)
    1e70:	4798      	blx	r3
    uint8_t led_bright = 0;
    
    //! [main_loop]
    while (true) {
        
        set_led_bright_percent(led_bright);
    1e72:	2000      	movs	r0, #0
    1e74:	4b08      	ldr	r3, [pc, #32]	; (1e98 <main+0x30>)
    1e76:	4798      	blx	r3
        
        if (++led_bright >= 99) 
    1e78:	2401      	movs	r4, #1
    uint8_t led_bright = 0;
    
    //! [main_loop]
    while (true) {
        
        set_led_bright_percent(led_bright);
    1e7a:	4d07      	ldr	r5, [pc, #28]	; (1e98 <main+0x30>)
        
        if (++led_bright >= 99) 
        {
            led_bright = 0;
    1e7c:	2600      	movs	r6, #0
    uint8_t led_bright = 0;
    
    //! [main_loop]
    while (true) {
        
        set_led_bright_percent(led_bright);
    1e7e:	0020      	movs	r0, r4
    1e80:	47a8      	blx	r5
        
        if (++led_bright >= 99) 
    1e82:	3401      	adds	r4, #1
    1e84:	b2e4      	uxtb	r4, r4
    1e86:	2c62      	cmp	r4, #98	; 0x62
    1e88:	d9f9      	bls.n	1e7e <main+0x16>
        {
            led_bright = 0;
    1e8a:	0034      	movs	r4, r6
    1e8c:	e7f7      	b.n	1e7e <main+0x16>
    1e8e:	46c0      	nop			; (mov r8, r8)
    1e90:	00001cb1 	.word	0x00001cb1
    1e94:	00001dd9 	.word	0x00001dd9
    1e98:	00000171 	.word	0x00000171

00001e9c <__aeabi_uidiv>:
    1e9c:	2200      	movs	r2, #0
    1e9e:	0843      	lsrs	r3, r0, #1
    1ea0:	428b      	cmp	r3, r1
    1ea2:	d374      	bcc.n	1f8e <__aeabi_uidiv+0xf2>
    1ea4:	0903      	lsrs	r3, r0, #4
    1ea6:	428b      	cmp	r3, r1
    1ea8:	d35f      	bcc.n	1f6a <__aeabi_uidiv+0xce>
    1eaa:	0a03      	lsrs	r3, r0, #8
    1eac:	428b      	cmp	r3, r1
    1eae:	d344      	bcc.n	1f3a <__aeabi_uidiv+0x9e>
    1eb0:	0b03      	lsrs	r3, r0, #12
    1eb2:	428b      	cmp	r3, r1
    1eb4:	d328      	bcc.n	1f08 <__aeabi_uidiv+0x6c>
    1eb6:	0c03      	lsrs	r3, r0, #16
    1eb8:	428b      	cmp	r3, r1
    1eba:	d30d      	bcc.n	1ed8 <__aeabi_uidiv+0x3c>
    1ebc:	22ff      	movs	r2, #255	; 0xff
    1ebe:	0209      	lsls	r1, r1, #8
    1ec0:	ba12      	rev	r2, r2
    1ec2:	0c03      	lsrs	r3, r0, #16
    1ec4:	428b      	cmp	r3, r1
    1ec6:	d302      	bcc.n	1ece <__aeabi_uidiv+0x32>
    1ec8:	1212      	asrs	r2, r2, #8
    1eca:	0209      	lsls	r1, r1, #8
    1ecc:	d065      	beq.n	1f9a <__aeabi_uidiv+0xfe>
    1ece:	0b03      	lsrs	r3, r0, #12
    1ed0:	428b      	cmp	r3, r1
    1ed2:	d319      	bcc.n	1f08 <__aeabi_uidiv+0x6c>
    1ed4:	e000      	b.n	1ed8 <__aeabi_uidiv+0x3c>
    1ed6:	0a09      	lsrs	r1, r1, #8
    1ed8:	0bc3      	lsrs	r3, r0, #15
    1eda:	428b      	cmp	r3, r1
    1edc:	d301      	bcc.n	1ee2 <__aeabi_uidiv+0x46>
    1ede:	03cb      	lsls	r3, r1, #15
    1ee0:	1ac0      	subs	r0, r0, r3
    1ee2:	4152      	adcs	r2, r2
    1ee4:	0b83      	lsrs	r3, r0, #14
    1ee6:	428b      	cmp	r3, r1
    1ee8:	d301      	bcc.n	1eee <__aeabi_uidiv+0x52>
    1eea:	038b      	lsls	r3, r1, #14
    1eec:	1ac0      	subs	r0, r0, r3
    1eee:	4152      	adcs	r2, r2
    1ef0:	0b43      	lsrs	r3, r0, #13
    1ef2:	428b      	cmp	r3, r1
    1ef4:	d301      	bcc.n	1efa <__aeabi_uidiv+0x5e>
    1ef6:	034b      	lsls	r3, r1, #13
    1ef8:	1ac0      	subs	r0, r0, r3
    1efa:	4152      	adcs	r2, r2
    1efc:	0b03      	lsrs	r3, r0, #12
    1efe:	428b      	cmp	r3, r1
    1f00:	d301      	bcc.n	1f06 <__aeabi_uidiv+0x6a>
    1f02:	030b      	lsls	r3, r1, #12
    1f04:	1ac0      	subs	r0, r0, r3
    1f06:	4152      	adcs	r2, r2
    1f08:	0ac3      	lsrs	r3, r0, #11
    1f0a:	428b      	cmp	r3, r1
    1f0c:	d301      	bcc.n	1f12 <__aeabi_uidiv+0x76>
    1f0e:	02cb      	lsls	r3, r1, #11
    1f10:	1ac0      	subs	r0, r0, r3
    1f12:	4152      	adcs	r2, r2
    1f14:	0a83      	lsrs	r3, r0, #10
    1f16:	428b      	cmp	r3, r1
    1f18:	d301      	bcc.n	1f1e <__aeabi_uidiv+0x82>
    1f1a:	028b      	lsls	r3, r1, #10
    1f1c:	1ac0      	subs	r0, r0, r3
    1f1e:	4152      	adcs	r2, r2
    1f20:	0a43      	lsrs	r3, r0, #9
    1f22:	428b      	cmp	r3, r1
    1f24:	d301      	bcc.n	1f2a <__aeabi_uidiv+0x8e>
    1f26:	024b      	lsls	r3, r1, #9
    1f28:	1ac0      	subs	r0, r0, r3
    1f2a:	4152      	adcs	r2, r2
    1f2c:	0a03      	lsrs	r3, r0, #8
    1f2e:	428b      	cmp	r3, r1
    1f30:	d301      	bcc.n	1f36 <__aeabi_uidiv+0x9a>
    1f32:	020b      	lsls	r3, r1, #8
    1f34:	1ac0      	subs	r0, r0, r3
    1f36:	4152      	adcs	r2, r2
    1f38:	d2cd      	bcs.n	1ed6 <__aeabi_uidiv+0x3a>
    1f3a:	09c3      	lsrs	r3, r0, #7
    1f3c:	428b      	cmp	r3, r1
    1f3e:	d301      	bcc.n	1f44 <__aeabi_uidiv+0xa8>
    1f40:	01cb      	lsls	r3, r1, #7
    1f42:	1ac0      	subs	r0, r0, r3
    1f44:	4152      	adcs	r2, r2
    1f46:	0983      	lsrs	r3, r0, #6
    1f48:	428b      	cmp	r3, r1
    1f4a:	d301      	bcc.n	1f50 <__aeabi_uidiv+0xb4>
    1f4c:	018b      	lsls	r3, r1, #6
    1f4e:	1ac0      	subs	r0, r0, r3
    1f50:	4152      	adcs	r2, r2
    1f52:	0943      	lsrs	r3, r0, #5
    1f54:	428b      	cmp	r3, r1
    1f56:	d301      	bcc.n	1f5c <__aeabi_uidiv+0xc0>
    1f58:	014b      	lsls	r3, r1, #5
    1f5a:	1ac0      	subs	r0, r0, r3
    1f5c:	4152      	adcs	r2, r2
    1f5e:	0903      	lsrs	r3, r0, #4
    1f60:	428b      	cmp	r3, r1
    1f62:	d301      	bcc.n	1f68 <__aeabi_uidiv+0xcc>
    1f64:	010b      	lsls	r3, r1, #4
    1f66:	1ac0      	subs	r0, r0, r3
    1f68:	4152      	adcs	r2, r2
    1f6a:	08c3      	lsrs	r3, r0, #3
    1f6c:	428b      	cmp	r3, r1
    1f6e:	d301      	bcc.n	1f74 <__aeabi_uidiv+0xd8>
    1f70:	00cb      	lsls	r3, r1, #3
    1f72:	1ac0      	subs	r0, r0, r3
    1f74:	4152      	adcs	r2, r2
    1f76:	0883      	lsrs	r3, r0, #2
    1f78:	428b      	cmp	r3, r1
    1f7a:	d301      	bcc.n	1f80 <__aeabi_uidiv+0xe4>
    1f7c:	008b      	lsls	r3, r1, #2
    1f7e:	1ac0      	subs	r0, r0, r3
    1f80:	4152      	adcs	r2, r2
    1f82:	0843      	lsrs	r3, r0, #1
    1f84:	428b      	cmp	r3, r1
    1f86:	d301      	bcc.n	1f8c <__aeabi_uidiv+0xf0>
    1f88:	004b      	lsls	r3, r1, #1
    1f8a:	1ac0      	subs	r0, r0, r3
    1f8c:	4152      	adcs	r2, r2
    1f8e:	1a41      	subs	r1, r0, r1
    1f90:	d200      	bcs.n	1f94 <__aeabi_uidiv+0xf8>
    1f92:	4601      	mov	r1, r0
    1f94:	4152      	adcs	r2, r2
    1f96:	4610      	mov	r0, r2
    1f98:	4770      	bx	lr
    1f9a:	e7ff      	b.n	1f9c <__aeabi_uidiv+0x100>
    1f9c:	b501      	push	{r0, lr}
    1f9e:	2000      	movs	r0, #0
    1fa0:	f000 f8f0 	bl	2184 <__aeabi_idiv0>
    1fa4:	bd02      	pop	{r1, pc}
    1fa6:	46c0      	nop			; (mov r8, r8)

00001fa8 <__aeabi_uidivmod>:
    1fa8:	2900      	cmp	r1, #0
    1faa:	d0f7      	beq.n	1f9c <__aeabi_uidiv+0x100>
    1fac:	e776      	b.n	1e9c <__aeabi_uidiv>
    1fae:	4770      	bx	lr

00001fb0 <__aeabi_idiv>:
    1fb0:	4603      	mov	r3, r0
    1fb2:	430b      	orrs	r3, r1
    1fb4:	d47f      	bmi.n	20b6 <STACK_SIZE+0xb6>
    1fb6:	2200      	movs	r2, #0
    1fb8:	0843      	lsrs	r3, r0, #1
    1fba:	428b      	cmp	r3, r1
    1fbc:	d374      	bcc.n	20a8 <STACK_SIZE+0xa8>
    1fbe:	0903      	lsrs	r3, r0, #4
    1fc0:	428b      	cmp	r3, r1
    1fc2:	d35f      	bcc.n	2084 <STACK_SIZE+0x84>
    1fc4:	0a03      	lsrs	r3, r0, #8
    1fc6:	428b      	cmp	r3, r1
    1fc8:	d344      	bcc.n	2054 <STACK_SIZE+0x54>
    1fca:	0b03      	lsrs	r3, r0, #12
    1fcc:	428b      	cmp	r3, r1
    1fce:	d328      	bcc.n	2022 <STACK_SIZE+0x22>
    1fd0:	0c03      	lsrs	r3, r0, #16
    1fd2:	428b      	cmp	r3, r1
    1fd4:	d30d      	bcc.n	1ff2 <__aeabi_idiv+0x42>
    1fd6:	22ff      	movs	r2, #255	; 0xff
    1fd8:	0209      	lsls	r1, r1, #8
    1fda:	ba12      	rev	r2, r2
    1fdc:	0c03      	lsrs	r3, r0, #16
    1fde:	428b      	cmp	r3, r1
    1fe0:	d302      	bcc.n	1fe8 <__aeabi_idiv+0x38>
    1fe2:	1212      	asrs	r2, r2, #8
    1fe4:	0209      	lsls	r1, r1, #8
    1fe6:	d065      	beq.n	20b4 <STACK_SIZE+0xb4>
    1fe8:	0b03      	lsrs	r3, r0, #12
    1fea:	428b      	cmp	r3, r1
    1fec:	d319      	bcc.n	2022 <STACK_SIZE+0x22>
    1fee:	e000      	b.n	1ff2 <__aeabi_idiv+0x42>
    1ff0:	0a09      	lsrs	r1, r1, #8
    1ff2:	0bc3      	lsrs	r3, r0, #15
    1ff4:	428b      	cmp	r3, r1
    1ff6:	d301      	bcc.n	1ffc <__aeabi_idiv+0x4c>
    1ff8:	03cb      	lsls	r3, r1, #15
    1ffa:	1ac0      	subs	r0, r0, r3
    1ffc:	4152      	adcs	r2, r2
    1ffe:	0b83      	lsrs	r3, r0, #14
    2000:	428b      	cmp	r3, r1
    2002:	d301      	bcc.n	2008 <STACK_SIZE+0x8>
    2004:	038b      	lsls	r3, r1, #14
    2006:	1ac0      	subs	r0, r0, r3
    2008:	4152      	adcs	r2, r2
    200a:	0b43      	lsrs	r3, r0, #13
    200c:	428b      	cmp	r3, r1
    200e:	d301      	bcc.n	2014 <STACK_SIZE+0x14>
    2010:	034b      	lsls	r3, r1, #13
    2012:	1ac0      	subs	r0, r0, r3
    2014:	4152      	adcs	r2, r2
    2016:	0b03      	lsrs	r3, r0, #12
    2018:	428b      	cmp	r3, r1
    201a:	d301      	bcc.n	2020 <STACK_SIZE+0x20>
    201c:	030b      	lsls	r3, r1, #12
    201e:	1ac0      	subs	r0, r0, r3
    2020:	4152      	adcs	r2, r2
    2022:	0ac3      	lsrs	r3, r0, #11
    2024:	428b      	cmp	r3, r1
    2026:	d301      	bcc.n	202c <STACK_SIZE+0x2c>
    2028:	02cb      	lsls	r3, r1, #11
    202a:	1ac0      	subs	r0, r0, r3
    202c:	4152      	adcs	r2, r2
    202e:	0a83      	lsrs	r3, r0, #10
    2030:	428b      	cmp	r3, r1
    2032:	d301      	bcc.n	2038 <STACK_SIZE+0x38>
    2034:	028b      	lsls	r3, r1, #10
    2036:	1ac0      	subs	r0, r0, r3
    2038:	4152      	adcs	r2, r2
    203a:	0a43      	lsrs	r3, r0, #9
    203c:	428b      	cmp	r3, r1
    203e:	d301      	bcc.n	2044 <STACK_SIZE+0x44>
    2040:	024b      	lsls	r3, r1, #9
    2042:	1ac0      	subs	r0, r0, r3
    2044:	4152      	adcs	r2, r2
    2046:	0a03      	lsrs	r3, r0, #8
    2048:	428b      	cmp	r3, r1
    204a:	d301      	bcc.n	2050 <STACK_SIZE+0x50>
    204c:	020b      	lsls	r3, r1, #8
    204e:	1ac0      	subs	r0, r0, r3
    2050:	4152      	adcs	r2, r2
    2052:	d2cd      	bcs.n	1ff0 <__aeabi_idiv+0x40>
    2054:	09c3      	lsrs	r3, r0, #7
    2056:	428b      	cmp	r3, r1
    2058:	d301      	bcc.n	205e <STACK_SIZE+0x5e>
    205a:	01cb      	lsls	r3, r1, #7
    205c:	1ac0      	subs	r0, r0, r3
    205e:	4152      	adcs	r2, r2
    2060:	0983      	lsrs	r3, r0, #6
    2062:	428b      	cmp	r3, r1
    2064:	d301      	bcc.n	206a <STACK_SIZE+0x6a>
    2066:	018b      	lsls	r3, r1, #6
    2068:	1ac0      	subs	r0, r0, r3
    206a:	4152      	adcs	r2, r2
    206c:	0943      	lsrs	r3, r0, #5
    206e:	428b      	cmp	r3, r1
    2070:	d301      	bcc.n	2076 <STACK_SIZE+0x76>
    2072:	014b      	lsls	r3, r1, #5
    2074:	1ac0      	subs	r0, r0, r3
    2076:	4152      	adcs	r2, r2
    2078:	0903      	lsrs	r3, r0, #4
    207a:	428b      	cmp	r3, r1
    207c:	d301      	bcc.n	2082 <STACK_SIZE+0x82>
    207e:	010b      	lsls	r3, r1, #4
    2080:	1ac0      	subs	r0, r0, r3
    2082:	4152      	adcs	r2, r2
    2084:	08c3      	lsrs	r3, r0, #3
    2086:	428b      	cmp	r3, r1
    2088:	d301      	bcc.n	208e <STACK_SIZE+0x8e>
    208a:	00cb      	lsls	r3, r1, #3
    208c:	1ac0      	subs	r0, r0, r3
    208e:	4152      	adcs	r2, r2
    2090:	0883      	lsrs	r3, r0, #2
    2092:	428b      	cmp	r3, r1
    2094:	d301      	bcc.n	209a <STACK_SIZE+0x9a>
    2096:	008b      	lsls	r3, r1, #2
    2098:	1ac0      	subs	r0, r0, r3
    209a:	4152      	adcs	r2, r2
    209c:	0843      	lsrs	r3, r0, #1
    209e:	428b      	cmp	r3, r1
    20a0:	d301      	bcc.n	20a6 <STACK_SIZE+0xa6>
    20a2:	004b      	lsls	r3, r1, #1
    20a4:	1ac0      	subs	r0, r0, r3
    20a6:	4152      	adcs	r2, r2
    20a8:	1a41      	subs	r1, r0, r1
    20aa:	d200      	bcs.n	20ae <STACK_SIZE+0xae>
    20ac:	4601      	mov	r1, r0
    20ae:	4152      	adcs	r2, r2
    20b0:	4610      	mov	r0, r2
    20b2:	4770      	bx	lr
    20b4:	e05d      	b.n	2172 <STACK_SIZE+0x172>
    20b6:	0fca      	lsrs	r2, r1, #31
    20b8:	d000      	beq.n	20bc <STACK_SIZE+0xbc>
    20ba:	4249      	negs	r1, r1
    20bc:	1003      	asrs	r3, r0, #32
    20be:	d300      	bcc.n	20c2 <STACK_SIZE+0xc2>
    20c0:	4240      	negs	r0, r0
    20c2:	4053      	eors	r3, r2
    20c4:	2200      	movs	r2, #0
    20c6:	469c      	mov	ip, r3
    20c8:	0903      	lsrs	r3, r0, #4
    20ca:	428b      	cmp	r3, r1
    20cc:	d32d      	bcc.n	212a <STACK_SIZE+0x12a>
    20ce:	0a03      	lsrs	r3, r0, #8
    20d0:	428b      	cmp	r3, r1
    20d2:	d312      	bcc.n	20fa <STACK_SIZE+0xfa>
    20d4:	22fc      	movs	r2, #252	; 0xfc
    20d6:	0189      	lsls	r1, r1, #6
    20d8:	ba12      	rev	r2, r2
    20da:	0a03      	lsrs	r3, r0, #8
    20dc:	428b      	cmp	r3, r1
    20de:	d30c      	bcc.n	20fa <STACK_SIZE+0xfa>
    20e0:	0189      	lsls	r1, r1, #6
    20e2:	1192      	asrs	r2, r2, #6
    20e4:	428b      	cmp	r3, r1
    20e6:	d308      	bcc.n	20fa <STACK_SIZE+0xfa>
    20e8:	0189      	lsls	r1, r1, #6
    20ea:	1192      	asrs	r2, r2, #6
    20ec:	428b      	cmp	r3, r1
    20ee:	d304      	bcc.n	20fa <STACK_SIZE+0xfa>
    20f0:	0189      	lsls	r1, r1, #6
    20f2:	d03a      	beq.n	216a <STACK_SIZE+0x16a>
    20f4:	1192      	asrs	r2, r2, #6
    20f6:	e000      	b.n	20fa <STACK_SIZE+0xfa>
    20f8:	0989      	lsrs	r1, r1, #6
    20fa:	09c3      	lsrs	r3, r0, #7
    20fc:	428b      	cmp	r3, r1
    20fe:	d301      	bcc.n	2104 <STACK_SIZE+0x104>
    2100:	01cb      	lsls	r3, r1, #7
    2102:	1ac0      	subs	r0, r0, r3
    2104:	4152      	adcs	r2, r2
    2106:	0983      	lsrs	r3, r0, #6
    2108:	428b      	cmp	r3, r1
    210a:	d301      	bcc.n	2110 <STACK_SIZE+0x110>
    210c:	018b      	lsls	r3, r1, #6
    210e:	1ac0      	subs	r0, r0, r3
    2110:	4152      	adcs	r2, r2
    2112:	0943      	lsrs	r3, r0, #5
    2114:	428b      	cmp	r3, r1
    2116:	d301      	bcc.n	211c <STACK_SIZE+0x11c>
    2118:	014b      	lsls	r3, r1, #5
    211a:	1ac0      	subs	r0, r0, r3
    211c:	4152      	adcs	r2, r2
    211e:	0903      	lsrs	r3, r0, #4
    2120:	428b      	cmp	r3, r1
    2122:	d301      	bcc.n	2128 <STACK_SIZE+0x128>
    2124:	010b      	lsls	r3, r1, #4
    2126:	1ac0      	subs	r0, r0, r3
    2128:	4152      	adcs	r2, r2
    212a:	08c3      	lsrs	r3, r0, #3
    212c:	428b      	cmp	r3, r1
    212e:	d301      	bcc.n	2134 <STACK_SIZE+0x134>
    2130:	00cb      	lsls	r3, r1, #3
    2132:	1ac0      	subs	r0, r0, r3
    2134:	4152      	adcs	r2, r2
    2136:	0883      	lsrs	r3, r0, #2
    2138:	428b      	cmp	r3, r1
    213a:	d301      	bcc.n	2140 <STACK_SIZE+0x140>
    213c:	008b      	lsls	r3, r1, #2
    213e:	1ac0      	subs	r0, r0, r3
    2140:	4152      	adcs	r2, r2
    2142:	d2d9      	bcs.n	20f8 <STACK_SIZE+0xf8>
    2144:	0843      	lsrs	r3, r0, #1
    2146:	428b      	cmp	r3, r1
    2148:	d301      	bcc.n	214e <STACK_SIZE+0x14e>
    214a:	004b      	lsls	r3, r1, #1
    214c:	1ac0      	subs	r0, r0, r3
    214e:	4152      	adcs	r2, r2
    2150:	1a41      	subs	r1, r0, r1
    2152:	d200      	bcs.n	2156 <STACK_SIZE+0x156>
    2154:	4601      	mov	r1, r0
    2156:	4663      	mov	r3, ip
    2158:	4152      	adcs	r2, r2
    215a:	105b      	asrs	r3, r3, #1
    215c:	4610      	mov	r0, r2
    215e:	d301      	bcc.n	2164 <STACK_SIZE+0x164>
    2160:	4240      	negs	r0, r0
    2162:	2b00      	cmp	r3, #0
    2164:	d500      	bpl.n	2168 <STACK_SIZE+0x168>
    2166:	4249      	negs	r1, r1
    2168:	4770      	bx	lr
    216a:	4663      	mov	r3, ip
    216c:	105b      	asrs	r3, r3, #1
    216e:	d300      	bcc.n	2172 <STACK_SIZE+0x172>
    2170:	4240      	negs	r0, r0
    2172:	b501      	push	{r0, lr}
    2174:	2000      	movs	r0, #0
    2176:	f000 f805 	bl	2184 <__aeabi_idiv0>
    217a:	bd02      	pop	{r1, pc}

0000217c <__aeabi_idivmod>:
    217c:	2900      	cmp	r1, #0
    217e:	d0f8      	beq.n	2172 <STACK_SIZE+0x172>
    2180:	e716      	b.n	1fb0 <__aeabi_idiv>
    2182:	4770      	bx	lr

00002184 <__aeabi_idiv0>:
    2184:	4770      	bx	lr
    2186:	46c0      	nop			; (mov r8, r8)

00002188 <__aeabi_lmul>:
    2188:	b5f0      	push	{r4, r5, r6, r7, lr}
    218a:	464f      	mov	r7, r9
    218c:	4646      	mov	r6, r8
    218e:	b4c0      	push	{r6, r7}
    2190:	0416      	lsls	r6, r2, #16
    2192:	0c36      	lsrs	r6, r6, #16
    2194:	4699      	mov	r9, r3
    2196:	0033      	movs	r3, r6
    2198:	0405      	lsls	r5, r0, #16
    219a:	0c2c      	lsrs	r4, r5, #16
    219c:	0c07      	lsrs	r7, r0, #16
    219e:	0c15      	lsrs	r5, r2, #16
    21a0:	4363      	muls	r3, r4
    21a2:	437e      	muls	r6, r7
    21a4:	436f      	muls	r7, r5
    21a6:	4365      	muls	r5, r4
    21a8:	0c1c      	lsrs	r4, r3, #16
    21aa:	19ad      	adds	r5, r5, r6
    21ac:	1964      	adds	r4, r4, r5
    21ae:	469c      	mov	ip, r3
    21b0:	42a6      	cmp	r6, r4
    21b2:	d903      	bls.n	21bc <__aeabi_lmul+0x34>
    21b4:	2380      	movs	r3, #128	; 0x80
    21b6:	025b      	lsls	r3, r3, #9
    21b8:	4698      	mov	r8, r3
    21ba:	4447      	add	r7, r8
    21bc:	4663      	mov	r3, ip
    21be:	0c25      	lsrs	r5, r4, #16
    21c0:	19ef      	adds	r7, r5, r7
    21c2:	041d      	lsls	r5, r3, #16
    21c4:	464b      	mov	r3, r9
    21c6:	434a      	muls	r2, r1
    21c8:	4343      	muls	r3, r0
    21ca:	0c2d      	lsrs	r5, r5, #16
    21cc:	0424      	lsls	r4, r4, #16
    21ce:	1964      	adds	r4, r4, r5
    21d0:	1899      	adds	r1, r3, r2
    21d2:	19c9      	adds	r1, r1, r7
    21d4:	0020      	movs	r0, r4
    21d6:	bc0c      	pop	{r2, r3}
    21d8:	4690      	mov	r8, r2
    21da:	4699      	mov	r9, r3
    21dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21de:	46c0      	nop			; (mov r8, r8)

000021e0 <__aeabi_dadd>:
    21e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    21e2:	4656      	mov	r6, sl
    21e4:	465f      	mov	r7, fp
    21e6:	464d      	mov	r5, r9
    21e8:	4644      	mov	r4, r8
    21ea:	b4f0      	push	{r4, r5, r6, r7}
    21ec:	000f      	movs	r7, r1
    21ee:	0ffd      	lsrs	r5, r7, #31
    21f0:	46aa      	mov	sl, r5
    21f2:	0309      	lsls	r1, r1, #12
    21f4:	007c      	lsls	r4, r7, #1
    21f6:	002e      	movs	r6, r5
    21f8:	005f      	lsls	r7, r3, #1
    21fa:	0f45      	lsrs	r5, r0, #29
    21fc:	0a49      	lsrs	r1, r1, #9
    21fe:	0d7f      	lsrs	r7, r7, #21
    2200:	4329      	orrs	r1, r5
    2202:	00c5      	lsls	r5, r0, #3
    2204:	0318      	lsls	r0, r3, #12
    2206:	46bc      	mov	ip, r7
    2208:	0a40      	lsrs	r0, r0, #9
    220a:	0f57      	lsrs	r7, r2, #29
    220c:	0d64      	lsrs	r4, r4, #21
    220e:	0fdb      	lsrs	r3, r3, #31
    2210:	4338      	orrs	r0, r7
    2212:	00d2      	lsls	r2, r2, #3
    2214:	459a      	cmp	sl, r3
    2216:	d100      	bne.n	221a <__aeabi_dadd+0x3a>
    2218:	e0aa      	b.n	2370 <__aeabi_dadd+0x190>
    221a:	4666      	mov	r6, ip
    221c:	1ba6      	subs	r6, r4, r6
    221e:	2e00      	cmp	r6, #0
    2220:	dc00      	bgt.n	2224 <__aeabi_dadd+0x44>
    2222:	e0ff      	b.n	2424 <__aeabi_dadd+0x244>
    2224:	4663      	mov	r3, ip
    2226:	2b00      	cmp	r3, #0
    2228:	d139      	bne.n	229e <__aeabi_dadd+0xbe>
    222a:	0003      	movs	r3, r0
    222c:	4313      	orrs	r3, r2
    222e:	d000      	beq.n	2232 <__aeabi_dadd+0x52>
    2230:	e0d9      	b.n	23e6 <__aeabi_dadd+0x206>
    2232:	076b      	lsls	r3, r5, #29
    2234:	d009      	beq.n	224a <__aeabi_dadd+0x6a>
    2236:	230f      	movs	r3, #15
    2238:	402b      	ands	r3, r5
    223a:	2b04      	cmp	r3, #4
    223c:	d005      	beq.n	224a <__aeabi_dadd+0x6a>
    223e:	1d2b      	adds	r3, r5, #4
    2240:	42ab      	cmp	r3, r5
    2242:	41ad      	sbcs	r5, r5
    2244:	426d      	negs	r5, r5
    2246:	1949      	adds	r1, r1, r5
    2248:	001d      	movs	r5, r3
    224a:	020b      	lsls	r3, r1, #8
    224c:	d400      	bmi.n	2250 <__aeabi_dadd+0x70>
    224e:	e082      	b.n	2356 <__aeabi_dadd+0x176>
    2250:	4bca      	ldr	r3, [pc, #808]	; (257c <__aeabi_dadd+0x39c>)
    2252:	3401      	adds	r4, #1
    2254:	429c      	cmp	r4, r3
    2256:	d100      	bne.n	225a <__aeabi_dadd+0x7a>
    2258:	e0fe      	b.n	2458 <__aeabi_dadd+0x278>
    225a:	000a      	movs	r2, r1
    225c:	4656      	mov	r6, sl
    225e:	4bc8      	ldr	r3, [pc, #800]	; (2580 <__aeabi_dadd+0x3a0>)
    2260:	08ed      	lsrs	r5, r5, #3
    2262:	401a      	ands	r2, r3
    2264:	0750      	lsls	r0, r2, #29
    2266:	0564      	lsls	r4, r4, #21
    2268:	0252      	lsls	r2, r2, #9
    226a:	4305      	orrs	r5, r0
    226c:	0b12      	lsrs	r2, r2, #12
    226e:	0d64      	lsrs	r4, r4, #21
    2270:	2100      	movs	r1, #0
    2272:	0312      	lsls	r2, r2, #12
    2274:	0d0b      	lsrs	r3, r1, #20
    2276:	051b      	lsls	r3, r3, #20
    2278:	0564      	lsls	r4, r4, #21
    227a:	0b12      	lsrs	r2, r2, #12
    227c:	431a      	orrs	r2, r3
    227e:	0863      	lsrs	r3, r4, #1
    2280:	4cc0      	ldr	r4, [pc, #768]	; (2584 <__aeabi_dadd+0x3a4>)
    2282:	07f6      	lsls	r6, r6, #31
    2284:	4014      	ands	r4, r2
    2286:	431c      	orrs	r4, r3
    2288:	0064      	lsls	r4, r4, #1
    228a:	0864      	lsrs	r4, r4, #1
    228c:	4334      	orrs	r4, r6
    228e:	0028      	movs	r0, r5
    2290:	0021      	movs	r1, r4
    2292:	bc3c      	pop	{r2, r3, r4, r5}
    2294:	4690      	mov	r8, r2
    2296:	4699      	mov	r9, r3
    2298:	46a2      	mov	sl, r4
    229a:	46ab      	mov	fp, r5
    229c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    229e:	4bb7      	ldr	r3, [pc, #732]	; (257c <__aeabi_dadd+0x39c>)
    22a0:	429c      	cmp	r4, r3
    22a2:	d0c6      	beq.n	2232 <__aeabi_dadd+0x52>
    22a4:	2380      	movs	r3, #128	; 0x80
    22a6:	041b      	lsls	r3, r3, #16
    22a8:	4318      	orrs	r0, r3
    22aa:	2e38      	cmp	r6, #56	; 0x38
    22ac:	dd00      	ble.n	22b0 <__aeabi_dadd+0xd0>
    22ae:	e0eb      	b.n	2488 <__aeabi_dadd+0x2a8>
    22b0:	2e1f      	cmp	r6, #31
    22b2:	dd00      	ble.n	22b6 <__aeabi_dadd+0xd6>
    22b4:	e11e      	b.n	24f4 <__aeabi_dadd+0x314>
    22b6:	2320      	movs	r3, #32
    22b8:	1b9b      	subs	r3, r3, r6
    22ba:	469c      	mov	ip, r3
    22bc:	0003      	movs	r3, r0
    22be:	4667      	mov	r7, ip
    22c0:	40bb      	lsls	r3, r7
    22c2:	4698      	mov	r8, r3
    22c4:	0013      	movs	r3, r2
    22c6:	4647      	mov	r7, r8
    22c8:	40f3      	lsrs	r3, r6
    22ca:	433b      	orrs	r3, r7
    22cc:	4667      	mov	r7, ip
    22ce:	40ba      	lsls	r2, r7
    22d0:	1e57      	subs	r7, r2, #1
    22d2:	41ba      	sbcs	r2, r7
    22d4:	4313      	orrs	r3, r2
    22d6:	0002      	movs	r2, r0
    22d8:	40f2      	lsrs	r2, r6
    22da:	1aeb      	subs	r3, r5, r3
    22dc:	429d      	cmp	r5, r3
    22de:	41b6      	sbcs	r6, r6
    22e0:	001d      	movs	r5, r3
    22e2:	1a8a      	subs	r2, r1, r2
    22e4:	4276      	negs	r6, r6
    22e6:	1b91      	subs	r1, r2, r6
    22e8:	020b      	lsls	r3, r1, #8
    22ea:	d531      	bpl.n	2350 <__aeabi_dadd+0x170>
    22ec:	024a      	lsls	r2, r1, #9
    22ee:	0a56      	lsrs	r6, r2, #9
    22f0:	2e00      	cmp	r6, #0
    22f2:	d100      	bne.n	22f6 <__aeabi_dadd+0x116>
    22f4:	e0b4      	b.n	2460 <__aeabi_dadd+0x280>
    22f6:	0030      	movs	r0, r6
    22f8:	f001 fbf0 	bl	3adc <__clzsi2>
    22fc:	0003      	movs	r3, r0
    22fe:	3b08      	subs	r3, #8
    2300:	2b1f      	cmp	r3, #31
    2302:	dd00      	ble.n	2306 <__aeabi_dadd+0x126>
    2304:	e0b5      	b.n	2472 <__aeabi_dadd+0x292>
    2306:	2220      	movs	r2, #32
    2308:	0029      	movs	r1, r5
    230a:	1ad2      	subs	r2, r2, r3
    230c:	40d1      	lsrs	r1, r2
    230e:	409e      	lsls	r6, r3
    2310:	000a      	movs	r2, r1
    2312:	409d      	lsls	r5, r3
    2314:	4332      	orrs	r2, r6
    2316:	429c      	cmp	r4, r3
    2318:	dd00      	ble.n	231c <__aeabi_dadd+0x13c>
    231a:	e0b1      	b.n	2480 <__aeabi_dadd+0x2a0>
    231c:	1b1c      	subs	r4, r3, r4
    231e:	1c63      	adds	r3, r4, #1
    2320:	2b1f      	cmp	r3, #31
    2322:	dd00      	ble.n	2326 <__aeabi_dadd+0x146>
    2324:	e0d5      	b.n	24d2 <__aeabi_dadd+0x2f2>
    2326:	2120      	movs	r1, #32
    2328:	0014      	movs	r4, r2
    232a:	0028      	movs	r0, r5
    232c:	1ac9      	subs	r1, r1, r3
    232e:	408c      	lsls	r4, r1
    2330:	40d8      	lsrs	r0, r3
    2332:	408d      	lsls	r5, r1
    2334:	4304      	orrs	r4, r0
    2336:	40da      	lsrs	r2, r3
    2338:	1e68      	subs	r0, r5, #1
    233a:	4185      	sbcs	r5, r0
    233c:	0011      	movs	r1, r2
    233e:	4325      	orrs	r5, r4
    2340:	2400      	movs	r4, #0
    2342:	e776      	b.n	2232 <__aeabi_dadd+0x52>
    2344:	4641      	mov	r1, r8
    2346:	4331      	orrs	r1, r6
    2348:	d100      	bne.n	234c <__aeabi_dadd+0x16c>
    234a:	e234      	b.n	27b6 <__aeabi_dadd+0x5d6>
    234c:	0031      	movs	r1, r6
    234e:	4645      	mov	r5, r8
    2350:	076b      	lsls	r3, r5, #29
    2352:	d000      	beq.n	2356 <__aeabi_dadd+0x176>
    2354:	e76f      	b.n	2236 <__aeabi_dadd+0x56>
    2356:	4656      	mov	r6, sl
    2358:	0748      	lsls	r0, r1, #29
    235a:	08ed      	lsrs	r5, r5, #3
    235c:	08c9      	lsrs	r1, r1, #3
    235e:	4305      	orrs	r5, r0
    2360:	4b86      	ldr	r3, [pc, #536]	; (257c <__aeabi_dadd+0x39c>)
    2362:	429c      	cmp	r4, r3
    2364:	d035      	beq.n	23d2 <__aeabi_dadd+0x1f2>
    2366:	030a      	lsls	r2, r1, #12
    2368:	0564      	lsls	r4, r4, #21
    236a:	0b12      	lsrs	r2, r2, #12
    236c:	0d64      	lsrs	r4, r4, #21
    236e:	e77f      	b.n	2270 <__aeabi_dadd+0x90>
    2370:	4663      	mov	r3, ip
    2372:	1ae3      	subs	r3, r4, r3
    2374:	469b      	mov	fp, r3
    2376:	2b00      	cmp	r3, #0
    2378:	dc00      	bgt.n	237c <__aeabi_dadd+0x19c>
    237a:	e08b      	b.n	2494 <__aeabi_dadd+0x2b4>
    237c:	4667      	mov	r7, ip
    237e:	2f00      	cmp	r7, #0
    2380:	d03c      	beq.n	23fc <__aeabi_dadd+0x21c>
    2382:	4f7e      	ldr	r7, [pc, #504]	; (257c <__aeabi_dadd+0x39c>)
    2384:	42bc      	cmp	r4, r7
    2386:	d100      	bne.n	238a <__aeabi_dadd+0x1aa>
    2388:	e753      	b.n	2232 <__aeabi_dadd+0x52>
    238a:	2780      	movs	r7, #128	; 0x80
    238c:	043f      	lsls	r7, r7, #16
    238e:	4338      	orrs	r0, r7
    2390:	465b      	mov	r3, fp
    2392:	2b38      	cmp	r3, #56	; 0x38
    2394:	dc00      	bgt.n	2398 <__aeabi_dadd+0x1b8>
    2396:	e0f7      	b.n	2588 <__aeabi_dadd+0x3a8>
    2398:	4302      	orrs	r2, r0
    239a:	1e50      	subs	r0, r2, #1
    239c:	4182      	sbcs	r2, r0
    239e:	2000      	movs	r0, #0
    23a0:	b2d2      	uxtb	r2, r2
    23a2:	1953      	adds	r3, r2, r5
    23a4:	1842      	adds	r2, r0, r1
    23a6:	42ab      	cmp	r3, r5
    23a8:	4189      	sbcs	r1, r1
    23aa:	001d      	movs	r5, r3
    23ac:	4249      	negs	r1, r1
    23ae:	1889      	adds	r1, r1, r2
    23b0:	020b      	lsls	r3, r1, #8
    23b2:	d5cd      	bpl.n	2350 <__aeabi_dadd+0x170>
    23b4:	4b71      	ldr	r3, [pc, #452]	; (257c <__aeabi_dadd+0x39c>)
    23b6:	3401      	adds	r4, #1
    23b8:	429c      	cmp	r4, r3
    23ba:	d100      	bne.n	23be <__aeabi_dadd+0x1de>
    23bc:	e13d      	b.n	263a <__aeabi_dadd+0x45a>
    23be:	2001      	movs	r0, #1
    23c0:	4a6f      	ldr	r2, [pc, #444]	; (2580 <__aeabi_dadd+0x3a0>)
    23c2:	086b      	lsrs	r3, r5, #1
    23c4:	400a      	ands	r2, r1
    23c6:	4028      	ands	r0, r5
    23c8:	4318      	orrs	r0, r3
    23ca:	07d5      	lsls	r5, r2, #31
    23cc:	4305      	orrs	r5, r0
    23ce:	0851      	lsrs	r1, r2, #1
    23d0:	e72f      	b.n	2232 <__aeabi_dadd+0x52>
    23d2:	002b      	movs	r3, r5
    23d4:	430b      	orrs	r3, r1
    23d6:	d100      	bne.n	23da <__aeabi_dadd+0x1fa>
    23d8:	e1cb      	b.n	2772 <__aeabi_dadd+0x592>
    23da:	2380      	movs	r3, #128	; 0x80
    23dc:	031b      	lsls	r3, r3, #12
    23de:	430b      	orrs	r3, r1
    23e0:	031a      	lsls	r2, r3, #12
    23e2:	0b12      	lsrs	r2, r2, #12
    23e4:	e744      	b.n	2270 <__aeabi_dadd+0x90>
    23e6:	3e01      	subs	r6, #1
    23e8:	2e00      	cmp	r6, #0
    23ea:	d16d      	bne.n	24c8 <__aeabi_dadd+0x2e8>
    23ec:	1aae      	subs	r6, r5, r2
    23ee:	42b5      	cmp	r5, r6
    23f0:	419b      	sbcs	r3, r3
    23f2:	1a09      	subs	r1, r1, r0
    23f4:	425b      	negs	r3, r3
    23f6:	1ac9      	subs	r1, r1, r3
    23f8:	0035      	movs	r5, r6
    23fa:	e775      	b.n	22e8 <__aeabi_dadd+0x108>
    23fc:	0007      	movs	r7, r0
    23fe:	4317      	orrs	r7, r2
    2400:	d100      	bne.n	2404 <__aeabi_dadd+0x224>
    2402:	e716      	b.n	2232 <__aeabi_dadd+0x52>
    2404:	2301      	movs	r3, #1
    2406:	425b      	negs	r3, r3
    2408:	469c      	mov	ip, r3
    240a:	44e3      	add	fp, ip
    240c:	465b      	mov	r3, fp
    240e:	2b00      	cmp	r3, #0
    2410:	d000      	beq.n	2414 <__aeabi_dadd+0x234>
    2412:	e0e0      	b.n	25d6 <__aeabi_dadd+0x3f6>
    2414:	18aa      	adds	r2, r5, r2
    2416:	42aa      	cmp	r2, r5
    2418:	419b      	sbcs	r3, r3
    241a:	1809      	adds	r1, r1, r0
    241c:	425b      	negs	r3, r3
    241e:	1859      	adds	r1, r3, r1
    2420:	0015      	movs	r5, r2
    2422:	e7c5      	b.n	23b0 <__aeabi_dadd+0x1d0>
    2424:	2e00      	cmp	r6, #0
    2426:	d175      	bne.n	2514 <__aeabi_dadd+0x334>
    2428:	1c66      	adds	r6, r4, #1
    242a:	0576      	lsls	r6, r6, #21
    242c:	0d76      	lsrs	r6, r6, #21
    242e:	2e01      	cmp	r6, #1
    2430:	dc00      	bgt.n	2434 <__aeabi_dadd+0x254>
    2432:	e0f3      	b.n	261c <__aeabi_dadd+0x43c>
    2434:	1aae      	subs	r6, r5, r2
    2436:	46b0      	mov	r8, r6
    2438:	4545      	cmp	r5, r8
    243a:	41bf      	sbcs	r7, r7
    243c:	1a0e      	subs	r6, r1, r0
    243e:	427f      	negs	r7, r7
    2440:	1bf6      	subs	r6, r6, r7
    2442:	0237      	lsls	r7, r6, #8
    2444:	d400      	bmi.n	2448 <__aeabi_dadd+0x268>
    2446:	e08f      	b.n	2568 <__aeabi_dadd+0x388>
    2448:	1b55      	subs	r5, r2, r5
    244a:	42aa      	cmp	r2, r5
    244c:	41b6      	sbcs	r6, r6
    244e:	1a41      	subs	r1, r0, r1
    2450:	4276      	negs	r6, r6
    2452:	1b8e      	subs	r6, r1, r6
    2454:	469a      	mov	sl, r3
    2456:	e74b      	b.n	22f0 <__aeabi_dadd+0x110>
    2458:	4656      	mov	r6, sl
    245a:	2200      	movs	r2, #0
    245c:	2500      	movs	r5, #0
    245e:	e707      	b.n	2270 <__aeabi_dadd+0x90>
    2460:	0028      	movs	r0, r5
    2462:	f001 fb3b 	bl	3adc <__clzsi2>
    2466:	3020      	adds	r0, #32
    2468:	0003      	movs	r3, r0
    246a:	3b08      	subs	r3, #8
    246c:	2b1f      	cmp	r3, #31
    246e:	dc00      	bgt.n	2472 <__aeabi_dadd+0x292>
    2470:	e749      	b.n	2306 <__aeabi_dadd+0x126>
    2472:	002a      	movs	r2, r5
    2474:	3828      	subs	r0, #40	; 0x28
    2476:	4082      	lsls	r2, r0
    2478:	2500      	movs	r5, #0
    247a:	429c      	cmp	r4, r3
    247c:	dc00      	bgt.n	2480 <__aeabi_dadd+0x2a0>
    247e:	e74d      	b.n	231c <__aeabi_dadd+0x13c>
    2480:	493f      	ldr	r1, [pc, #252]	; (2580 <__aeabi_dadd+0x3a0>)
    2482:	1ae4      	subs	r4, r4, r3
    2484:	4011      	ands	r1, r2
    2486:	e6d4      	b.n	2232 <__aeabi_dadd+0x52>
    2488:	4302      	orrs	r2, r0
    248a:	1e50      	subs	r0, r2, #1
    248c:	4182      	sbcs	r2, r0
    248e:	b2d3      	uxtb	r3, r2
    2490:	2200      	movs	r2, #0
    2492:	e722      	b.n	22da <__aeabi_dadd+0xfa>
    2494:	2b00      	cmp	r3, #0
    2496:	d000      	beq.n	249a <__aeabi_dadd+0x2ba>
    2498:	e0f3      	b.n	2682 <__aeabi_dadd+0x4a2>
    249a:	1c63      	adds	r3, r4, #1
    249c:	469c      	mov	ip, r3
    249e:	055b      	lsls	r3, r3, #21
    24a0:	0d5b      	lsrs	r3, r3, #21
    24a2:	2b01      	cmp	r3, #1
    24a4:	dc00      	bgt.n	24a8 <__aeabi_dadd+0x2c8>
    24a6:	e09f      	b.n	25e8 <__aeabi_dadd+0x408>
    24a8:	4b34      	ldr	r3, [pc, #208]	; (257c <__aeabi_dadd+0x39c>)
    24aa:	459c      	cmp	ip, r3
    24ac:	d100      	bne.n	24b0 <__aeabi_dadd+0x2d0>
    24ae:	e0c3      	b.n	2638 <__aeabi_dadd+0x458>
    24b0:	18aa      	adds	r2, r5, r2
    24b2:	1809      	adds	r1, r1, r0
    24b4:	42aa      	cmp	r2, r5
    24b6:	4180      	sbcs	r0, r0
    24b8:	4240      	negs	r0, r0
    24ba:	1841      	adds	r1, r0, r1
    24bc:	07cd      	lsls	r5, r1, #31
    24be:	0852      	lsrs	r2, r2, #1
    24c0:	4315      	orrs	r5, r2
    24c2:	0849      	lsrs	r1, r1, #1
    24c4:	4664      	mov	r4, ip
    24c6:	e6b4      	b.n	2232 <__aeabi_dadd+0x52>
    24c8:	4b2c      	ldr	r3, [pc, #176]	; (257c <__aeabi_dadd+0x39c>)
    24ca:	429c      	cmp	r4, r3
    24cc:	d000      	beq.n	24d0 <__aeabi_dadd+0x2f0>
    24ce:	e6ec      	b.n	22aa <__aeabi_dadd+0xca>
    24d0:	e6af      	b.n	2232 <__aeabi_dadd+0x52>
    24d2:	0011      	movs	r1, r2
    24d4:	3c1f      	subs	r4, #31
    24d6:	40e1      	lsrs	r1, r4
    24d8:	000c      	movs	r4, r1
    24da:	2b20      	cmp	r3, #32
    24dc:	d100      	bne.n	24e0 <__aeabi_dadd+0x300>
    24de:	e07f      	b.n	25e0 <__aeabi_dadd+0x400>
    24e0:	2140      	movs	r1, #64	; 0x40
    24e2:	1acb      	subs	r3, r1, r3
    24e4:	409a      	lsls	r2, r3
    24e6:	4315      	orrs	r5, r2
    24e8:	1e6a      	subs	r2, r5, #1
    24ea:	4195      	sbcs	r5, r2
    24ec:	2100      	movs	r1, #0
    24ee:	4325      	orrs	r5, r4
    24f0:	2400      	movs	r4, #0
    24f2:	e72d      	b.n	2350 <__aeabi_dadd+0x170>
    24f4:	0033      	movs	r3, r6
    24f6:	0007      	movs	r7, r0
    24f8:	3b20      	subs	r3, #32
    24fa:	40df      	lsrs	r7, r3
    24fc:	003b      	movs	r3, r7
    24fe:	2e20      	cmp	r6, #32
    2500:	d070      	beq.n	25e4 <__aeabi_dadd+0x404>
    2502:	2740      	movs	r7, #64	; 0x40
    2504:	1bbe      	subs	r6, r7, r6
    2506:	40b0      	lsls	r0, r6
    2508:	4302      	orrs	r2, r0
    250a:	1e50      	subs	r0, r2, #1
    250c:	4182      	sbcs	r2, r0
    250e:	4313      	orrs	r3, r2
    2510:	2200      	movs	r2, #0
    2512:	e6e2      	b.n	22da <__aeabi_dadd+0xfa>
    2514:	2c00      	cmp	r4, #0
    2516:	d04f      	beq.n	25b8 <__aeabi_dadd+0x3d8>
    2518:	4c18      	ldr	r4, [pc, #96]	; (257c <__aeabi_dadd+0x39c>)
    251a:	45a4      	cmp	ip, r4
    251c:	d100      	bne.n	2520 <__aeabi_dadd+0x340>
    251e:	e0ab      	b.n	2678 <__aeabi_dadd+0x498>
    2520:	2480      	movs	r4, #128	; 0x80
    2522:	0424      	lsls	r4, r4, #16
    2524:	4276      	negs	r6, r6
    2526:	4321      	orrs	r1, r4
    2528:	2e38      	cmp	r6, #56	; 0x38
    252a:	dd00      	ble.n	252e <__aeabi_dadd+0x34e>
    252c:	e0df      	b.n	26ee <__aeabi_dadd+0x50e>
    252e:	2e1f      	cmp	r6, #31
    2530:	dd00      	ble.n	2534 <__aeabi_dadd+0x354>
    2532:	e143      	b.n	27bc <__aeabi_dadd+0x5dc>
    2534:	2720      	movs	r7, #32
    2536:	1bbc      	subs	r4, r7, r6
    2538:	46a1      	mov	r9, r4
    253a:	000c      	movs	r4, r1
    253c:	464f      	mov	r7, r9
    253e:	40bc      	lsls	r4, r7
    2540:	46a0      	mov	r8, r4
    2542:	002c      	movs	r4, r5
    2544:	4647      	mov	r7, r8
    2546:	40f4      	lsrs	r4, r6
    2548:	433c      	orrs	r4, r7
    254a:	464f      	mov	r7, r9
    254c:	40bd      	lsls	r5, r7
    254e:	1e6f      	subs	r7, r5, #1
    2550:	41bd      	sbcs	r5, r7
    2552:	40f1      	lsrs	r1, r6
    2554:	432c      	orrs	r4, r5
    2556:	1b15      	subs	r5, r2, r4
    2558:	42aa      	cmp	r2, r5
    255a:	4192      	sbcs	r2, r2
    255c:	1a41      	subs	r1, r0, r1
    255e:	4252      	negs	r2, r2
    2560:	1a89      	subs	r1, r1, r2
    2562:	4664      	mov	r4, ip
    2564:	469a      	mov	sl, r3
    2566:	e6bf      	b.n	22e8 <__aeabi_dadd+0x108>
    2568:	4641      	mov	r1, r8
    256a:	4645      	mov	r5, r8
    256c:	4331      	orrs	r1, r6
    256e:	d000      	beq.n	2572 <__aeabi_dadd+0x392>
    2570:	e6be      	b.n	22f0 <__aeabi_dadd+0x110>
    2572:	2600      	movs	r6, #0
    2574:	2400      	movs	r4, #0
    2576:	2500      	movs	r5, #0
    2578:	e6f2      	b.n	2360 <__aeabi_dadd+0x180>
    257a:	46c0      	nop			; (mov r8, r8)
    257c:	000007ff 	.word	0x000007ff
    2580:	ff7fffff 	.word	0xff7fffff
    2584:	800fffff 	.word	0x800fffff
    2588:	2b1f      	cmp	r3, #31
    258a:	dc59      	bgt.n	2640 <__aeabi_dadd+0x460>
    258c:	2720      	movs	r7, #32
    258e:	1aff      	subs	r7, r7, r3
    2590:	46bc      	mov	ip, r7
    2592:	0007      	movs	r7, r0
    2594:	4663      	mov	r3, ip
    2596:	409f      	lsls	r7, r3
    2598:	465b      	mov	r3, fp
    259a:	46b9      	mov	r9, r7
    259c:	0017      	movs	r7, r2
    259e:	40df      	lsrs	r7, r3
    25a0:	46b8      	mov	r8, r7
    25a2:	464f      	mov	r7, r9
    25a4:	4643      	mov	r3, r8
    25a6:	431f      	orrs	r7, r3
    25a8:	4663      	mov	r3, ip
    25aa:	409a      	lsls	r2, r3
    25ac:	1e53      	subs	r3, r2, #1
    25ae:	419a      	sbcs	r2, r3
    25b0:	465b      	mov	r3, fp
    25b2:	433a      	orrs	r2, r7
    25b4:	40d8      	lsrs	r0, r3
    25b6:	e6f4      	b.n	23a2 <__aeabi_dadd+0x1c2>
    25b8:	000c      	movs	r4, r1
    25ba:	432c      	orrs	r4, r5
    25bc:	d05c      	beq.n	2678 <__aeabi_dadd+0x498>
    25be:	43f6      	mvns	r6, r6
    25c0:	2e00      	cmp	r6, #0
    25c2:	d155      	bne.n	2670 <__aeabi_dadd+0x490>
    25c4:	1b55      	subs	r5, r2, r5
    25c6:	42aa      	cmp	r2, r5
    25c8:	41a4      	sbcs	r4, r4
    25ca:	1a41      	subs	r1, r0, r1
    25cc:	4264      	negs	r4, r4
    25ce:	1b09      	subs	r1, r1, r4
    25d0:	469a      	mov	sl, r3
    25d2:	4664      	mov	r4, ip
    25d4:	e688      	b.n	22e8 <__aeabi_dadd+0x108>
    25d6:	4f96      	ldr	r7, [pc, #600]	; (2830 <__aeabi_dadd+0x650>)
    25d8:	42bc      	cmp	r4, r7
    25da:	d000      	beq.n	25de <__aeabi_dadd+0x3fe>
    25dc:	e6d8      	b.n	2390 <__aeabi_dadd+0x1b0>
    25de:	e628      	b.n	2232 <__aeabi_dadd+0x52>
    25e0:	2200      	movs	r2, #0
    25e2:	e780      	b.n	24e6 <__aeabi_dadd+0x306>
    25e4:	2000      	movs	r0, #0
    25e6:	e78f      	b.n	2508 <__aeabi_dadd+0x328>
    25e8:	000b      	movs	r3, r1
    25ea:	432b      	orrs	r3, r5
    25ec:	2c00      	cmp	r4, #0
    25ee:	d000      	beq.n	25f2 <__aeabi_dadd+0x412>
    25f0:	e0c2      	b.n	2778 <__aeabi_dadd+0x598>
    25f2:	2b00      	cmp	r3, #0
    25f4:	d100      	bne.n	25f8 <__aeabi_dadd+0x418>
    25f6:	e101      	b.n	27fc <__aeabi_dadd+0x61c>
    25f8:	0003      	movs	r3, r0
    25fa:	4313      	orrs	r3, r2
    25fc:	d100      	bne.n	2600 <__aeabi_dadd+0x420>
    25fe:	e618      	b.n	2232 <__aeabi_dadd+0x52>
    2600:	18ab      	adds	r3, r5, r2
    2602:	42ab      	cmp	r3, r5
    2604:	41b6      	sbcs	r6, r6
    2606:	1809      	adds	r1, r1, r0
    2608:	4276      	negs	r6, r6
    260a:	1871      	adds	r1, r6, r1
    260c:	020a      	lsls	r2, r1, #8
    260e:	d400      	bmi.n	2612 <__aeabi_dadd+0x432>
    2610:	e109      	b.n	2826 <__aeabi_dadd+0x646>
    2612:	4a88      	ldr	r2, [pc, #544]	; (2834 <__aeabi_dadd+0x654>)
    2614:	001d      	movs	r5, r3
    2616:	4011      	ands	r1, r2
    2618:	4664      	mov	r4, ip
    261a:	e60a      	b.n	2232 <__aeabi_dadd+0x52>
    261c:	2c00      	cmp	r4, #0
    261e:	d15b      	bne.n	26d8 <__aeabi_dadd+0x4f8>
    2620:	000e      	movs	r6, r1
    2622:	432e      	orrs	r6, r5
    2624:	d000      	beq.n	2628 <__aeabi_dadd+0x448>
    2626:	e08a      	b.n	273e <__aeabi_dadd+0x55e>
    2628:	0001      	movs	r1, r0
    262a:	4311      	orrs	r1, r2
    262c:	d100      	bne.n	2630 <__aeabi_dadd+0x450>
    262e:	e0c2      	b.n	27b6 <__aeabi_dadd+0x5d6>
    2630:	0001      	movs	r1, r0
    2632:	0015      	movs	r5, r2
    2634:	469a      	mov	sl, r3
    2636:	e5fc      	b.n	2232 <__aeabi_dadd+0x52>
    2638:	4664      	mov	r4, ip
    263a:	2100      	movs	r1, #0
    263c:	2500      	movs	r5, #0
    263e:	e68f      	b.n	2360 <__aeabi_dadd+0x180>
    2640:	2320      	movs	r3, #32
    2642:	425b      	negs	r3, r3
    2644:	469c      	mov	ip, r3
    2646:	44dc      	add	ip, fp
    2648:	4663      	mov	r3, ip
    264a:	0007      	movs	r7, r0
    264c:	40df      	lsrs	r7, r3
    264e:	465b      	mov	r3, fp
    2650:	46bc      	mov	ip, r7
    2652:	2b20      	cmp	r3, #32
    2654:	d100      	bne.n	2658 <__aeabi_dadd+0x478>
    2656:	e0ac      	b.n	27b2 <__aeabi_dadd+0x5d2>
    2658:	2340      	movs	r3, #64	; 0x40
    265a:	465f      	mov	r7, fp
    265c:	1bdb      	subs	r3, r3, r7
    265e:	4098      	lsls	r0, r3
    2660:	4302      	orrs	r2, r0
    2662:	1e50      	subs	r0, r2, #1
    2664:	4182      	sbcs	r2, r0
    2666:	4663      	mov	r3, ip
    2668:	4313      	orrs	r3, r2
    266a:	001a      	movs	r2, r3
    266c:	2000      	movs	r0, #0
    266e:	e698      	b.n	23a2 <__aeabi_dadd+0x1c2>
    2670:	4c6f      	ldr	r4, [pc, #444]	; (2830 <__aeabi_dadd+0x650>)
    2672:	45a4      	cmp	ip, r4
    2674:	d000      	beq.n	2678 <__aeabi_dadd+0x498>
    2676:	e757      	b.n	2528 <__aeabi_dadd+0x348>
    2678:	0001      	movs	r1, r0
    267a:	0015      	movs	r5, r2
    267c:	4664      	mov	r4, ip
    267e:	469a      	mov	sl, r3
    2680:	e5d7      	b.n	2232 <__aeabi_dadd+0x52>
    2682:	2c00      	cmp	r4, #0
    2684:	d139      	bne.n	26fa <__aeabi_dadd+0x51a>
    2686:	000c      	movs	r4, r1
    2688:	432c      	orrs	r4, r5
    268a:	d06e      	beq.n	276a <__aeabi_dadd+0x58a>
    268c:	43db      	mvns	r3, r3
    268e:	2b00      	cmp	r3, #0
    2690:	d01a      	beq.n	26c8 <__aeabi_dadd+0x4e8>
    2692:	4c67      	ldr	r4, [pc, #412]	; (2830 <__aeabi_dadd+0x650>)
    2694:	45a4      	cmp	ip, r4
    2696:	d068      	beq.n	276a <__aeabi_dadd+0x58a>
    2698:	2b38      	cmp	r3, #56	; 0x38
    269a:	dd00      	ble.n	269e <__aeabi_dadd+0x4be>
    269c:	e0a4      	b.n	27e8 <__aeabi_dadd+0x608>
    269e:	2b1f      	cmp	r3, #31
    26a0:	dd00      	ble.n	26a4 <__aeabi_dadd+0x4c4>
    26a2:	e0ae      	b.n	2802 <__aeabi_dadd+0x622>
    26a4:	2420      	movs	r4, #32
    26a6:	000f      	movs	r7, r1
    26a8:	1ae4      	subs	r4, r4, r3
    26aa:	40a7      	lsls	r7, r4
    26ac:	46b9      	mov	r9, r7
    26ae:	002f      	movs	r7, r5
    26b0:	40df      	lsrs	r7, r3
    26b2:	46b8      	mov	r8, r7
    26b4:	46a3      	mov	fp, r4
    26b6:	464f      	mov	r7, r9
    26b8:	4644      	mov	r4, r8
    26ba:	4327      	orrs	r7, r4
    26bc:	465c      	mov	r4, fp
    26be:	40a5      	lsls	r5, r4
    26c0:	1e6c      	subs	r4, r5, #1
    26c2:	41a5      	sbcs	r5, r4
    26c4:	40d9      	lsrs	r1, r3
    26c6:	433d      	orrs	r5, r7
    26c8:	18ad      	adds	r5, r5, r2
    26ca:	4295      	cmp	r5, r2
    26cc:	419b      	sbcs	r3, r3
    26ce:	1809      	adds	r1, r1, r0
    26d0:	425b      	negs	r3, r3
    26d2:	1859      	adds	r1, r3, r1
    26d4:	4664      	mov	r4, ip
    26d6:	e66b      	b.n	23b0 <__aeabi_dadd+0x1d0>
    26d8:	000c      	movs	r4, r1
    26da:	432c      	orrs	r4, r5
    26dc:	d115      	bne.n	270a <__aeabi_dadd+0x52a>
    26de:	0001      	movs	r1, r0
    26e0:	4311      	orrs	r1, r2
    26e2:	d07b      	beq.n	27dc <__aeabi_dadd+0x5fc>
    26e4:	0001      	movs	r1, r0
    26e6:	0015      	movs	r5, r2
    26e8:	469a      	mov	sl, r3
    26ea:	4c51      	ldr	r4, [pc, #324]	; (2830 <__aeabi_dadd+0x650>)
    26ec:	e5a1      	b.n	2232 <__aeabi_dadd+0x52>
    26ee:	430d      	orrs	r5, r1
    26f0:	1e69      	subs	r1, r5, #1
    26f2:	418d      	sbcs	r5, r1
    26f4:	2100      	movs	r1, #0
    26f6:	b2ec      	uxtb	r4, r5
    26f8:	e72d      	b.n	2556 <__aeabi_dadd+0x376>
    26fa:	4c4d      	ldr	r4, [pc, #308]	; (2830 <__aeabi_dadd+0x650>)
    26fc:	45a4      	cmp	ip, r4
    26fe:	d034      	beq.n	276a <__aeabi_dadd+0x58a>
    2700:	2480      	movs	r4, #128	; 0x80
    2702:	0424      	lsls	r4, r4, #16
    2704:	425b      	negs	r3, r3
    2706:	4321      	orrs	r1, r4
    2708:	e7c6      	b.n	2698 <__aeabi_dadd+0x4b8>
    270a:	0004      	movs	r4, r0
    270c:	4314      	orrs	r4, r2
    270e:	d04e      	beq.n	27ae <__aeabi_dadd+0x5ce>
    2710:	08ed      	lsrs	r5, r5, #3
    2712:	074c      	lsls	r4, r1, #29
    2714:	432c      	orrs	r4, r5
    2716:	2580      	movs	r5, #128	; 0x80
    2718:	08c9      	lsrs	r1, r1, #3
    271a:	032d      	lsls	r5, r5, #12
    271c:	4229      	tst	r1, r5
    271e:	d008      	beq.n	2732 <__aeabi_dadd+0x552>
    2720:	08c6      	lsrs	r6, r0, #3
    2722:	422e      	tst	r6, r5
    2724:	d105      	bne.n	2732 <__aeabi_dadd+0x552>
    2726:	08d2      	lsrs	r2, r2, #3
    2728:	0741      	lsls	r1, r0, #29
    272a:	4311      	orrs	r1, r2
    272c:	000c      	movs	r4, r1
    272e:	469a      	mov	sl, r3
    2730:	0031      	movs	r1, r6
    2732:	0f62      	lsrs	r2, r4, #29
    2734:	00c9      	lsls	r1, r1, #3
    2736:	00e5      	lsls	r5, r4, #3
    2738:	4311      	orrs	r1, r2
    273a:	4c3d      	ldr	r4, [pc, #244]	; (2830 <__aeabi_dadd+0x650>)
    273c:	e579      	b.n	2232 <__aeabi_dadd+0x52>
    273e:	0006      	movs	r6, r0
    2740:	4316      	orrs	r6, r2
    2742:	d100      	bne.n	2746 <__aeabi_dadd+0x566>
    2744:	e575      	b.n	2232 <__aeabi_dadd+0x52>
    2746:	1aae      	subs	r6, r5, r2
    2748:	46b0      	mov	r8, r6
    274a:	4545      	cmp	r5, r8
    274c:	41bf      	sbcs	r7, r7
    274e:	1a0e      	subs	r6, r1, r0
    2750:	427f      	negs	r7, r7
    2752:	1bf6      	subs	r6, r6, r7
    2754:	0237      	lsls	r7, r6, #8
    2756:	d400      	bmi.n	275a <__aeabi_dadd+0x57a>
    2758:	e5f4      	b.n	2344 <__aeabi_dadd+0x164>
    275a:	1b55      	subs	r5, r2, r5
    275c:	42aa      	cmp	r2, r5
    275e:	41b6      	sbcs	r6, r6
    2760:	1a41      	subs	r1, r0, r1
    2762:	4276      	negs	r6, r6
    2764:	1b89      	subs	r1, r1, r6
    2766:	469a      	mov	sl, r3
    2768:	e563      	b.n	2232 <__aeabi_dadd+0x52>
    276a:	0001      	movs	r1, r0
    276c:	0015      	movs	r5, r2
    276e:	4664      	mov	r4, ip
    2770:	e55f      	b.n	2232 <__aeabi_dadd+0x52>
    2772:	2200      	movs	r2, #0
    2774:	2500      	movs	r5, #0
    2776:	e57b      	b.n	2270 <__aeabi_dadd+0x90>
    2778:	2b00      	cmp	r3, #0
    277a:	d03b      	beq.n	27f4 <__aeabi_dadd+0x614>
    277c:	0003      	movs	r3, r0
    277e:	4313      	orrs	r3, r2
    2780:	d015      	beq.n	27ae <__aeabi_dadd+0x5ce>
    2782:	08ed      	lsrs	r5, r5, #3
    2784:	074b      	lsls	r3, r1, #29
    2786:	432b      	orrs	r3, r5
    2788:	2580      	movs	r5, #128	; 0x80
    278a:	08c9      	lsrs	r1, r1, #3
    278c:	032d      	lsls	r5, r5, #12
    278e:	4229      	tst	r1, r5
    2790:	d007      	beq.n	27a2 <__aeabi_dadd+0x5c2>
    2792:	08c4      	lsrs	r4, r0, #3
    2794:	422c      	tst	r4, r5
    2796:	d104      	bne.n	27a2 <__aeabi_dadd+0x5c2>
    2798:	0741      	lsls	r1, r0, #29
    279a:	000b      	movs	r3, r1
    279c:	0021      	movs	r1, r4
    279e:	08d2      	lsrs	r2, r2, #3
    27a0:	4313      	orrs	r3, r2
    27a2:	00c9      	lsls	r1, r1, #3
    27a4:	0f5a      	lsrs	r2, r3, #29
    27a6:	4311      	orrs	r1, r2
    27a8:	00dd      	lsls	r5, r3, #3
    27aa:	4c21      	ldr	r4, [pc, #132]	; (2830 <__aeabi_dadd+0x650>)
    27ac:	e541      	b.n	2232 <__aeabi_dadd+0x52>
    27ae:	4c20      	ldr	r4, [pc, #128]	; (2830 <__aeabi_dadd+0x650>)
    27b0:	e53f      	b.n	2232 <__aeabi_dadd+0x52>
    27b2:	2000      	movs	r0, #0
    27b4:	e754      	b.n	2660 <__aeabi_dadd+0x480>
    27b6:	2600      	movs	r6, #0
    27b8:	2500      	movs	r5, #0
    27ba:	e5d1      	b.n	2360 <__aeabi_dadd+0x180>
    27bc:	0034      	movs	r4, r6
    27be:	000f      	movs	r7, r1
    27c0:	3c20      	subs	r4, #32
    27c2:	40e7      	lsrs	r7, r4
    27c4:	003c      	movs	r4, r7
    27c6:	2e20      	cmp	r6, #32
    27c8:	d02b      	beq.n	2822 <__aeabi_dadd+0x642>
    27ca:	2740      	movs	r7, #64	; 0x40
    27cc:	1bbe      	subs	r6, r7, r6
    27ce:	40b1      	lsls	r1, r6
    27d0:	430d      	orrs	r5, r1
    27d2:	1e69      	subs	r1, r5, #1
    27d4:	418d      	sbcs	r5, r1
    27d6:	2100      	movs	r1, #0
    27d8:	432c      	orrs	r4, r5
    27da:	e6bc      	b.n	2556 <__aeabi_dadd+0x376>
    27dc:	2180      	movs	r1, #128	; 0x80
    27de:	2600      	movs	r6, #0
    27e0:	0309      	lsls	r1, r1, #12
    27e2:	4c13      	ldr	r4, [pc, #76]	; (2830 <__aeabi_dadd+0x650>)
    27e4:	2500      	movs	r5, #0
    27e6:	e5bb      	b.n	2360 <__aeabi_dadd+0x180>
    27e8:	430d      	orrs	r5, r1
    27ea:	1e69      	subs	r1, r5, #1
    27ec:	418d      	sbcs	r5, r1
    27ee:	2100      	movs	r1, #0
    27f0:	b2ed      	uxtb	r5, r5
    27f2:	e769      	b.n	26c8 <__aeabi_dadd+0x4e8>
    27f4:	0001      	movs	r1, r0
    27f6:	0015      	movs	r5, r2
    27f8:	4c0d      	ldr	r4, [pc, #52]	; (2830 <__aeabi_dadd+0x650>)
    27fa:	e51a      	b.n	2232 <__aeabi_dadd+0x52>
    27fc:	0001      	movs	r1, r0
    27fe:	0015      	movs	r5, r2
    2800:	e517      	b.n	2232 <__aeabi_dadd+0x52>
    2802:	001c      	movs	r4, r3
    2804:	000f      	movs	r7, r1
    2806:	3c20      	subs	r4, #32
    2808:	40e7      	lsrs	r7, r4
    280a:	003c      	movs	r4, r7
    280c:	2b20      	cmp	r3, #32
    280e:	d00c      	beq.n	282a <__aeabi_dadd+0x64a>
    2810:	2740      	movs	r7, #64	; 0x40
    2812:	1afb      	subs	r3, r7, r3
    2814:	4099      	lsls	r1, r3
    2816:	430d      	orrs	r5, r1
    2818:	1e69      	subs	r1, r5, #1
    281a:	418d      	sbcs	r5, r1
    281c:	2100      	movs	r1, #0
    281e:	4325      	orrs	r5, r4
    2820:	e752      	b.n	26c8 <__aeabi_dadd+0x4e8>
    2822:	2100      	movs	r1, #0
    2824:	e7d4      	b.n	27d0 <__aeabi_dadd+0x5f0>
    2826:	001d      	movs	r5, r3
    2828:	e592      	b.n	2350 <__aeabi_dadd+0x170>
    282a:	2100      	movs	r1, #0
    282c:	e7f3      	b.n	2816 <__aeabi_dadd+0x636>
    282e:	46c0      	nop			; (mov r8, r8)
    2830:	000007ff 	.word	0x000007ff
    2834:	ff7fffff 	.word	0xff7fffff

00002838 <__aeabi_ddiv>:
    2838:	b5f0      	push	{r4, r5, r6, r7, lr}
    283a:	4656      	mov	r6, sl
    283c:	464d      	mov	r5, r9
    283e:	4644      	mov	r4, r8
    2840:	465f      	mov	r7, fp
    2842:	b4f0      	push	{r4, r5, r6, r7}
    2844:	001d      	movs	r5, r3
    2846:	030e      	lsls	r6, r1, #12
    2848:	004c      	lsls	r4, r1, #1
    284a:	0fcb      	lsrs	r3, r1, #31
    284c:	b087      	sub	sp, #28
    284e:	0007      	movs	r7, r0
    2850:	4692      	mov	sl, r2
    2852:	4681      	mov	r9, r0
    2854:	0b36      	lsrs	r6, r6, #12
    2856:	0d64      	lsrs	r4, r4, #21
    2858:	4698      	mov	r8, r3
    285a:	d06a      	beq.n	2932 <__aeabi_ddiv+0xfa>
    285c:	4b6d      	ldr	r3, [pc, #436]	; (2a14 <__aeabi_ddiv+0x1dc>)
    285e:	429c      	cmp	r4, r3
    2860:	d035      	beq.n	28ce <__aeabi_ddiv+0x96>
    2862:	2280      	movs	r2, #128	; 0x80
    2864:	0f43      	lsrs	r3, r0, #29
    2866:	0412      	lsls	r2, r2, #16
    2868:	4313      	orrs	r3, r2
    286a:	00f6      	lsls	r6, r6, #3
    286c:	431e      	orrs	r6, r3
    286e:	00c3      	lsls	r3, r0, #3
    2870:	4699      	mov	r9, r3
    2872:	4b69      	ldr	r3, [pc, #420]	; (2a18 <__aeabi_ddiv+0x1e0>)
    2874:	2700      	movs	r7, #0
    2876:	469c      	mov	ip, r3
    2878:	2300      	movs	r3, #0
    287a:	4464      	add	r4, ip
    287c:	9302      	str	r3, [sp, #8]
    287e:	032b      	lsls	r3, r5, #12
    2880:	0068      	lsls	r0, r5, #1
    2882:	0b1b      	lsrs	r3, r3, #12
    2884:	0fed      	lsrs	r5, r5, #31
    2886:	4651      	mov	r1, sl
    2888:	469b      	mov	fp, r3
    288a:	0d40      	lsrs	r0, r0, #21
    288c:	9500      	str	r5, [sp, #0]
    288e:	d100      	bne.n	2892 <__aeabi_ddiv+0x5a>
    2890:	e078      	b.n	2984 <__aeabi_ddiv+0x14c>
    2892:	4b60      	ldr	r3, [pc, #384]	; (2a14 <__aeabi_ddiv+0x1dc>)
    2894:	4298      	cmp	r0, r3
    2896:	d06c      	beq.n	2972 <__aeabi_ddiv+0x13a>
    2898:	465b      	mov	r3, fp
    289a:	00da      	lsls	r2, r3, #3
    289c:	0f4b      	lsrs	r3, r1, #29
    289e:	2180      	movs	r1, #128	; 0x80
    28a0:	0409      	lsls	r1, r1, #16
    28a2:	430b      	orrs	r3, r1
    28a4:	4313      	orrs	r3, r2
    28a6:	469b      	mov	fp, r3
    28a8:	4653      	mov	r3, sl
    28aa:	00d9      	lsls	r1, r3, #3
    28ac:	4b5a      	ldr	r3, [pc, #360]	; (2a18 <__aeabi_ddiv+0x1e0>)
    28ae:	469c      	mov	ip, r3
    28b0:	2300      	movs	r3, #0
    28b2:	4460      	add	r0, ip
    28b4:	4642      	mov	r2, r8
    28b6:	1a20      	subs	r0, r4, r0
    28b8:	406a      	eors	r2, r5
    28ba:	4692      	mov	sl, r2
    28bc:	9001      	str	r0, [sp, #4]
    28be:	431f      	orrs	r7, r3
    28c0:	2f0f      	cmp	r7, #15
    28c2:	d900      	bls.n	28c6 <__aeabi_ddiv+0x8e>
    28c4:	e0b0      	b.n	2a28 <__aeabi_ddiv+0x1f0>
    28c6:	4855      	ldr	r0, [pc, #340]	; (2a1c <__aeabi_ddiv+0x1e4>)
    28c8:	00bf      	lsls	r7, r7, #2
    28ca:	59c0      	ldr	r0, [r0, r7]
    28cc:	4687      	mov	pc, r0
    28ce:	4337      	orrs	r7, r6
    28d0:	d000      	beq.n	28d4 <__aeabi_ddiv+0x9c>
    28d2:	e088      	b.n	29e6 <__aeabi_ddiv+0x1ae>
    28d4:	2300      	movs	r3, #0
    28d6:	4699      	mov	r9, r3
    28d8:	3302      	adds	r3, #2
    28da:	2708      	movs	r7, #8
    28dc:	2600      	movs	r6, #0
    28de:	9302      	str	r3, [sp, #8]
    28e0:	e7cd      	b.n	287e <__aeabi_ddiv+0x46>
    28e2:	4643      	mov	r3, r8
    28e4:	46b3      	mov	fp, r6
    28e6:	4649      	mov	r1, r9
    28e8:	9300      	str	r3, [sp, #0]
    28ea:	9b02      	ldr	r3, [sp, #8]
    28ec:	9a00      	ldr	r2, [sp, #0]
    28ee:	4692      	mov	sl, r2
    28f0:	2b02      	cmp	r3, #2
    28f2:	d000      	beq.n	28f6 <__aeabi_ddiv+0xbe>
    28f4:	e1bf      	b.n	2c76 <__aeabi_ddiv+0x43e>
    28f6:	2100      	movs	r1, #0
    28f8:	4653      	mov	r3, sl
    28fa:	2201      	movs	r2, #1
    28fc:	2600      	movs	r6, #0
    28fe:	4689      	mov	r9, r1
    2900:	401a      	ands	r2, r3
    2902:	4b44      	ldr	r3, [pc, #272]	; (2a14 <__aeabi_ddiv+0x1dc>)
    2904:	2100      	movs	r1, #0
    2906:	0336      	lsls	r6, r6, #12
    2908:	0d0c      	lsrs	r4, r1, #20
    290a:	0524      	lsls	r4, r4, #20
    290c:	0b36      	lsrs	r6, r6, #12
    290e:	4326      	orrs	r6, r4
    2910:	4c43      	ldr	r4, [pc, #268]	; (2a20 <__aeabi_ddiv+0x1e8>)
    2912:	051b      	lsls	r3, r3, #20
    2914:	4026      	ands	r6, r4
    2916:	431e      	orrs	r6, r3
    2918:	0076      	lsls	r6, r6, #1
    291a:	07d2      	lsls	r2, r2, #31
    291c:	0876      	lsrs	r6, r6, #1
    291e:	4316      	orrs	r6, r2
    2920:	4648      	mov	r0, r9
    2922:	0031      	movs	r1, r6
    2924:	b007      	add	sp, #28
    2926:	bc3c      	pop	{r2, r3, r4, r5}
    2928:	4690      	mov	r8, r2
    292a:	4699      	mov	r9, r3
    292c:	46a2      	mov	sl, r4
    292e:	46ab      	mov	fp, r5
    2930:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2932:	0033      	movs	r3, r6
    2934:	4303      	orrs	r3, r0
    2936:	d04f      	beq.n	29d8 <__aeabi_ddiv+0x1a0>
    2938:	2e00      	cmp	r6, #0
    293a:	d100      	bne.n	293e <__aeabi_ddiv+0x106>
    293c:	e1bc      	b.n	2cb8 <__aeabi_ddiv+0x480>
    293e:	0030      	movs	r0, r6
    2940:	f001 f8cc 	bl	3adc <__clzsi2>
    2944:	0003      	movs	r3, r0
    2946:	3b0b      	subs	r3, #11
    2948:	2b1c      	cmp	r3, #28
    294a:	dd00      	ble.n	294e <__aeabi_ddiv+0x116>
    294c:	e1ad      	b.n	2caa <__aeabi_ddiv+0x472>
    294e:	221d      	movs	r2, #29
    2950:	0001      	movs	r1, r0
    2952:	1ad3      	subs	r3, r2, r3
    2954:	3908      	subs	r1, #8
    2956:	003a      	movs	r2, r7
    2958:	408f      	lsls	r7, r1
    295a:	408e      	lsls	r6, r1
    295c:	40da      	lsrs	r2, r3
    295e:	46b9      	mov	r9, r7
    2960:	4316      	orrs	r6, r2
    2962:	4b30      	ldr	r3, [pc, #192]	; (2a24 <__aeabi_ddiv+0x1ec>)
    2964:	2700      	movs	r7, #0
    2966:	469c      	mov	ip, r3
    2968:	2300      	movs	r3, #0
    296a:	4460      	add	r0, ip
    296c:	4244      	negs	r4, r0
    296e:	9302      	str	r3, [sp, #8]
    2970:	e785      	b.n	287e <__aeabi_ddiv+0x46>
    2972:	4653      	mov	r3, sl
    2974:	465a      	mov	r2, fp
    2976:	4313      	orrs	r3, r2
    2978:	d12c      	bne.n	29d4 <__aeabi_ddiv+0x19c>
    297a:	2300      	movs	r3, #0
    297c:	2100      	movs	r1, #0
    297e:	469b      	mov	fp, r3
    2980:	3302      	adds	r3, #2
    2982:	e797      	b.n	28b4 <__aeabi_ddiv+0x7c>
    2984:	430b      	orrs	r3, r1
    2986:	d020      	beq.n	29ca <__aeabi_ddiv+0x192>
    2988:	465b      	mov	r3, fp
    298a:	2b00      	cmp	r3, #0
    298c:	d100      	bne.n	2990 <__aeabi_ddiv+0x158>
    298e:	e19e      	b.n	2cce <__aeabi_ddiv+0x496>
    2990:	4658      	mov	r0, fp
    2992:	f001 f8a3 	bl	3adc <__clzsi2>
    2996:	0003      	movs	r3, r0
    2998:	3b0b      	subs	r3, #11
    299a:	2b1c      	cmp	r3, #28
    299c:	dd00      	ble.n	29a0 <__aeabi_ddiv+0x168>
    299e:	e18f      	b.n	2cc0 <__aeabi_ddiv+0x488>
    29a0:	0002      	movs	r2, r0
    29a2:	4659      	mov	r1, fp
    29a4:	3a08      	subs	r2, #8
    29a6:	4091      	lsls	r1, r2
    29a8:	468b      	mov	fp, r1
    29aa:	211d      	movs	r1, #29
    29ac:	1acb      	subs	r3, r1, r3
    29ae:	4651      	mov	r1, sl
    29b0:	40d9      	lsrs	r1, r3
    29b2:	000b      	movs	r3, r1
    29b4:	4659      	mov	r1, fp
    29b6:	430b      	orrs	r3, r1
    29b8:	4651      	mov	r1, sl
    29ba:	469b      	mov	fp, r3
    29bc:	4091      	lsls	r1, r2
    29be:	4b19      	ldr	r3, [pc, #100]	; (2a24 <__aeabi_ddiv+0x1ec>)
    29c0:	469c      	mov	ip, r3
    29c2:	4460      	add	r0, ip
    29c4:	4240      	negs	r0, r0
    29c6:	2300      	movs	r3, #0
    29c8:	e774      	b.n	28b4 <__aeabi_ddiv+0x7c>
    29ca:	2300      	movs	r3, #0
    29cc:	2100      	movs	r1, #0
    29ce:	469b      	mov	fp, r3
    29d0:	3301      	adds	r3, #1
    29d2:	e76f      	b.n	28b4 <__aeabi_ddiv+0x7c>
    29d4:	2303      	movs	r3, #3
    29d6:	e76d      	b.n	28b4 <__aeabi_ddiv+0x7c>
    29d8:	2300      	movs	r3, #0
    29da:	4699      	mov	r9, r3
    29dc:	3301      	adds	r3, #1
    29de:	2704      	movs	r7, #4
    29e0:	2600      	movs	r6, #0
    29e2:	9302      	str	r3, [sp, #8]
    29e4:	e74b      	b.n	287e <__aeabi_ddiv+0x46>
    29e6:	2303      	movs	r3, #3
    29e8:	270c      	movs	r7, #12
    29ea:	9302      	str	r3, [sp, #8]
    29ec:	e747      	b.n	287e <__aeabi_ddiv+0x46>
    29ee:	2201      	movs	r2, #1
    29f0:	1ad5      	subs	r5, r2, r3
    29f2:	2d38      	cmp	r5, #56	; 0x38
    29f4:	dc00      	bgt.n	29f8 <__aeabi_ddiv+0x1c0>
    29f6:	e1b0      	b.n	2d5a <__aeabi_ddiv+0x522>
    29f8:	4653      	mov	r3, sl
    29fa:	401a      	ands	r2, r3
    29fc:	2100      	movs	r1, #0
    29fe:	2300      	movs	r3, #0
    2a00:	2600      	movs	r6, #0
    2a02:	4689      	mov	r9, r1
    2a04:	e77e      	b.n	2904 <__aeabi_ddiv+0xcc>
    2a06:	2300      	movs	r3, #0
    2a08:	2680      	movs	r6, #128	; 0x80
    2a0a:	4699      	mov	r9, r3
    2a0c:	2200      	movs	r2, #0
    2a0e:	0336      	lsls	r6, r6, #12
    2a10:	4b00      	ldr	r3, [pc, #0]	; (2a14 <__aeabi_ddiv+0x1dc>)
    2a12:	e777      	b.n	2904 <__aeabi_ddiv+0xcc>
    2a14:	000007ff 	.word	0x000007ff
    2a18:	fffffc01 	.word	0xfffffc01
    2a1c:	00003c08 	.word	0x00003c08
    2a20:	800fffff 	.word	0x800fffff
    2a24:	000003f3 	.word	0x000003f3
    2a28:	455e      	cmp	r6, fp
    2a2a:	d900      	bls.n	2a2e <__aeabi_ddiv+0x1f6>
    2a2c:	e172      	b.n	2d14 <__aeabi_ddiv+0x4dc>
    2a2e:	d100      	bne.n	2a32 <__aeabi_ddiv+0x1fa>
    2a30:	e16d      	b.n	2d0e <__aeabi_ddiv+0x4d6>
    2a32:	9b01      	ldr	r3, [sp, #4]
    2a34:	464d      	mov	r5, r9
    2a36:	3b01      	subs	r3, #1
    2a38:	9301      	str	r3, [sp, #4]
    2a3a:	2300      	movs	r3, #0
    2a3c:	0034      	movs	r4, r6
    2a3e:	9302      	str	r3, [sp, #8]
    2a40:	465b      	mov	r3, fp
    2a42:	021e      	lsls	r6, r3, #8
    2a44:	0e0b      	lsrs	r3, r1, #24
    2a46:	431e      	orrs	r6, r3
    2a48:	020b      	lsls	r3, r1, #8
    2a4a:	9303      	str	r3, [sp, #12]
    2a4c:	0c33      	lsrs	r3, r6, #16
    2a4e:	4699      	mov	r9, r3
    2a50:	0433      	lsls	r3, r6, #16
    2a52:	0c1b      	lsrs	r3, r3, #16
    2a54:	4649      	mov	r1, r9
    2a56:	0020      	movs	r0, r4
    2a58:	9300      	str	r3, [sp, #0]
    2a5a:	f7ff fa1f 	bl	1e9c <__aeabi_uidiv>
    2a5e:	9b00      	ldr	r3, [sp, #0]
    2a60:	0037      	movs	r7, r6
    2a62:	4343      	muls	r3, r0
    2a64:	0006      	movs	r6, r0
    2a66:	4649      	mov	r1, r9
    2a68:	0020      	movs	r0, r4
    2a6a:	4698      	mov	r8, r3
    2a6c:	f7ff fa9c 	bl	1fa8 <__aeabi_uidivmod>
    2a70:	0c2c      	lsrs	r4, r5, #16
    2a72:	0409      	lsls	r1, r1, #16
    2a74:	430c      	orrs	r4, r1
    2a76:	45a0      	cmp	r8, r4
    2a78:	d909      	bls.n	2a8e <__aeabi_ddiv+0x256>
    2a7a:	19e4      	adds	r4, r4, r7
    2a7c:	1e73      	subs	r3, r6, #1
    2a7e:	42a7      	cmp	r7, r4
    2a80:	d900      	bls.n	2a84 <__aeabi_ddiv+0x24c>
    2a82:	e15c      	b.n	2d3e <__aeabi_ddiv+0x506>
    2a84:	45a0      	cmp	r8, r4
    2a86:	d800      	bhi.n	2a8a <__aeabi_ddiv+0x252>
    2a88:	e159      	b.n	2d3e <__aeabi_ddiv+0x506>
    2a8a:	3e02      	subs	r6, #2
    2a8c:	19e4      	adds	r4, r4, r7
    2a8e:	4643      	mov	r3, r8
    2a90:	1ae4      	subs	r4, r4, r3
    2a92:	4649      	mov	r1, r9
    2a94:	0020      	movs	r0, r4
    2a96:	f7ff fa01 	bl	1e9c <__aeabi_uidiv>
    2a9a:	0003      	movs	r3, r0
    2a9c:	9a00      	ldr	r2, [sp, #0]
    2a9e:	4680      	mov	r8, r0
    2aa0:	4353      	muls	r3, r2
    2aa2:	4649      	mov	r1, r9
    2aa4:	0020      	movs	r0, r4
    2aa6:	469b      	mov	fp, r3
    2aa8:	f7ff fa7e 	bl	1fa8 <__aeabi_uidivmod>
    2aac:	042a      	lsls	r2, r5, #16
    2aae:	0409      	lsls	r1, r1, #16
    2ab0:	0c12      	lsrs	r2, r2, #16
    2ab2:	430a      	orrs	r2, r1
    2ab4:	4593      	cmp	fp, r2
    2ab6:	d90d      	bls.n	2ad4 <__aeabi_ddiv+0x29c>
    2ab8:	4643      	mov	r3, r8
    2aba:	19d2      	adds	r2, r2, r7
    2abc:	3b01      	subs	r3, #1
    2abe:	4297      	cmp	r7, r2
    2ac0:	d900      	bls.n	2ac4 <__aeabi_ddiv+0x28c>
    2ac2:	e13a      	b.n	2d3a <__aeabi_ddiv+0x502>
    2ac4:	4593      	cmp	fp, r2
    2ac6:	d800      	bhi.n	2aca <__aeabi_ddiv+0x292>
    2ac8:	e137      	b.n	2d3a <__aeabi_ddiv+0x502>
    2aca:	2302      	movs	r3, #2
    2acc:	425b      	negs	r3, r3
    2ace:	469c      	mov	ip, r3
    2ad0:	19d2      	adds	r2, r2, r7
    2ad2:	44e0      	add	r8, ip
    2ad4:	465b      	mov	r3, fp
    2ad6:	1ad2      	subs	r2, r2, r3
    2ad8:	4643      	mov	r3, r8
    2ada:	0436      	lsls	r6, r6, #16
    2adc:	4333      	orrs	r3, r6
    2ade:	469b      	mov	fp, r3
    2ae0:	9903      	ldr	r1, [sp, #12]
    2ae2:	0c18      	lsrs	r0, r3, #16
    2ae4:	0c0b      	lsrs	r3, r1, #16
    2ae6:	001d      	movs	r5, r3
    2ae8:	9305      	str	r3, [sp, #20]
    2aea:	0409      	lsls	r1, r1, #16
    2aec:	465b      	mov	r3, fp
    2aee:	0c09      	lsrs	r1, r1, #16
    2af0:	000c      	movs	r4, r1
    2af2:	041b      	lsls	r3, r3, #16
    2af4:	0c1b      	lsrs	r3, r3, #16
    2af6:	4344      	muls	r4, r0
    2af8:	9104      	str	r1, [sp, #16]
    2afa:	4359      	muls	r1, r3
    2afc:	436b      	muls	r3, r5
    2afe:	4368      	muls	r0, r5
    2b00:	191b      	adds	r3, r3, r4
    2b02:	0c0d      	lsrs	r5, r1, #16
    2b04:	18eb      	adds	r3, r5, r3
    2b06:	429c      	cmp	r4, r3
    2b08:	d903      	bls.n	2b12 <__aeabi_ddiv+0x2da>
    2b0a:	2480      	movs	r4, #128	; 0x80
    2b0c:	0264      	lsls	r4, r4, #9
    2b0e:	46a4      	mov	ip, r4
    2b10:	4460      	add	r0, ip
    2b12:	0c1c      	lsrs	r4, r3, #16
    2b14:	0409      	lsls	r1, r1, #16
    2b16:	041b      	lsls	r3, r3, #16
    2b18:	0c09      	lsrs	r1, r1, #16
    2b1a:	1820      	adds	r0, r4, r0
    2b1c:	185d      	adds	r5, r3, r1
    2b1e:	4282      	cmp	r2, r0
    2b20:	d200      	bcs.n	2b24 <__aeabi_ddiv+0x2ec>
    2b22:	e0de      	b.n	2ce2 <__aeabi_ddiv+0x4aa>
    2b24:	d100      	bne.n	2b28 <__aeabi_ddiv+0x2f0>
    2b26:	e0d7      	b.n	2cd8 <__aeabi_ddiv+0x4a0>
    2b28:	1a16      	subs	r6, r2, r0
    2b2a:	9b02      	ldr	r3, [sp, #8]
    2b2c:	469c      	mov	ip, r3
    2b2e:	1b5d      	subs	r5, r3, r5
    2b30:	45ac      	cmp	ip, r5
    2b32:	419b      	sbcs	r3, r3
    2b34:	425b      	negs	r3, r3
    2b36:	1af6      	subs	r6, r6, r3
    2b38:	42b7      	cmp	r7, r6
    2b3a:	d100      	bne.n	2b3e <__aeabi_ddiv+0x306>
    2b3c:	e106      	b.n	2d4c <__aeabi_ddiv+0x514>
    2b3e:	4649      	mov	r1, r9
    2b40:	0030      	movs	r0, r6
    2b42:	f7ff f9ab 	bl	1e9c <__aeabi_uidiv>
    2b46:	9b00      	ldr	r3, [sp, #0]
    2b48:	0004      	movs	r4, r0
    2b4a:	4343      	muls	r3, r0
    2b4c:	4649      	mov	r1, r9
    2b4e:	0030      	movs	r0, r6
    2b50:	4698      	mov	r8, r3
    2b52:	f7ff fa29 	bl	1fa8 <__aeabi_uidivmod>
    2b56:	0c2e      	lsrs	r6, r5, #16
    2b58:	0409      	lsls	r1, r1, #16
    2b5a:	430e      	orrs	r6, r1
    2b5c:	45b0      	cmp	r8, r6
    2b5e:	d909      	bls.n	2b74 <__aeabi_ddiv+0x33c>
    2b60:	19f6      	adds	r6, r6, r7
    2b62:	1e63      	subs	r3, r4, #1
    2b64:	42b7      	cmp	r7, r6
    2b66:	d900      	bls.n	2b6a <__aeabi_ddiv+0x332>
    2b68:	e0f3      	b.n	2d52 <__aeabi_ddiv+0x51a>
    2b6a:	45b0      	cmp	r8, r6
    2b6c:	d800      	bhi.n	2b70 <__aeabi_ddiv+0x338>
    2b6e:	e0f0      	b.n	2d52 <__aeabi_ddiv+0x51a>
    2b70:	3c02      	subs	r4, #2
    2b72:	19f6      	adds	r6, r6, r7
    2b74:	4643      	mov	r3, r8
    2b76:	1af3      	subs	r3, r6, r3
    2b78:	4649      	mov	r1, r9
    2b7a:	0018      	movs	r0, r3
    2b7c:	9302      	str	r3, [sp, #8]
    2b7e:	f7ff f98d 	bl	1e9c <__aeabi_uidiv>
    2b82:	9b00      	ldr	r3, [sp, #0]
    2b84:	0006      	movs	r6, r0
    2b86:	4343      	muls	r3, r0
    2b88:	4649      	mov	r1, r9
    2b8a:	9802      	ldr	r0, [sp, #8]
    2b8c:	4698      	mov	r8, r3
    2b8e:	f7ff fa0b 	bl	1fa8 <__aeabi_uidivmod>
    2b92:	042d      	lsls	r5, r5, #16
    2b94:	0409      	lsls	r1, r1, #16
    2b96:	0c2d      	lsrs	r5, r5, #16
    2b98:	430d      	orrs	r5, r1
    2b9a:	45a8      	cmp	r8, r5
    2b9c:	d909      	bls.n	2bb2 <__aeabi_ddiv+0x37a>
    2b9e:	19ed      	adds	r5, r5, r7
    2ba0:	1e73      	subs	r3, r6, #1
    2ba2:	42af      	cmp	r7, r5
    2ba4:	d900      	bls.n	2ba8 <__aeabi_ddiv+0x370>
    2ba6:	e0d6      	b.n	2d56 <__aeabi_ddiv+0x51e>
    2ba8:	45a8      	cmp	r8, r5
    2baa:	d800      	bhi.n	2bae <__aeabi_ddiv+0x376>
    2bac:	e0d3      	b.n	2d56 <__aeabi_ddiv+0x51e>
    2bae:	3e02      	subs	r6, #2
    2bb0:	19ed      	adds	r5, r5, r7
    2bb2:	0424      	lsls	r4, r4, #16
    2bb4:	0021      	movs	r1, r4
    2bb6:	4643      	mov	r3, r8
    2bb8:	4331      	orrs	r1, r6
    2bba:	9e04      	ldr	r6, [sp, #16]
    2bbc:	9a05      	ldr	r2, [sp, #20]
    2bbe:	0030      	movs	r0, r6
    2bc0:	1aed      	subs	r5, r5, r3
    2bc2:	040b      	lsls	r3, r1, #16
    2bc4:	0c0c      	lsrs	r4, r1, #16
    2bc6:	0c1b      	lsrs	r3, r3, #16
    2bc8:	4358      	muls	r0, r3
    2bca:	4366      	muls	r6, r4
    2bcc:	4353      	muls	r3, r2
    2bce:	4354      	muls	r4, r2
    2bd0:	199a      	adds	r2, r3, r6
    2bd2:	0c03      	lsrs	r3, r0, #16
    2bd4:	189b      	adds	r3, r3, r2
    2bd6:	429e      	cmp	r6, r3
    2bd8:	d903      	bls.n	2be2 <__aeabi_ddiv+0x3aa>
    2bda:	2280      	movs	r2, #128	; 0x80
    2bdc:	0252      	lsls	r2, r2, #9
    2bde:	4694      	mov	ip, r2
    2be0:	4464      	add	r4, ip
    2be2:	0c1a      	lsrs	r2, r3, #16
    2be4:	0400      	lsls	r0, r0, #16
    2be6:	041b      	lsls	r3, r3, #16
    2be8:	0c00      	lsrs	r0, r0, #16
    2bea:	1914      	adds	r4, r2, r4
    2bec:	181b      	adds	r3, r3, r0
    2bee:	42a5      	cmp	r5, r4
    2bf0:	d350      	bcc.n	2c94 <__aeabi_ddiv+0x45c>
    2bf2:	d04d      	beq.n	2c90 <__aeabi_ddiv+0x458>
    2bf4:	2301      	movs	r3, #1
    2bf6:	4319      	orrs	r1, r3
    2bf8:	4a96      	ldr	r2, [pc, #600]	; (2e54 <__aeabi_ddiv+0x61c>)
    2bfa:	9b01      	ldr	r3, [sp, #4]
    2bfc:	4694      	mov	ip, r2
    2bfe:	4463      	add	r3, ip
    2c00:	2b00      	cmp	r3, #0
    2c02:	dc00      	bgt.n	2c06 <__aeabi_ddiv+0x3ce>
    2c04:	e6f3      	b.n	29ee <__aeabi_ddiv+0x1b6>
    2c06:	074a      	lsls	r2, r1, #29
    2c08:	d009      	beq.n	2c1e <__aeabi_ddiv+0x3e6>
    2c0a:	220f      	movs	r2, #15
    2c0c:	400a      	ands	r2, r1
    2c0e:	2a04      	cmp	r2, #4
    2c10:	d005      	beq.n	2c1e <__aeabi_ddiv+0x3e6>
    2c12:	1d0a      	adds	r2, r1, #4
    2c14:	428a      	cmp	r2, r1
    2c16:	4189      	sbcs	r1, r1
    2c18:	4249      	negs	r1, r1
    2c1a:	448b      	add	fp, r1
    2c1c:	0011      	movs	r1, r2
    2c1e:	465a      	mov	r2, fp
    2c20:	01d2      	lsls	r2, r2, #7
    2c22:	d508      	bpl.n	2c36 <__aeabi_ddiv+0x3fe>
    2c24:	465a      	mov	r2, fp
    2c26:	4b8c      	ldr	r3, [pc, #560]	; (2e58 <__aeabi_ddiv+0x620>)
    2c28:	401a      	ands	r2, r3
    2c2a:	4693      	mov	fp, r2
    2c2c:	2280      	movs	r2, #128	; 0x80
    2c2e:	00d2      	lsls	r2, r2, #3
    2c30:	4694      	mov	ip, r2
    2c32:	9b01      	ldr	r3, [sp, #4]
    2c34:	4463      	add	r3, ip
    2c36:	4a89      	ldr	r2, [pc, #548]	; (2e5c <__aeabi_ddiv+0x624>)
    2c38:	4293      	cmp	r3, r2
    2c3a:	dd00      	ble.n	2c3e <__aeabi_ddiv+0x406>
    2c3c:	e65b      	b.n	28f6 <__aeabi_ddiv+0xbe>
    2c3e:	465a      	mov	r2, fp
    2c40:	08c9      	lsrs	r1, r1, #3
    2c42:	0750      	lsls	r0, r2, #29
    2c44:	4308      	orrs	r0, r1
    2c46:	0256      	lsls	r6, r2, #9
    2c48:	4651      	mov	r1, sl
    2c4a:	2201      	movs	r2, #1
    2c4c:	055b      	lsls	r3, r3, #21
    2c4e:	4681      	mov	r9, r0
    2c50:	0b36      	lsrs	r6, r6, #12
    2c52:	0d5b      	lsrs	r3, r3, #21
    2c54:	400a      	ands	r2, r1
    2c56:	e655      	b.n	2904 <__aeabi_ddiv+0xcc>
    2c58:	2380      	movs	r3, #128	; 0x80
    2c5a:	031b      	lsls	r3, r3, #12
    2c5c:	421e      	tst	r6, r3
    2c5e:	d011      	beq.n	2c84 <__aeabi_ddiv+0x44c>
    2c60:	465a      	mov	r2, fp
    2c62:	421a      	tst	r2, r3
    2c64:	d10e      	bne.n	2c84 <__aeabi_ddiv+0x44c>
    2c66:	465e      	mov	r6, fp
    2c68:	431e      	orrs	r6, r3
    2c6a:	0336      	lsls	r6, r6, #12
    2c6c:	0b36      	lsrs	r6, r6, #12
    2c6e:	002a      	movs	r2, r5
    2c70:	4689      	mov	r9, r1
    2c72:	4b7b      	ldr	r3, [pc, #492]	; (2e60 <__aeabi_ddiv+0x628>)
    2c74:	e646      	b.n	2904 <__aeabi_ddiv+0xcc>
    2c76:	2b03      	cmp	r3, #3
    2c78:	d100      	bne.n	2c7c <__aeabi_ddiv+0x444>
    2c7a:	e0e1      	b.n	2e40 <__aeabi_ddiv+0x608>
    2c7c:	2b01      	cmp	r3, #1
    2c7e:	d1bb      	bne.n	2bf8 <__aeabi_ddiv+0x3c0>
    2c80:	401a      	ands	r2, r3
    2c82:	e6bb      	b.n	29fc <__aeabi_ddiv+0x1c4>
    2c84:	431e      	orrs	r6, r3
    2c86:	0336      	lsls	r6, r6, #12
    2c88:	0b36      	lsrs	r6, r6, #12
    2c8a:	4642      	mov	r2, r8
    2c8c:	4b74      	ldr	r3, [pc, #464]	; (2e60 <__aeabi_ddiv+0x628>)
    2c8e:	e639      	b.n	2904 <__aeabi_ddiv+0xcc>
    2c90:	2b00      	cmp	r3, #0
    2c92:	d0b1      	beq.n	2bf8 <__aeabi_ddiv+0x3c0>
    2c94:	197d      	adds	r5, r7, r5
    2c96:	1e4a      	subs	r2, r1, #1
    2c98:	42af      	cmp	r7, r5
    2c9a:	d952      	bls.n	2d42 <__aeabi_ddiv+0x50a>
    2c9c:	0011      	movs	r1, r2
    2c9e:	42a5      	cmp	r5, r4
    2ca0:	d1a8      	bne.n	2bf4 <__aeabi_ddiv+0x3bc>
    2ca2:	9a03      	ldr	r2, [sp, #12]
    2ca4:	429a      	cmp	r2, r3
    2ca6:	d1a5      	bne.n	2bf4 <__aeabi_ddiv+0x3bc>
    2ca8:	e7a6      	b.n	2bf8 <__aeabi_ddiv+0x3c0>
    2caa:	0003      	movs	r3, r0
    2cac:	003e      	movs	r6, r7
    2cae:	3b28      	subs	r3, #40	; 0x28
    2cb0:	409e      	lsls	r6, r3
    2cb2:	2300      	movs	r3, #0
    2cb4:	4699      	mov	r9, r3
    2cb6:	e654      	b.n	2962 <__aeabi_ddiv+0x12a>
    2cb8:	f000 ff10 	bl	3adc <__clzsi2>
    2cbc:	3020      	adds	r0, #32
    2cbe:	e641      	b.n	2944 <__aeabi_ddiv+0x10c>
    2cc0:	0003      	movs	r3, r0
    2cc2:	4652      	mov	r2, sl
    2cc4:	3b28      	subs	r3, #40	; 0x28
    2cc6:	409a      	lsls	r2, r3
    2cc8:	2100      	movs	r1, #0
    2cca:	4693      	mov	fp, r2
    2ccc:	e677      	b.n	29be <__aeabi_ddiv+0x186>
    2cce:	4650      	mov	r0, sl
    2cd0:	f000 ff04 	bl	3adc <__clzsi2>
    2cd4:	3020      	adds	r0, #32
    2cd6:	e65e      	b.n	2996 <__aeabi_ddiv+0x15e>
    2cd8:	9b02      	ldr	r3, [sp, #8]
    2cda:	2600      	movs	r6, #0
    2cdc:	42ab      	cmp	r3, r5
    2cde:	d300      	bcc.n	2ce2 <__aeabi_ddiv+0x4aa>
    2ce0:	e723      	b.n	2b2a <__aeabi_ddiv+0x2f2>
    2ce2:	9e03      	ldr	r6, [sp, #12]
    2ce4:	9902      	ldr	r1, [sp, #8]
    2ce6:	46b4      	mov	ip, r6
    2ce8:	4461      	add	r1, ip
    2cea:	4688      	mov	r8, r1
    2cec:	45b0      	cmp	r8, r6
    2cee:	41b6      	sbcs	r6, r6
    2cf0:	465b      	mov	r3, fp
    2cf2:	4276      	negs	r6, r6
    2cf4:	19f6      	adds	r6, r6, r7
    2cf6:	18b2      	adds	r2, r6, r2
    2cf8:	3b01      	subs	r3, #1
    2cfa:	9102      	str	r1, [sp, #8]
    2cfc:	4297      	cmp	r7, r2
    2cfe:	d213      	bcs.n	2d28 <__aeabi_ddiv+0x4f0>
    2d00:	4290      	cmp	r0, r2
    2d02:	d84f      	bhi.n	2da4 <__aeabi_ddiv+0x56c>
    2d04:	d100      	bne.n	2d08 <__aeabi_ddiv+0x4d0>
    2d06:	e08e      	b.n	2e26 <__aeabi_ddiv+0x5ee>
    2d08:	1a16      	subs	r6, r2, r0
    2d0a:	469b      	mov	fp, r3
    2d0c:	e70d      	b.n	2b2a <__aeabi_ddiv+0x2f2>
    2d0e:	4589      	cmp	r9, r1
    2d10:	d200      	bcs.n	2d14 <__aeabi_ddiv+0x4dc>
    2d12:	e68e      	b.n	2a32 <__aeabi_ddiv+0x1fa>
    2d14:	0874      	lsrs	r4, r6, #1
    2d16:	464b      	mov	r3, r9
    2d18:	07f6      	lsls	r6, r6, #31
    2d1a:	0035      	movs	r5, r6
    2d1c:	085b      	lsrs	r3, r3, #1
    2d1e:	431d      	orrs	r5, r3
    2d20:	464b      	mov	r3, r9
    2d22:	07db      	lsls	r3, r3, #31
    2d24:	9302      	str	r3, [sp, #8]
    2d26:	e68b      	b.n	2a40 <__aeabi_ddiv+0x208>
    2d28:	4297      	cmp	r7, r2
    2d2a:	d1ed      	bne.n	2d08 <__aeabi_ddiv+0x4d0>
    2d2c:	9903      	ldr	r1, [sp, #12]
    2d2e:	9c02      	ldr	r4, [sp, #8]
    2d30:	42a1      	cmp	r1, r4
    2d32:	d9e5      	bls.n	2d00 <__aeabi_ddiv+0x4c8>
    2d34:	1a3e      	subs	r6, r7, r0
    2d36:	469b      	mov	fp, r3
    2d38:	e6f7      	b.n	2b2a <__aeabi_ddiv+0x2f2>
    2d3a:	4698      	mov	r8, r3
    2d3c:	e6ca      	b.n	2ad4 <__aeabi_ddiv+0x29c>
    2d3e:	001e      	movs	r6, r3
    2d40:	e6a5      	b.n	2a8e <__aeabi_ddiv+0x256>
    2d42:	42ac      	cmp	r4, r5
    2d44:	d83e      	bhi.n	2dc4 <__aeabi_ddiv+0x58c>
    2d46:	d074      	beq.n	2e32 <__aeabi_ddiv+0x5fa>
    2d48:	0011      	movs	r1, r2
    2d4a:	e753      	b.n	2bf4 <__aeabi_ddiv+0x3bc>
    2d4c:	2101      	movs	r1, #1
    2d4e:	4249      	negs	r1, r1
    2d50:	e752      	b.n	2bf8 <__aeabi_ddiv+0x3c0>
    2d52:	001c      	movs	r4, r3
    2d54:	e70e      	b.n	2b74 <__aeabi_ddiv+0x33c>
    2d56:	001e      	movs	r6, r3
    2d58:	e72b      	b.n	2bb2 <__aeabi_ddiv+0x37a>
    2d5a:	2d1f      	cmp	r5, #31
    2d5c:	dc3c      	bgt.n	2dd8 <__aeabi_ddiv+0x5a0>
    2d5e:	2320      	movs	r3, #32
    2d60:	000a      	movs	r2, r1
    2d62:	4658      	mov	r0, fp
    2d64:	1b5b      	subs	r3, r3, r5
    2d66:	4098      	lsls	r0, r3
    2d68:	40ea      	lsrs	r2, r5
    2d6a:	4099      	lsls	r1, r3
    2d6c:	4302      	orrs	r2, r0
    2d6e:	1e48      	subs	r0, r1, #1
    2d70:	4181      	sbcs	r1, r0
    2d72:	465e      	mov	r6, fp
    2d74:	4311      	orrs	r1, r2
    2d76:	40ee      	lsrs	r6, r5
    2d78:	074b      	lsls	r3, r1, #29
    2d7a:	d009      	beq.n	2d90 <__aeabi_ddiv+0x558>
    2d7c:	230f      	movs	r3, #15
    2d7e:	400b      	ands	r3, r1
    2d80:	2b04      	cmp	r3, #4
    2d82:	d005      	beq.n	2d90 <__aeabi_ddiv+0x558>
    2d84:	000b      	movs	r3, r1
    2d86:	1d19      	adds	r1, r3, #4
    2d88:	4299      	cmp	r1, r3
    2d8a:	419b      	sbcs	r3, r3
    2d8c:	425b      	negs	r3, r3
    2d8e:	18f6      	adds	r6, r6, r3
    2d90:	0233      	lsls	r3, r6, #8
    2d92:	d53c      	bpl.n	2e0e <__aeabi_ddiv+0x5d6>
    2d94:	4653      	mov	r3, sl
    2d96:	2201      	movs	r2, #1
    2d98:	2100      	movs	r1, #0
    2d9a:	401a      	ands	r2, r3
    2d9c:	2600      	movs	r6, #0
    2d9e:	2301      	movs	r3, #1
    2da0:	4689      	mov	r9, r1
    2da2:	e5af      	b.n	2904 <__aeabi_ddiv+0xcc>
    2da4:	2302      	movs	r3, #2
    2da6:	425b      	negs	r3, r3
    2da8:	469c      	mov	ip, r3
    2daa:	9c03      	ldr	r4, [sp, #12]
    2dac:	44e3      	add	fp, ip
    2dae:	46a4      	mov	ip, r4
    2db0:	9b02      	ldr	r3, [sp, #8]
    2db2:	4463      	add	r3, ip
    2db4:	4698      	mov	r8, r3
    2db6:	45a0      	cmp	r8, r4
    2db8:	41b6      	sbcs	r6, r6
    2dba:	4276      	negs	r6, r6
    2dbc:	19f6      	adds	r6, r6, r7
    2dbe:	9302      	str	r3, [sp, #8]
    2dc0:	18b2      	adds	r2, r6, r2
    2dc2:	e6b1      	b.n	2b28 <__aeabi_ddiv+0x2f0>
    2dc4:	9803      	ldr	r0, [sp, #12]
    2dc6:	1e8a      	subs	r2, r1, #2
    2dc8:	0041      	lsls	r1, r0, #1
    2dca:	4281      	cmp	r1, r0
    2dcc:	41b6      	sbcs	r6, r6
    2dce:	4276      	negs	r6, r6
    2dd0:	19f6      	adds	r6, r6, r7
    2dd2:	19ad      	adds	r5, r5, r6
    2dd4:	9103      	str	r1, [sp, #12]
    2dd6:	e761      	b.n	2c9c <__aeabi_ddiv+0x464>
    2dd8:	221f      	movs	r2, #31
    2dda:	4252      	negs	r2, r2
    2ddc:	1ad3      	subs	r3, r2, r3
    2dde:	465a      	mov	r2, fp
    2de0:	40da      	lsrs	r2, r3
    2de2:	0013      	movs	r3, r2
    2de4:	2d20      	cmp	r5, #32
    2de6:	d029      	beq.n	2e3c <__aeabi_ddiv+0x604>
    2de8:	2240      	movs	r2, #64	; 0x40
    2dea:	4658      	mov	r0, fp
    2dec:	1b55      	subs	r5, r2, r5
    2dee:	40a8      	lsls	r0, r5
    2df0:	4301      	orrs	r1, r0
    2df2:	1e48      	subs	r0, r1, #1
    2df4:	4181      	sbcs	r1, r0
    2df6:	2007      	movs	r0, #7
    2df8:	430b      	orrs	r3, r1
    2dfa:	4018      	ands	r0, r3
    2dfc:	2600      	movs	r6, #0
    2dfe:	2800      	cmp	r0, #0
    2e00:	d009      	beq.n	2e16 <__aeabi_ddiv+0x5de>
    2e02:	220f      	movs	r2, #15
    2e04:	2600      	movs	r6, #0
    2e06:	401a      	ands	r2, r3
    2e08:	0019      	movs	r1, r3
    2e0a:	2a04      	cmp	r2, #4
    2e0c:	d1bb      	bne.n	2d86 <__aeabi_ddiv+0x54e>
    2e0e:	000b      	movs	r3, r1
    2e10:	0770      	lsls	r0, r6, #29
    2e12:	0276      	lsls	r6, r6, #9
    2e14:	0b36      	lsrs	r6, r6, #12
    2e16:	08db      	lsrs	r3, r3, #3
    2e18:	4303      	orrs	r3, r0
    2e1a:	4699      	mov	r9, r3
    2e1c:	2201      	movs	r2, #1
    2e1e:	4653      	mov	r3, sl
    2e20:	401a      	ands	r2, r3
    2e22:	2300      	movs	r3, #0
    2e24:	e56e      	b.n	2904 <__aeabi_ddiv+0xcc>
    2e26:	9902      	ldr	r1, [sp, #8]
    2e28:	428d      	cmp	r5, r1
    2e2a:	d8bb      	bhi.n	2da4 <__aeabi_ddiv+0x56c>
    2e2c:	469b      	mov	fp, r3
    2e2e:	2600      	movs	r6, #0
    2e30:	e67b      	b.n	2b2a <__aeabi_ddiv+0x2f2>
    2e32:	9803      	ldr	r0, [sp, #12]
    2e34:	4298      	cmp	r0, r3
    2e36:	d3c5      	bcc.n	2dc4 <__aeabi_ddiv+0x58c>
    2e38:	0011      	movs	r1, r2
    2e3a:	e732      	b.n	2ca2 <__aeabi_ddiv+0x46a>
    2e3c:	2000      	movs	r0, #0
    2e3e:	e7d7      	b.n	2df0 <__aeabi_ddiv+0x5b8>
    2e40:	2680      	movs	r6, #128	; 0x80
    2e42:	465b      	mov	r3, fp
    2e44:	0336      	lsls	r6, r6, #12
    2e46:	431e      	orrs	r6, r3
    2e48:	0336      	lsls	r6, r6, #12
    2e4a:	0b36      	lsrs	r6, r6, #12
    2e4c:	9a00      	ldr	r2, [sp, #0]
    2e4e:	4689      	mov	r9, r1
    2e50:	4b03      	ldr	r3, [pc, #12]	; (2e60 <__aeabi_ddiv+0x628>)
    2e52:	e557      	b.n	2904 <__aeabi_ddiv+0xcc>
    2e54:	000003ff 	.word	0x000003ff
    2e58:	feffffff 	.word	0xfeffffff
    2e5c:	000007fe 	.word	0x000007fe
    2e60:	000007ff 	.word	0x000007ff

00002e64 <__aeabi_dmul>:
    2e64:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e66:	465f      	mov	r7, fp
    2e68:	4656      	mov	r6, sl
    2e6a:	464d      	mov	r5, r9
    2e6c:	4644      	mov	r4, r8
    2e6e:	b4f0      	push	{r4, r5, r6, r7}
    2e70:	030d      	lsls	r5, r1, #12
    2e72:	4699      	mov	r9, r3
    2e74:	004e      	lsls	r6, r1, #1
    2e76:	0b2b      	lsrs	r3, r5, #12
    2e78:	b087      	sub	sp, #28
    2e7a:	0007      	movs	r7, r0
    2e7c:	4692      	mov	sl, r2
    2e7e:	4680      	mov	r8, r0
    2e80:	469b      	mov	fp, r3
    2e82:	0d76      	lsrs	r6, r6, #21
    2e84:	0fcc      	lsrs	r4, r1, #31
    2e86:	2e00      	cmp	r6, #0
    2e88:	d069      	beq.n	2f5e <__aeabi_dmul+0xfa>
    2e8a:	4b6d      	ldr	r3, [pc, #436]	; (3040 <__aeabi_dmul+0x1dc>)
    2e8c:	429e      	cmp	r6, r3
    2e8e:	d035      	beq.n	2efc <__aeabi_dmul+0x98>
    2e90:	465b      	mov	r3, fp
    2e92:	2280      	movs	r2, #128	; 0x80
    2e94:	00dd      	lsls	r5, r3, #3
    2e96:	0412      	lsls	r2, r2, #16
    2e98:	0f43      	lsrs	r3, r0, #29
    2e9a:	4313      	orrs	r3, r2
    2e9c:	432b      	orrs	r3, r5
    2e9e:	469b      	mov	fp, r3
    2ea0:	00c3      	lsls	r3, r0, #3
    2ea2:	4698      	mov	r8, r3
    2ea4:	4b67      	ldr	r3, [pc, #412]	; (3044 <__aeabi_dmul+0x1e0>)
    2ea6:	2700      	movs	r7, #0
    2ea8:	469c      	mov	ip, r3
    2eaa:	2300      	movs	r3, #0
    2eac:	4466      	add	r6, ip
    2eae:	9301      	str	r3, [sp, #4]
    2eb0:	464a      	mov	r2, r9
    2eb2:	0315      	lsls	r5, r2, #12
    2eb4:	0050      	lsls	r0, r2, #1
    2eb6:	0fd2      	lsrs	r2, r2, #31
    2eb8:	4653      	mov	r3, sl
    2eba:	0b2d      	lsrs	r5, r5, #12
    2ebc:	0d40      	lsrs	r0, r0, #21
    2ebe:	4691      	mov	r9, r2
    2ec0:	d100      	bne.n	2ec4 <__aeabi_dmul+0x60>
    2ec2:	e076      	b.n	2fb2 <__aeabi_dmul+0x14e>
    2ec4:	4a5e      	ldr	r2, [pc, #376]	; (3040 <__aeabi_dmul+0x1dc>)
    2ec6:	4290      	cmp	r0, r2
    2ec8:	d06c      	beq.n	2fa4 <__aeabi_dmul+0x140>
    2eca:	2280      	movs	r2, #128	; 0x80
    2ecc:	0f5b      	lsrs	r3, r3, #29
    2ece:	0412      	lsls	r2, r2, #16
    2ed0:	4313      	orrs	r3, r2
    2ed2:	4a5c      	ldr	r2, [pc, #368]	; (3044 <__aeabi_dmul+0x1e0>)
    2ed4:	00ed      	lsls	r5, r5, #3
    2ed6:	4694      	mov	ip, r2
    2ed8:	431d      	orrs	r5, r3
    2eda:	4653      	mov	r3, sl
    2edc:	2200      	movs	r2, #0
    2ede:	00db      	lsls	r3, r3, #3
    2ee0:	4460      	add	r0, ip
    2ee2:	4649      	mov	r1, r9
    2ee4:	1836      	adds	r6, r6, r0
    2ee6:	1c70      	adds	r0, r6, #1
    2ee8:	4061      	eors	r1, r4
    2eea:	9002      	str	r0, [sp, #8]
    2eec:	4317      	orrs	r7, r2
    2eee:	2f0f      	cmp	r7, #15
    2ef0:	d900      	bls.n	2ef4 <__aeabi_dmul+0x90>
    2ef2:	e0af      	b.n	3054 <__aeabi_dmul+0x1f0>
    2ef4:	4854      	ldr	r0, [pc, #336]	; (3048 <__aeabi_dmul+0x1e4>)
    2ef6:	00bf      	lsls	r7, r7, #2
    2ef8:	59c7      	ldr	r7, [r0, r7]
    2efa:	46bf      	mov	pc, r7
    2efc:	465b      	mov	r3, fp
    2efe:	431f      	orrs	r7, r3
    2f00:	d000      	beq.n	2f04 <__aeabi_dmul+0xa0>
    2f02:	e088      	b.n	3016 <__aeabi_dmul+0x1b2>
    2f04:	2300      	movs	r3, #0
    2f06:	469b      	mov	fp, r3
    2f08:	4698      	mov	r8, r3
    2f0a:	3302      	adds	r3, #2
    2f0c:	2708      	movs	r7, #8
    2f0e:	9301      	str	r3, [sp, #4]
    2f10:	e7ce      	b.n	2eb0 <__aeabi_dmul+0x4c>
    2f12:	4649      	mov	r1, r9
    2f14:	2a02      	cmp	r2, #2
    2f16:	d06a      	beq.n	2fee <__aeabi_dmul+0x18a>
    2f18:	2a03      	cmp	r2, #3
    2f1a:	d100      	bne.n	2f1e <__aeabi_dmul+0xba>
    2f1c:	e209      	b.n	3332 <__aeabi_dmul+0x4ce>
    2f1e:	2a01      	cmp	r2, #1
    2f20:	d000      	beq.n	2f24 <__aeabi_dmul+0xc0>
    2f22:	e1bb      	b.n	329c <__aeabi_dmul+0x438>
    2f24:	4011      	ands	r1, r2
    2f26:	2200      	movs	r2, #0
    2f28:	2300      	movs	r3, #0
    2f2a:	2500      	movs	r5, #0
    2f2c:	4690      	mov	r8, r2
    2f2e:	b2cc      	uxtb	r4, r1
    2f30:	2100      	movs	r1, #0
    2f32:	032d      	lsls	r5, r5, #12
    2f34:	0d0a      	lsrs	r2, r1, #20
    2f36:	0512      	lsls	r2, r2, #20
    2f38:	0b2d      	lsrs	r5, r5, #12
    2f3a:	4315      	orrs	r5, r2
    2f3c:	4a43      	ldr	r2, [pc, #268]	; (304c <__aeabi_dmul+0x1e8>)
    2f3e:	051b      	lsls	r3, r3, #20
    2f40:	4015      	ands	r5, r2
    2f42:	431d      	orrs	r5, r3
    2f44:	006d      	lsls	r5, r5, #1
    2f46:	07e4      	lsls	r4, r4, #31
    2f48:	086d      	lsrs	r5, r5, #1
    2f4a:	4325      	orrs	r5, r4
    2f4c:	4640      	mov	r0, r8
    2f4e:	0029      	movs	r1, r5
    2f50:	b007      	add	sp, #28
    2f52:	bc3c      	pop	{r2, r3, r4, r5}
    2f54:	4690      	mov	r8, r2
    2f56:	4699      	mov	r9, r3
    2f58:	46a2      	mov	sl, r4
    2f5a:	46ab      	mov	fp, r5
    2f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f5e:	4303      	orrs	r3, r0
    2f60:	d052      	beq.n	3008 <__aeabi_dmul+0x1a4>
    2f62:	465b      	mov	r3, fp
    2f64:	2b00      	cmp	r3, #0
    2f66:	d100      	bne.n	2f6a <__aeabi_dmul+0x106>
    2f68:	e18a      	b.n	3280 <__aeabi_dmul+0x41c>
    2f6a:	4658      	mov	r0, fp
    2f6c:	f000 fdb6 	bl	3adc <__clzsi2>
    2f70:	0003      	movs	r3, r0
    2f72:	3b0b      	subs	r3, #11
    2f74:	2b1c      	cmp	r3, #28
    2f76:	dd00      	ble.n	2f7a <__aeabi_dmul+0x116>
    2f78:	e17b      	b.n	3272 <__aeabi_dmul+0x40e>
    2f7a:	221d      	movs	r2, #29
    2f7c:	1ad3      	subs	r3, r2, r3
    2f7e:	003a      	movs	r2, r7
    2f80:	0001      	movs	r1, r0
    2f82:	465d      	mov	r5, fp
    2f84:	40da      	lsrs	r2, r3
    2f86:	3908      	subs	r1, #8
    2f88:	408d      	lsls	r5, r1
    2f8a:	0013      	movs	r3, r2
    2f8c:	408f      	lsls	r7, r1
    2f8e:	432b      	orrs	r3, r5
    2f90:	469b      	mov	fp, r3
    2f92:	46b8      	mov	r8, r7
    2f94:	4b2e      	ldr	r3, [pc, #184]	; (3050 <__aeabi_dmul+0x1ec>)
    2f96:	2700      	movs	r7, #0
    2f98:	469c      	mov	ip, r3
    2f9a:	2300      	movs	r3, #0
    2f9c:	4460      	add	r0, ip
    2f9e:	4246      	negs	r6, r0
    2fa0:	9301      	str	r3, [sp, #4]
    2fa2:	e785      	b.n	2eb0 <__aeabi_dmul+0x4c>
    2fa4:	4652      	mov	r2, sl
    2fa6:	432a      	orrs	r2, r5
    2fa8:	d12c      	bne.n	3004 <__aeabi_dmul+0x1a0>
    2faa:	2500      	movs	r5, #0
    2fac:	2300      	movs	r3, #0
    2fae:	2202      	movs	r2, #2
    2fb0:	e797      	b.n	2ee2 <__aeabi_dmul+0x7e>
    2fb2:	4652      	mov	r2, sl
    2fb4:	432a      	orrs	r2, r5
    2fb6:	d021      	beq.n	2ffc <__aeabi_dmul+0x198>
    2fb8:	2d00      	cmp	r5, #0
    2fba:	d100      	bne.n	2fbe <__aeabi_dmul+0x15a>
    2fbc:	e154      	b.n	3268 <__aeabi_dmul+0x404>
    2fbe:	0028      	movs	r0, r5
    2fc0:	f000 fd8c 	bl	3adc <__clzsi2>
    2fc4:	0003      	movs	r3, r0
    2fc6:	3b0b      	subs	r3, #11
    2fc8:	2b1c      	cmp	r3, #28
    2fca:	dd00      	ble.n	2fce <__aeabi_dmul+0x16a>
    2fcc:	e146      	b.n	325c <__aeabi_dmul+0x3f8>
    2fce:	211d      	movs	r1, #29
    2fd0:	1acb      	subs	r3, r1, r3
    2fd2:	4651      	mov	r1, sl
    2fd4:	0002      	movs	r2, r0
    2fd6:	40d9      	lsrs	r1, r3
    2fd8:	4653      	mov	r3, sl
    2fda:	3a08      	subs	r2, #8
    2fdc:	4095      	lsls	r5, r2
    2fde:	4093      	lsls	r3, r2
    2fe0:	430d      	orrs	r5, r1
    2fe2:	4a1b      	ldr	r2, [pc, #108]	; (3050 <__aeabi_dmul+0x1ec>)
    2fe4:	4694      	mov	ip, r2
    2fe6:	4460      	add	r0, ip
    2fe8:	4240      	negs	r0, r0
    2fea:	2200      	movs	r2, #0
    2fec:	e779      	b.n	2ee2 <__aeabi_dmul+0x7e>
    2fee:	2401      	movs	r4, #1
    2ff0:	2200      	movs	r2, #0
    2ff2:	400c      	ands	r4, r1
    2ff4:	4b12      	ldr	r3, [pc, #72]	; (3040 <__aeabi_dmul+0x1dc>)
    2ff6:	2500      	movs	r5, #0
    2ff8:	4690      	mov	r8, r2
    2ffa:	e799      	b.n	2f30 <__aeabi_dmul+0xcc>
    2ffc:	2500      	movs	r5, #0
    2ffe:	2300      	movs	r3, #0
    3000:	2201      	movs	r2, #1
    3002:	e76e      	b.n	2ee2 <__aeabi_dmul+0x7e>
    3004:	2203      	movs	r2, #3
    3006:	e76c      	b.n	2ee2 <__aeabi_dmul+0x7e>
    3008:	2300      	movs	r3, #0
    300a:	469b      	mov	fp, r3
    300c:	4698      	mov	r8, r3
    300e:	3301      	adds	r3, #1
    3010:	2704      	movs	r7, #4
    3012:	9301      	str	r3, [sp, #4]
    3014:	e74c      	b.n	2eb0 <__aeabi_dmul+0x4c>
    3016:	2303      	movs	r3, #3
    3018:	270c      	movs	r7, #12
    301a:	9301      	str	r3, [sp, #4]
    301c:	e748      	b.n	2eb0 <__aeabi_dmul+0x4c>
    301e:	2300      	movs	r3, #0
    3020:	2580      	movs	r5, #128	; 0x80
    3022:	4698      	mov	r8, r3
    3024:	2400      	movs	r4, #0
    3026:	032d      	lsls	r5, r5, #12
    3028:	4b05      	ldr	r3, [pc, #20]	; (3040 <__aeabi_dmul+0x1dc>)
    302a:	e781      	b.n	2f30 <__aeabi_dmul+0xcc>
    302c:	465d      	mov	r5, fp
    302e:	4643      	mov	r3, r8
    3030:	9a01      	ldr	r2, [sp, #4]
    3032:	e76f      	b.n	2f14 <__aeabi_dmul+0xb0>
    3034:	465d      	mov	r5, fp
    3036:	4643      	mov	r3, r8
    3038:	0021      	movs	r1, r4
    303a:	9a01      	ldr	r2, [sp, #4]
    303c:	e76a      	b.n	2f14 <__aeabi_dmul+0xb0>
    303e:	46c0      	nop			; (mov r8, r8)
    3040:	000007ff 	.word	0x000007ff
    3044:	fffffc01 	.word	0xfffffc01
    3048:	00003c48 	.word	0x00003c48
    304c:	800fffff 	.word	0x800fffff
    3050:	000003f3 	.word	0x000003f3
    3054:	4642      	mov	r2, r8
    3056:	0c12      	lsrs	r2, r2, #16
    3058:	4691      	mov	r9, r2
    305a:	0c1a      	lsrs	r2, r3, #16
    305c:	4694      	mov	ip, r2
    305e:	4642      	mov	r2, r8
    3060:	0417      	lsls	r7, r2, #16
    3062:	464a      	mov	r2, r9
    3064:	041b      	lsls	r3, r3, #16
    3066:	0c1b      	lsrs	r3, r3, #16
    3068:	435a      	muls	r2, r3
    306a:	4660      	mov	r0, ip
    306c:	4690      	mov	r8, r2
    306e:	464a      	mov	r2, r9
    3070:	4342      	muls	r2, r0
    3072:	0010      	movs	r0, r2
    3074:	9203      	str	r2, [sp, #12]
    3076:	4662      	mov	r2, ip
    3078:	001c      	movs	r4, r3
    307a:	0c3f      	lsrs	r7, r7, #16
    307c:	437a      	muls	r2, r7
    307e:	437c      	muls	r4, r7
    3080:	4442      	add	r2, r8
    3082:	9201      	str	r2, [sp, #4]
    3084:	0c22      	lsrs	r2, r4, #16
    3086:	4692      	mov	sl, r2
    3088:	9a01      	ldr	r2, [sp, #4]
    308a:	4452      	add	r2, sl
    308c:	4590      	cmp	r8, r2
    308e:	d906      	bls.n	309e <__aeabi_dmul+0x23a>
    3090:	4682      	mov	sl, r0
    3092:	2080      	movs	r0, #128	; 0x80
    3094:	0240      	lsls	r0, r0, #9
    3096:	4680      	mov	r8, r0
    3098:	44c2      	add	sl, r8
    309a:	4650      	mov	r0, sl
    309c:	9003      	str	r0, [sp, #12]
    309e:	0c10      	lsrs	r0, r2, #16
    30a0:	9004      	str	r0, [sp, #16]
    30a2:	4648      	mov	r0, r9
    30a4:	0424      	lsls	r4, r4, #16
    30a6:	0c24      	lsrs	r4, r4, #16
    30a8:	0412      	lsls	r2, r2, #16
    30aa:	1912      	adds	r2, r2, r4
    30ac:	9205      	str	r2, [sp, #20]
    30ae:	0c2a      	lsrs	r2, r5, #16
    30b0:	042d      	lsls	r5, r5, #16
    30b2:	0c2d      	lsrs	r5, r5, #16
    30b4:	4368      	muls	r0, r5
    30b6:	002c      	movs	r4, r5
    30b8:	4682      	mov	sl, r0
    30ba:	4648      	mov	r0, r9
    30bc:	437c      	muls	r4, r7
    30be:	4350      	muls	r0, r2
    30c0:	4681      	mov	r9, r0
    30c2:	0c20      	lsrs	r0, r4, #16
    30c4:	4680      	mov	r8, r0
    30c6:	4357      	muls	r7, r2
    30c8:	4457      	add	r7, sl
    30ca:	4447      	add	r7, r8
    30cc:	45ba      	cmp	sl, r7
    30ce:	d903      	bls.n	30d8 <__aeabi_dmul+0x274>
    30d0:	2080      	movs	r0, #128	; 0x80
    30d2:	0240      	lsls	r0, r0, #9
    30d4:	4680      	mov	r8, r0
    30d6:	44c1      	add	r9, r8
    30d8:	0c38      	lsrs	r0, r7, #16
    30da:	043f      	lsls	r7, r7, #16
    30dc:	46b8      	mov	r8, r7
    30de:	4448      	add	r0, r9
    30e0:	0424      	lsls	r4, r4, #16
    30e2:	0c24      	lsrs	r4, r4, #16
    30e4:	9001      	str	r0, [sp, #4]
    30e6:	9804      	ldr	r0, [sp, #16]
    30e8:	44a0      	add	r8, r4
    30ea:	4440      	add	r0, r8
    30ec:	9004      	str	r0, [sp, #16]
    30ee:	4658      	mov	r0, fp
    30f0:	0c00      	lsrs	r0, r0, #16
    30f2:	4681      	mov	r9, r0
    30f4:	4658      	mov	r0, fp
    30f6:	0404      	lsls	r4, r0, #16
    30f8:	0c20      	lsrs	r0, r4, #16
    30fa:	4682      	mov	sl, r0
    30fc:	0007      	movs	r7, r0
    30fe:	4648      	mov	r0, r9
    3100:	435f      	muls	r7, r3
    3102:	464c      	mov	r4, r9
    3104:	4343      	muls	r3, r0
    3106:	4660      	mov	r0, ip
    3108:	4360      	muls	r0, r4
    310a:	4664      	mov	r4, ip
    310c:	4683      	mov	fp, r0
    310e:	4650      	mov	r0, sl
    3110:	4344      	muls	r4, r0
    3112:	0c38      	lsrs	r0, r7, #16
    3114:	4684      	mov	ip, r0
    3116:	18e4      	adds	r4, r4, r3
    3118:	4464      	add	r4, ip
    311a:	42a3      	cmp	r3, r4
    311c:	d903      	bls.n	3126 <__aeabi_dmul+0x2c2>
    311e:	2380      	movs	r3, #128	; 0x80
    3120:	025b      	lsls	r3, r3, #9
    3122:	469c      	mov	ip, r3
    3124:	44e3      	add	fp, ip
    3126:	4648      	mov	r0, r9
    3128:	043f      	lsls	r7, r7, #16
    312a:	0c23      	lsrs	r3, r4, #16
    312c:	0c3f      	lsrs	r7, r7, #16
    312e:	0424      	lsls	r4, r4, #16
    3130:	19e4      	adds	r4, r4, r7
    3132:	4657      	mov	r7, sl
    3134:	4368      	muls	r0, r5
    3136:	436f      	muls	r7, r5
    3138:	4684      	mov	ip, r0
    313a:	464d      	mov	r5, r9
    313c:	4650      	mov	r0, sl
    313e:	4355      	muls	r5, r2
    3140:	4342      	muls	r2, r0
    3142:	0c38      	lsrs	r0, r7, #16
    3144:	4681      	mov	r9, r0
    3146:	4462      	add	r2, ip
    3148:	444a      	add	r2, r9
    314a:	445b      	add	r3, fp
    314c:	4594      	cmp	ip, r2
    314e:	d903      	bls.n	3158 <__aeabi_dmul+0x2f4>
    3150:	2080      	movs	r0, #128	; 0x80
    3152:	0240      	lsls	r0, r0, #9
    3154:	4684      	mov	ip, r0
    3156:	4465      	add	r5, ip
    3158:	9803      	ldr	r0, [sp, #12]
    315a:	043f      	lsls	r7, r7, #16
    315c:	4683      	mov	fp, r0
    315e:	9804      	ldr	r0, [sp, #16]
    3160:	0c3f      	lsrs	r7, r7, #16
    3162:	4684      	mov	ip, r0
    3164:	44e3      	add	fp, ip
    3166:	45c3      	cmp	fp, r8
    3168:	4180      	sbcs	r0, r0
    316a:	4240      	negs	r0, r0
    316c:	4682      	mov	sl, r0
    316e:	0410      	lsls	r0, r2, #16
    3170:	4684      	mov	ip, r0
    3172:	9801      	ldr	r0, [sp, #4]
    3174:	4467      	add	r7, ip
    3176:	4684      	mov	ip, r0
    3178:	4467      	add	r7, ip
    317a:	44a3      	add	fp, r4
    317c:	46bc      	mov	ip, r7
    317e:	45a3      	cmp	fp, r4
    3180:	41a4      	sbcs	r4, r4
    3182:	4699      	mov	r9, r3
    3184:	44d4      	add	ip, sl
    3186:	4264      	negs	r4, r4
    3188:	4287      	cmp	r7, r0
    318a:	41bf      	sbcs	r7, r7
    318c:	45d4      	cmp	ip, sl
    318e:	4180      	sbcs	r0, r0
    3190:	44e1      	add	r9, ip
    3192:	46a0      	mov	r8, r4
    3194:	4599      	cmp	r9, r3
    3196:	419b      	sbcs	r3, r3
    3198:	427f      	negs	r7, r7
    319a:	4240      	negs	r0, r0
    319c:	44c8      	add	r8, r9
    319e:	4307      	orrs	r7, r0
    31a0:	0c12      	lsrs	r2, r2, #16
    31a2:	18ba      	adds	r2, r7, r2
    31a4:	45a0      	cmp	r8, r4
    31a6:	41a4      	sbcs	r4, r4
    31a8:	425f      	negs	r7, r3
    31aa:	003b      	movs	r3, r7
    31ac:	4264      	negs	r4, r4
    31ae:	4323      	orrs	r3, r4
    31b0:	18d7      	adds	r7, r2, r3
    31b2:	4643      	mov	r3, r8
    31b4:	197d      	adds	r5, r7, r5
    31b6:	0ddb      	lsrs	r3, r3, #23
    31b8:	026d      	lsls	r5, r5, #9
    31ba:	431d      	orrs	r5, r3
    31bc:	465b      	mov	r3, fp
    31be:	025a      	lsls	r2, r3, #9
    31c0:	9b05      	ldr	r3, [sp, #20]
    31c2:	431a      	orrs	r2, r3
    31c4:	1e53      	subs	r3, r2, #1
    31c6:	419a      	sbcs	r2, r3
    31c8:	465b      	mov	r3, fp
    31ca:	0ddb      	lsrs	r3, r3, #23
    31cc:	431a      	orrs	r2, r3
    31ce:	4643      	mov	r3, r8
    31d0:	025b      	lsls	r3, r3, #9
    31d2:	4313      	orrs	r3, r2
    31d4:	01ea      	lsls	r2, r5, #7
    31d6:	d507      	bpl.n	31e8 <__aeabi_dmul+0x384>
    31d8:	2201      	movs	r2, #1
    31da:	085c      	lsrs	r4, r3, #1
    31dc:	4013      	ands	r3, r2
    31de:	4323      	orrs	r3, r4
    31e0:	07ea      	lsls	r2, r5, #31
    31e2:	9e02      	ldr	r6, [sp, #8]
    31e4:	4313      	orrs	r3, r2
    31e6:	086d      	lsrs	r5, r5, #1
    31e8:	4a57      	ldr	r2, [pc, #348]	; (3348 <__aeabi_dmul+0x4e4>)
    31ea:	18b2      	adds	r2, r6, r2
    31ec:	2a00      	cmp	r2, #0
    31ee:	dd4b      	ble.n	3288 <__aeabi_dmul+0x424>
    31f0:	0758      	lsls	r0, r3, #29
    31f2:	d009      	beq.n	3208 <__aeabi_dmul+0x3a4>
    31f4:	200f      	movs	r0, #15
    31f6:	4018      	ands	r0, r3
    31f8:	2804      	cmp	r0, #4
    31fa:	d005      	beq.n	3208 <__aeabi_dmul+0x3a4>
    31fc:	1d18      	adds	r0, r3, #4
    31fe:	4298      	cmp	r0, r3
    3200:	419b      	sbcs	r3, r3
    3202:	425b      	negs	r3, r3
    3204:	18ed      	adds	r5, r5, r3
    3206:	0003      	movs	r3, r0
    3208:	01e8      	lsls	r0, r5, #7
    320a:	d504      	bpl.n	3216 <__aeabi_dmul+0x3b2>
    320c:	4a4f      	ldr	r2, [pc, #316]	; (334c <__aeabi_dmul+0x4e8>)
    320e:	4015      	ands	r5, r2
    3210:	2280      	movs	r2, #128	; 0x80
    3212:	00d2      	lsls	r2, r2, #3
    3214:	18b2      	adds	r2, r6, r2
    3216:	484e      	ldr	r0, [pc, #312]	; (3350 <__aeabi_dmul+0x4ec>)
    3218:	4282      	cmp	r2, r0
    321a:	dd00      	ble.n	321e <__aeabi_dmul+0x3ba>
    321c:	e6e7      	b.n	2fee <__aeabi_dmul+0x18a>
    321e:	2401      	movs	r4, #1
    3220:	08db      	lsrs	r3, r3, #3
    3222:	0768      	lsls	r0, r5, #29
    3224:	4318      	orrs	r0, r3
    3226:	026d      	lsls	r5, r5, #9
    3228:	0553      	lsls	r3, r2, #21
    322a:	4680      	mov	r8, r0
    322c:	0b2d      	lsrs	r5, r5, #12
    322e:	0d5b      	lsrs	r3, r3, #21
    3230:	400c      	ands	r4, r1
    3232:	e67d      	b.n	2f30 <__aeabi_dmul+0xcc>
    3234:	2280      	movs	r2, #128	; 0x80
    3236:	4659      	mov	r1, fp
    3238:	0312      	lsls	r2, r2, #12
    323a:	4211      	tst	r1, r2
    323c:	d008      	beq.n	3250 <__aeabi_dmul+0x3ec>
    323e:	4215      	tst	r5, r2
    3240:	d106      	bne.n	3250 <__aeabi_dmul+0x3ec>
    3242:	4315      	orrs	r5, r2
    3244:	032d      	lsls	r5, r5, #12
    3246:	4698      	mov	r8, r3
    3248:	0b2d      	lsrs	r5, r5, #12
    324a:	464c      	mov	r4, r9
    324c:	4b41      	ldr	r3, [pc, #260]	; (3354 <__aeabi_dmul+0x4f0>)
    324e:	e66f      	b.n	2f30 <__aeabi_dmul+0xcc>
    3250:	465d      	mov	r5, fp
    3252:	4315      	orrs	r5, r2
    3254:	032d      	lsls	r5, r5, #12
    3256:	0b2d      	lsrs	r5, r5, #12
    3258:	4b3e      	ldr	r3, [pc, #248]	; (3354 <__aeabi_dmul+0x4f0>)
    325a:	e669      	b.n	2f30 <__aeabi_dmul+0xcc>
    325c:	0003      	movs	r3, r0
    325e:	4655      	mov	r5, sl
    3260:	3b28      	subs	r3, #40	; 0x28
    3262:	409d      	lsls	r5, r3
    3264:	2300      	movs	r3, #0
    3266:	e6bc      	b.n	2fe2 <__aeabi_dmul+0x17e>
    3268:	4650      	mov	r0, sl
    326a:	f000 fc37 	bl	3adc <__clzsi2>
    326e:	3020      	adds	r0, #32
    3270:	e6a8      	b.n	2fc4 <__aeabi_dmul+0x160>
    3272:	0003      	movs	r3, r0
    3274:	3b28      	subs	r3, #40	; 0x28
    3276:	409f      	lsls	r7, r3
    3278:	2300      	movs	r3, #0
    327a:	46bb      	mov	fp, r7
    327c:	4698      	mov	r8, r3
    327e:	e689      	b.n	2f94 <__aeabi_dmul+0x130>
    3280:	f000 fc2c 	bl	3adc <__clzsi2>
    3284:	3020      	adds	r0, #32
    3286:	e673      	b.n	2f70 <__aeabi_dmul+0x10c>
    3288:	2401      	movs	r4, #1
    328a:	1aa6      	subs	r6, r4, r2
    328c:	2e38      	cmp	r6, #56	; 0x38
    328e:	dd07      	ble.n	32a0 <__aeabi_dmul+0x43c>
    3290:	2200      	movs	r2, #0
    3292:	400c      	ands	r4, r1
    3294:	2300      	movs	r3, #0
    3296:	2500      	movs	r5, #0
    3298:	4690      	mov	r8, r2
    329a:	e649      	b.n	2f30 <__aeabi_dmul+0xcc>
    329c:	9e02      	ldr	r6, [sp, #8]
    329e:	e7a3      	b.n	31e8 <__aeabi_dmul+0x384>
    32a0:	2e1f      	cmp	r6, #31
    32a2:	dc20      	bgt.n	32e6 <__aeabi_dmul+0x482>
    32a4:	2220      	movs	r2, #32
    32a6:	002c      	movs	r4, r5
    32a8:	0018      	movs	r0, r3
    32aa:	1b92      	subs	r2, r2, r6
    32ac:	40f0      	lsrs	r0, r6
    32ae:	4094      	lsls	r4, r2
    32b0:	4093      	lsls	r3, r2
    32b2:	4304      	orrs	r4, r0
    32b4:	1e58      	subs	r0, r3, #1
    32b6:	4183      	sbcs	r3, r0
    32b8:	431c      	orrs	r4, r3
    32ba:	40f5      	lsrs	r5, r6
    32bc:	0763      	lsls	r3, r4, #29
    32be:	d009      	beq.n	32d4 <__aeabi_dmul+0x470>
    32c0:	230f      	movs	r3, #15
    32c2:	4023      	ands	r3, r4
    32c4:	2b04      	cmp	r3, #4
    32c6:	d005      	beq.n	32d4 <__aeabi_dmul+0x470>
    32c8:	0023      	movs	r3, r4
    32ca:	1d1c      	adds	r4, r3, #4
    32cc:	429c      	cmp	r4, r3
    32ce:	4192      	sbcs	r2, r2
    32d0:	4252      	negs	r2, r2
    32d2:	18ad      	adds	r5, r5, r2
    32d4:	022b      	lsls	r3, r5, #8
    32d6:	d51f      	bpl.n	3318 <__aeabi_dmul+0x4b4>
    32d8:	2401      	movs	r4, #1
    32da:	2200      	movs	r2, #0
    32dc:	400c      	ands	r4, r1
    32de:	2301      	movs	r3, #1
    32e0:	2500      	movs	r5, #0
    32e2:	4690      	mov	r8, r2
    32e4:	e624      	b.n	2f30 <__aeabi_dmul+0xcc>
    32e6:	201f      	movs	r0, #31
    32e8:	002c      	movs	r4, r5
    32ea:	4240      	negs	r0, r0
    32ec:	1a82      	subs	r2, r0, r2
    32ee:	40d4      	lsrs	r4, r2
    32f0:	2e20      	cmp	r6, #32
    32f2:	d01c      	beq.n	332e <__aeabi_dmul+0x4ca>
    32f4:	2240      	movs	r2, #64	; 0x40
    32f6:	1b96      	subs	r6, r2, r6
    32f8:	40b5      	lsls	r5, r6
    32fa:	432b      	orrs	r3, r5
    32fc:	1e58      	subs	r0, r3, #1
    32fe:	4183      	sbcs	r3, r0
    3300:	2007      	movs	r0, #7
    3302:	4323      	orrs	r3, r4
    3304:	4018      	ands	r0, r3
    3306:	2500      	movs	r5, #0
    3308:	2800      	cmp	r0, #0
    330a:	d009      	beq.n	3320 <__aeabi_dmul+0x4bc>
    330c:	220f      	movs	r2, #15
    330e:	2500      	movs	r5, #0
    3310:	401a      	ands	r2, r3
    3312:	001c      	movs	r4, r3
    3314:	2a04      	cmp	r2, #4
    3316:	d1d8      	bne.n	32ca <__aeabi_dmul+0x466>
    3318:	0023      	movs	r3, r4
    331a:	0768      	lsls	r0, r5, #29
    331c:	026d      	lsls	r5, r5, #9
    331e:	0b2d      	lsrs	r5, r5, #12
    3320:	2401      	movs	r4, #1
    3322:	08db      	lsrs	r3, r3, #3
    3324:	4303      	orrs	r3, r0
    3326:	4698      	mov	r8, r3
    3328:	400c      	ands	r4, r1
    332a:	2300      	movs	r3, #0
    332c:	e600      	b.n	2f30 <__aeabi_dmul+0xcc>
    332e:	2500      	movs	r5, #0
    3330:	e7e3      	b.n	32fa <__aeabi_dmul+0x496>
    3332:	2280      	movs	r2, #128	; 0x80
    3334:	2401      	movs	r4, #1
    3336:	0312      	lsls	r2, r2, #12
    3338:	4315      	orrs	r5, r2
    333a:	032d      	lsls	r5, r5, #12
    333c:	4698      	mov	r8, r3
    333e:	0b2d      	lsrs	r5, r5, #12
    3340:	400c      	ands	r4, r1
    3342:	4b04      	ldr	r3, [pc, #16]	; (3354 <__aeabi_dmul+0x4f0>)
    3344:	e5f4      	b.n	2f30 <__aeabi_dmul+0xcc>
    3346:	46c0      	nop			; (mov r8, r8)
    3348:	000003ff 	.word	0x000003ff
    334c:	feffffff 	.word	0xfeffffff
    3350:	000007fe 	.word	0x000007fe
    3354:	000007ff 	.word	0x000007ff

00003358 <__aeabi_dsub>:
    3358:	b5f0      	push	{r4, r5, r6, r7, lr}
    335a:	4657      	mov	r7, sl
    335c:	464e      	mov	r6, r9
    335e:	4645      	mov	r5, r8
    3360:	b4e0      	push	{r5, r6, r7}
    3362:	000e      	movs	r6, r1
    3364:	0011      	movs	r1, r2
    3366:	0ff2      	lsrs	r2, r6, #31
    3368:	4692      	mov	sl, r2
    336a:	00c5      	lsls	r5, r0, #3
    336c:	0f42      	lsrs	r2, r0, #29
    336e:	0318      	lsls	r0, r3, #12
    3370:	0337      	lsls	r7, r6, #12
    3372:	0074      	lsls	r4, r6, #1
    3374:	0a40      	lsrs	r0, r0, #9
    3376:	0f4e      	lsrs	r6, r1, #29
    3378:	0a7f      	lsrs	r7, r7, #9
    337a:	4330      	orrs	r0, r6
    337c:	4ecf      	ldr	r6, [pc, #828]	; (36bc <__aeabi_dsub+0x364>)
    337e:	4317      	orrs	r7, r2
    3380:	005a      	lsls	r2, r3, #1
    3382:	0d64      	lsrs	r4, r4, #21
    3384:	0d52      	lsrs	r2, r2, #21
    3386:	0fdb      	lsrs	r3, r3, #31
    3388:	00c9      	lsls	r1, r1, #3
    338a:	42b2      	cmp	r2, r6
    338c:	d100      	bne.n	3390 <__aeabi_dsub+0x38>
    338e:	e0e5      	b.n	355c <__aeabi_dsub+0x204>
    3390:	2601      	movs	r6, #1
    3392:	4073      	eors	r3, r6
    3394:	1aa6      	subs	r6, r4, r2
    3396:	46b4      	mov	ip, r6
    3398:	4553      	cmp	r3, sl
    339a:	d100      	bne.n	339e <__aeabi_dsub+0x46>
    339c:	e0af      	b.n	34fe <__aeabi_dsub+0x1a6>
    339e:	2e00      	cmp	r6, #0
    33a0:	dc00      	bgt.n	33a4 <__aeabi_dsub+0x4c>
    33a2:	e10d      	b.n	35c0 <__aeabi_dsub+0x268>
    33a4:	2a00      	cmp	r2, #0
    33a6:	d13a      	bne.n	341e <__aeabi_dsub+0xc6>
    33a8:	0003      	movs	r3, r0
    33aa:	430b      	orrs	r3, r1
    33ac:	d000      	beq.n	33b0 <__aeabi_dsub+0x58>
    33ae:	e0e4      	b.n	357a <__aeabi_dsub+0x222>
    33b0:	076b      	lsls	r3, r5, #29
    33b2:	d009      	beq.n	33c8 <__aeabi_dsub+0x70>
    33b4:	230f      	movs	r3, #15
    33b6:	402b      	ands	r3, r5
    33b8:	2b04      	cmp	r3, #4
    33ba:	d005      	beq.n	33c8 <__aeabi_dsub+0x70>
    33bc:	1d2b      	adds	r3, r5, #4
    33be:	42ab      	cmp	r3, r5
    33c0:	41ad      	sbcs	r5, r5
    33c2:	426d      	negs	r5, r5
    33c4:	197f      	adds	r7, r7, r5
    33c6:	001d      	movs	r5, r3
    33c8:	023b      	lsls	r3, r7, #8
    33ca:	d400      	bmi.n	33ce <__aeabi_dsub+0x76>
    33cc:	e088      	b.n	34e0 <__aeabi_dsub+0x188>
    33ce:	4bbb      	ldr	r3, [pc, #748]	; (36bc <__aeabi_dsub+0x364>)
    33d0:	3401      	adds	r4, #1
    33d2:	429c      	cmp	r4, r3
    33d4:	d100      	bne.n	33d8 <__aeabi_dsub+0x80>
    33d6:	e110      	b.n	35fa <__aeabi_dsub+0x2a2>
    33d8:	003a      	movs	r2, r7
    33da:	4bb9      	ldr	r3, [pc, #740]	; (36c0 <__aeabi_dsub+0x368>)
    33dc:	4651      	mov	r1, sl
    33de:	401a      	ands	r2, r3
    33e0:	2301      	movs	r3, #1
    33e2:	0750      	lsls	r0, r2, #29
    33e4:	08ed      	lsrs	r5, r5, #3
    33e6:	0252      	lsls	r2, r2, #9
    33e8:	0564      	lsls	r4, r4, #21
    33ea:	4305      	orrs	r5, r0
    33ec:	0b12      	lsrs	r2, r2, #12
    33ee:	0d64      	lsrs	r4, r4, #21
    33f0:	400b      	ands	r3, r1
    33f2:	2100      	movs	r1, #0
    33f4:	0028      	movs	r0, r5
    33f6:	0312      	lsls	r2, r2, #12
    33f8:	0d0d      	lsrs	r5, r1, #20
    33fa:	0b12      	lsrs	r2, r2, #12
    33fc:	0564      	lsls	r4, r4, #21
    33fe:	052d      	lsls	r5, r5, #20
    3400:	4315      	orrs	r5, r2
    3402:	0862      	lsrs	r2, r4, #1
    3404:	4caf      	ldr	r4, [pc, #700]	; (36c4 <__aeabi_dsub+0x36c>)
    3406:	07db      	lsls	r3, r3, #31
    3408:	402c      	ands	r4, r5
    340a:	4314      	orrs	r4, r2
    340c:	0064      	lsls	r4, r4, #1
    340e:	0864      	lsrs	r4, r4, #1
    3410:	431c      	orrs	r4, r3
    3412:	0021      	movs	r1, r4
    3414:	bc1c      	pop	{r2, r3, r4}
    3416:	4690      	mov	r8, r2
    3418:	4699      	mov	r9, r3
    341a:	46a2      	mov	sl, r4
    341c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    341e:	4ba7      	ldr	r3, [pc, #668]	; (36bc <__aeabi_dsub+0x364>)
    3420:	429c      	cmp	r4, r3
    3422:	d0c5      	beq.n	33b0 <__aeabi_dsub+0x58>
    3424:	2380      	movs	r3, #128	; 0x80
    3426:	041b      	lsls	r3, r3, #16
    3428:	4318      	orrs	r0, r3
    342a:	4663      	mov	r3, ip
    342c:	2b38      	cmp	r3, #56	; 0x38
    342e:	dd00      	ble.n	3432 <__aeabi_dsub+0xda>
    3430:	e0fd      	b.n	362e <__aeabi_dsub+0x2d6>
    3432:	2b1f      	cmp	r3, #31
    3434:	dd00      	ble.n	3438 <__aeabi_dsub+0xe0>
    3436:	e130      	b.n	369a <__aeabi_dsub+0x342>
    3438:	4662      	mov	r2, ip
    343a:	2320      	movs	r3, #32
    343c:	1a9b      	subs	r3, r3, r2
    343e:	0002      	movs	r2, r0
    3440:	409a      	lsls	r2, r3
    3442:	4666      	mov	r6, ip
    3444:	4690      	mov	r8, r2
    3446:	000a      	movs	r2, r1
    3448:	4099      	lsls	r1, r3
    344a:	40f2      	lsrs	r2, r6
    344c:	4646      	mov	r6, r8
    344e:	1e4b      	subs	r3, r1, #1
    3450:	4199      	sbcs	r1, r3
    3452:	4332      	orrs	r2, r6
    3454:	4311      	orrs	r1, r2
    3456:	4663      	mov	r3, ip
    3458:	0002      	movs	r2, r0
    345a:	40da      	lsrs	r2, r3
    345c:	1a69      	subs	r1, r5, r1
    345e:	428d      	cmp	r5, r1
    3460:	419b      	sbcs	r3, r3
    3462:	000d      	movs	r5, r1
    3464:	1aba      	subs	r2, r7, r2
    3466:	425b      	negs	r3, r3
    3468:	1ad7      	subs	r7, r2, r3
    346a:	023b      	lsls	r3, r7, #8
    346c:	d535      	bpl.n	34da <__aeabi_dsub+0x182>
    346e:	027a      	lsls	r2, r7, #9
    3470:	0a53      	lsrs	r3, r2, #9
    3472:	4698      	mov	r8, r3
    3474:	4643      	mov	r3, r8
    3476:	2b00      	cmp	r3, #0
    3478:	d100      	bne.n	347c <__aeabi_dsub+0x124>
    347a:	e0c4      	b.n	3606 <__aeabi_dsub+0x2ae>
    347c:	4640      	mov	r0, r8
    347e:	f000 fb2d 	bl	3adc <__clzsi2>
    3482:	0003      	movs	r3, r0
    3484:	3b08      	subs	r3, #8
    3486:	2b1f      	cmp	r3, #31
    3488:	dd00      	ble.n	348c <__aeabi_dsub+0x134>
    348a:	e0c5      	b.n	3618 <__aeabi_dsub+0x2c0>
    348c:	2220      	movs	r2, #32
    348e:	0029      	movs	r1, r5
    3490:	1ad2      	subs	r2, r2, r3
    3492:	4647      	mov	r7, r8
    3494:	40d1      	lsrs	r1, r2
    3496:	409f      	lsls	r7, r3
    3498:	000a      	movs	r2, r1
    349a:	409d      	lsls	r5, r3
    349c:	433a      	orrs	r2, r7
    349e:	429c      	cmp	r4, r3
    34a0:	dd00      	ble.n	34a4 <__aeabi_dsub+0x14c>
    34a2:	e0c0      	b.n	3626 <__aeabi_dsub+0x2ce>
    34a4:	1b1c      	subs	r4, r3, r4
    34a6:	1c63      	adds	r3, r4, #1
    34a8:	2b1f      	cmp	r3, #31
    34aa:	dd00      	ble.n	34ae <__aeabi_dsub+0x156>
    34ac:	e0e4      	b.n	3678 <__aeabi_dsub+0x320>
    34ae:	2120      	movs	r1, #32
    34b0:	0014      	movs	r4, r2
    34b2:	0028      	movs	r0, r5
    34b4:	1ac9      	subs	r1, r1, r3
    34b6:	40d8      	lsrs	r0, r3
    34b8:	408c      	lsls	r4, r1
    34ba:	408d      	lsls	r5, r1
    34bc:	4304      	orrs	r4, r0
    34be:	40da      	lsrs	r2, r3
    34c0:	1e68      	subs	r0, r5, #1
    34c2:	4185      	sbcs	r5, r0
    34c4:	0017      	movs	r7, r2
    34c6:	4325      	orrs	r5, r4
    34c8:	2400      	movs	r4, #0
    34ca:	e771      	b.n	33b0 <__aeabi_dsub+0x58>
    34cc:	4642      	mov	r2, r8
    34ce:	4663      	mov	r3, ip
    34d0:	431a      	orrs	r2, r3
    34d2:	d100      	bne.n	34d6 <__aeabi_dsub+0x17e>
    34d4:	e24c      	b.n	3970 <__aeabi_dsub+0x618>
    34d6:	4667      	mov	r7, ip
    34d8:	4645      	mov	r5, r8
    34da:	076b      	lsls	r3, r5, #29
    34dc:	d000      	beq.n	34e0 <__aeabi_dsub+0x188>
    34de:	e769      	b.n	33b4 <__aeabi_dsub+0x5c>
    34e0:	2301      	movs	r3, #1
    34e2:	4651      	mov	r1, sl
    34e4:	0778      	lsls	r0, r7, #29
    34e6:	08ed      	lsrs	r5, r5, #3
    34e8:	08fa      	lsrs	r2, r7, #3
    34ea:	400b      	ands	r3, r1
    34ec:	4305      	orrs	r5, r0
    34ee:	4973      	ldr	r1, [pc, #460]	; (36bc <__aeabi_dsub+0x364>)
    34f0:	428c      	cmp	r4, r1
    34f2:	d038      	beq.n	3566 <__aeabi_dsub+0x20e>
    34f4:	0312      	lsls	r2, r2, #12
    34f6:	0564      	lsls	r4, r4, #21
    34f8:	0b12      	lsrs	r2, r2, #12
    34fa:	0d64      	lsrs	r4, r4, #21
    34fc:	e779      	b.n	33f2 <__aeabi_dsub+0x9a>
    34fe:	2e00      	cmp	r6, #0
    3500:	dc00      	bgt.n	3504 <__aeabi_dsub+0x1ac>
    3502:	e09a      	b.n	363a <__aeabi_dsub+0x2e2>
    3504:	2a00      	cmp	r2, #0
    3506:	d047      	beq.n	3598 <__aeabi_dsub+0x240>
    3508:	4a6c      	ldr	r2, [pc, #432]	; (36bc <__aeabi_dsub+0x364>)
    350a:	4294      	cmp	r4, r2
    350c:	d100      	bne.n	3510 <__aeabi_dsub+0x1b8>
    350e:	e74f      	b.n	33b0 <__aeabi_dsub+0x58>
    3510:	2280      	movs	r2, #128	; 0x80
    3512:	0412      	lsls	r2, r2, #16
    3514:	4310      	orrs	r0, r2
    3516:	4662      	mov	r2, ip
    3518:	2a38      	cmp	r2, #56	; 0x38
    351a:	dc00      	bgt.n	351e <__aeabi_dsub+0x1c6>
    351c:	e108      	b.n	3730 <__aeabi_dsub+0x3d8>
    351e:	4301      	orrs	r1, r0
    3520:	1e48      	subs	r0, r1, #1
    3522:	4181      	sbcs	r1, r0
    3524:	2200      	movs	r2, #0
    3526:	b2c9      	uxtb	r1, r1
    3528:	1949      	adds	r1, r1, r5
    352a:	19d2      	adds	r2, r2, r7
    352c:	42a9      	cmp	r1, r5
    352e:	41bf      	sbcs	r7, r7
    3530:	000d      	movs	r5, r1
    3532:	427f      	negs	r7, r7
    3534:	18bf      	adds	r7, r7, r2
    3536:	023a      	lsls	r2, r7, #8
    3538:	d400      	bmi.n	353c <__aeabi_dsub+0x1e4>
    353a:	e142      	b.n	37c2 <__aeabi_dsub+0x46a>
    353c:	4a5f      	ldr	r2, [pc, #380]	; (36bc <__aeabi_dsub+0x364>)
    353e:	3401      	adds	r4, #1
    3540:	4294      	cmp	r4, r2
    3542:	d100      	bne.n	3546 <__aeabi_dsub+0x1ee>
    3544:	e14e      	b.n	37e4 <__aeabi_dsub+0x48c>
    3546:	2001      	movs	r0, #1
    3548:	4a5d      	ldr	r2, [pc, #372]	; (36c0 <__aeabi_dsub+0x368>)
    354a:	0869      	lsrs	r1, r5, #1
    354c:	403a      	ands	r2, r7
    354e:	4028      	ands	r0, r5
    3550:	4308      	orrs	r0, r1
    3552:	07d5      	lsls	r5, r2, #31
    3554:	4305      	orrs	r5, r0
    3556:	0857      	lsrs	r7, r2, #1
    3558:	469a      	mov	sl, r3
    355a:	e729      	b.n	33b0 <__aeabi_dsub+0x58>
    355c:	0006      	movs	r6, r0
    355e:	430e      	orrs	r6, r1
    3560:	d000      	beq.n	3564 <__aeabi_dsub+0x20c>
    3562:	e717      	b.n	3394 <__aeabi_dsub+0x3c>
    3564:	e714      	b.n	3390 <__aeabi_dsub+0x38>
    3566:	0029      	movs	r1, r5
    3568:	4311      	orrs	r1, r2
    356a:	d100      	bne.n	356e <__aeabi_dsub+0x216>
    356c:	e1f9      	b.n	3962 <__aeabi_dsub+0x60a>
    356e:	2180      	movs	r1, #128	; 0x80
    3570:	0309      	lsls	r1, r1, #12
    3572:	430a      	orrs	r2, r1
    3574:	0312      	lsls	r2, r2, #12
    3576:	0b12      	lsrs	r2, r2, #12
    3578:	e73b      	b.n	33f2 <__aeabi_dsub+0x9a>
    357a:	2301      	movs	r3, #1
    357c:	425b      	negs	r3, r3
    357e:	4698      	mov	r8, r3
    3580:	44c4      	add	ip, r8
    3582:	4663      	mov	r3, ip
    3584:	2b00      	cmp	r3, #0
    3586:	d172      	bne.n	366e <__aeabi_dsub+0x316>
    3588:	1a69      	subs	r1, r5, r1
    358a:	428d      	cmp	r5, r1
    358c:	419b      	sbcs	r3, r3
    358e:	1a3f      	subs	r7, r7, r0
    3590:	425b      	negs	r3, r3
    3592:	1aff      	subs	r7, r7, r3
    3594:	000d      	movs	r5, r1
    3596:	e768      	b.n	346a <__aeabi_dsub+0x112>
    3598:	0002      	movs	r2, r0
    359a:	430a      	orrs	r2, r1
    359c:	d100      	bne.n	35a0 <__aeabi_dsub+0x248>
    359e:	e707      	b.n	33b0 <__aeabi_dsub+0x58>
    35a0:	2201      	movs	r2, #1
    35a2:	4252      	negs	r2, r2
    35a4:	4690      	mov	r8, r2
    35a6:	44c4      	add	ip, r8
    35a8:	4662      	mov	r2, ip
    35aa:	2a00      	cmp	r2, #0
    35ac:	d000      	beq.n	35b0 <__aeabi_dsub+0x258>
    35ae:	e0e6      	b.n	377e <__aeabi_dsub+0x426>
    35b0:	1869      	adds	r1, r5, r1
    35b2:	42a9      	cmp	r1, r5
    35b4:	41b6      	sbcs	r6, r6
    35b6:	183f      	adds	r7, r7, r0
    35b8:	4276      	negs	r6, r6
    35ba:	19f7      	adds	r7, r6, r7
    35bc:	000d      	movs	r5, r1
    35be:	e7ba      	b.n	3536 <__aeabi_dsub+0x1de>
    35c0:	2e00      	cmp	r6, #0
    35c2:	d000      	beq.n	35c6 <__aeabi_dsub+0x26e>
    35c4:	e080      	b.n	36c8 <__aeabi_dsub+0x370>
    35c6:	1c62      	adds	r2, r4, #1
    35c8:	0552      	lsls	r2, r2, #21
    35ca:	0d52      	lsrs	r2, r2, #21
    35cc:	2a01      	cmp	r2, #1
    35ce:	dc00      	bgt.n	35d2 <__aeabi_dsub+0x27a>
    35d0:	e0f9      	b.n	37c6 <__aeabi_dsub+0x46e>
    35d2:	1a6a      	subs	r2, r5, r1
    35d4:	4691      	mov	r9, r2
    35d6:	454d      	cmp	r5, r9
    35d8:	41b6      	sbcs	r6, r6
    35da:	1a3a      	subs	r2, r7, r0
    35dc:	4276      	negs	r6, r6
    35de:	1b92      	subs	r2, r2, r6
    35e0:	4690      	mov	r8, r2
    35e2:	0212      	lsls	r2, r2, #8
    35e4:	d400      	bmi.n	35e8 <__aeabi_dsub+0x290>
    35e6:	e099      	b.n	371c <__aeabi_dsub+0x3c4>
    35e8:	1b4d      	subs	r5, r1, r5
    35ea:	42a9      	cmp	r1, r5
    35ec:	4189      	sbcs	r1, r1
    35ee:	1bc7      	subs	r7, r0, r7
    35f0:	4249      	negs	r1, r1
    35f2:	1a7a      	subs	r2, r7, r1
    35f4:	4690      	mov	r8, r2
    35f6:	469a      	mov	sl, r3
    35f8:	e73c      	b.n	3474 <__aeabi_dsub+0x11c>
    35fa:	4652      	mov	r2, sl
    35fc:	2301      	movs	r3, #1
    35fe:	2500      	movs	r5, #0
    3600:	4013      	ands	r3, r2
    3602:	2200      	movs	r2, #0
    3604:	e6f5      	b.n	33f2 <__aeabi_dsub+0x9a>
    3606:	0028      	movs	r0, r5
    3608:	f000 fa68 	bl	3adc <__clzsi2>
    360c:	3020      	adds	r0, #32
    360e:	0003      	movs	r3, r0
    3610:	3b08      	subs	r3, #8
    3612:	2b1f      	cmp	r3, #31
    3614:	dc00      	bgt.n	3618 <__aeabi_dsub+0x2c0>
    3616:	e739      	b.n	348c <__aeabi_dsub+0x134>
    3618:	002a      	movs	r2, r5
    361a:	3828      	subs	r0, #40	; 0x28
    361c:	4082      	lsls	r2, r0
    361e:	2500      	movs	r5, #0
    3620:	429c      	cmp	r4, r3
    3622:	dc00      	bgt.n	3626 <__aeabi_dsub+0x2ce>
    3624:	e73e      	b.n	34a4 <__aeabi_dsub+0x14c>
    3626:	4f26      	ldr	r7, [pc, #152]	; (36c0 <__aeabi_dsub+0x368>)
    3628:	1ae4      	subs	r4, r4, r3
    362a:	4017      	ands	r7, r2
    362c:	e6c0      	b.n	33b0 <__aeabi_dsub+0x58>
    362e:	4301      	orrs	r1, r0
    3630:	1e48      	subs	r0, r1, #1
    3632:	4181      	sbcs	r1, r0
    3634:	2200      	movs	r2, #0
    3636:	b2c9      	uxtb	r1, r1
    3638:	e710      	b.n	345c <__aeabi_dsub+0x104>
    363a:	2e00      	cmp	r6, #0
    363c:	d000      	beq.n	3640 <__aeabi_dsub+0x2e8>
    363e:	e0f1      	b.n	3824 <__aeabi_dsub+0x4cc>
    3640:	1c62      	adds	r2, r4, #1
    3642:	4694      	mov	ip, r2
    3644:	0552      	lsls	r2, r2, #21
    3646:	0d52      	lsrs	r2, r2, #21
    3648:	2a01      	cmp	r2, #1
    364a:	dc00      	bgt.n	364e <__aeabi_dsub+0x2f6>
    364c:	e0a0      	b.n	3790 <__aeabi_dsub+0x438>
    364e:	4a1b      	ldr	r2, [pc, #108]	; (36bc <__aeabi_dsub+0x364>)
    3650:	4594      	cmp	ip, r2
    3652:	d100      	bne.n	3656 <__aeabi_dsub+0x2fe>
    3654:	e0c5      	b.n	37e2 <__aeabi_dsub+0x48a>
    3656:	1869      	adds	r1, r5, r1
    3658:	42a9      	cmp	r1, r5
    365a:	4192      	sbcs	r2, r2
    365c:	183f      	adds	r7, r7, r0
    365e:	4252      	negs	r2, r2
    3660:	19d2      	adds	r2, r2, r7
    3662:	0849      	lsrs	r1, r1, #1
    3664:	07d5      	lsls	r5, r2, #31
    3666:	430d      	orrs	r5, r1
    3668:	0857      	lsrs	r7, r2, #1
    366a:	4664      	mov	r4, ip
    366c:	e6a0      	b.n	33b0 <__aeabi_dsub+0x58>
    366e:	4b13      	ldr	r3, [pc, #76]	; (36bc <__aeabi_dsub+0x364>)
    3670:	429c      	cmp	r4, r3
    3672:	d000      	beq.n	3676 <__aeabi_dsub+0x31e>
    3674:	e6d9      	b.n	342a <__aeabi_dsub+0xd2>
    3676:	e69b      	b.n	33b0 <__aeabi_dsub+0x58>
    3678:	0011      	movs	r1, r2
    367a:	3c1f      	subs	r4, #31
    367c:	40e1      	lsrs	r1, r4
    367e:	000c      	movs	r4, r1
    3680:	2b20      	cmp	r3, #32
    3682:	d100      	bne.n	3686 <__aeabi_dsub+0x32e>
    3684:	e080      	b.n	3788 <__aeabi_dsub+0x430>
    3686:	2140      	movs	r1, #64	; 0x40
    3688:	1acb      	subs	r3, r1, r3
    368a:	409a      	lsls	r2, r3
    368c:	4315      	orrs	r5, r2
    368e:	1e6a      	subs	r2, r5, #1
    3690:	4195      	sbcs	r5, r2
    3692:	2700      	movs	r7, #0
    3694:	4325      	orrs	r5, r4
    3696:	2400      	movs	r4, #0
    3698:	e71f      	b.n	34da <__aeabi_dsub+0x182>
    369a:	4663      	mov	r3, ip
    369c:	0002      	movs	r2, r0
    369e:	3b20      	subs	r3, #32
    36a0:	40da      	lsrs	r2, r3
    36a2:	4663      	mov	r3, ip
    36a4:	2b20      	cmp	r3, #32
    36a6:	d071      	beq.n	378c <__aeabi_dsub+0x434>
    36a8:	2340      	movs	r3, #64	; 0x40
    36aa:	4666      	mov	r6, ip
    36ac:	1b9b      	subs	r3, r3, r6
    36ae:	4098      	lsls	r0, r3
    36b0:	4301      	orrs	r1, r0
    36b2:	1e48      	subs	r0, r1, #1
    36b4:	4181      	sbcs	r1, r0
    36b6:	4311      	orrs	r1, r2
    36b8:	2200      	movs	r2, #0
    36ba:	e6cf      	b.n	345c <__aeabi_dsub+0x104>
    36bc:	000007ff 	.word	0x000007ff
    36c0:	ff7fffff 	.word	0xff7fffff
    36c4:	800fffff 	.word	0x800fffff
    36c8:	2c00      	cmp	r4, #0
    36ca:	d048      	beq.n	375e <__aeabi_dsub+0x406>
    36cc:	4cca      	ldr	r4, [pc, #808]	; (39f8 <__aeabi_dsub+0x6a0>)
    36ce:	42a2      	cmp	r2, r4
    36d0:	d100      	bne.n	36d4 <__aeabi_dsub+0x37c>
    36d2:	e0a2      	b.n	381a <__aeabi_dsub+0x4c2>
    36d4:	4274      	negs	r4, r6
    36d6:	46a1      	mov	r9, r4
    36d8:	2480      	movs	r4, #128	; 0x80
    36da:	0424      	lsls	r4, r4, #16
    36dc:	4327      	orrs	r7, r4
    36de:	464c      	mov	r4, r9
    36e0:	2c38      	cmp	r4, #56	; 0x38
    36e2:	dd00      	ble.n	36e6 <__aeabi_dsub+0x38e>
    36e4:	e0db      	b.n	389e <__aeabi_dsub+0x546>
    36e6:	2c1f      	cmp	r4, #31
    36e8:	dd00      	ble.n	36ec <__aeabi_dsub+0x394>
    36ea:	e144      	b.n	3976 <__aeabi_dsub+0x61e>
    36ec:	464e      	mov	r6, r9
    36ee:	2420      	movs	r4, #32
    36f0:	1ba4      	subs	r4, r4, r6
    36f2:	003e      	movs	r6, r7
    36f4:	40a6      	lsls	r6, r4
    36f6:	46a2      	mov	sl, r4
    36f8:	46b0      	mov	r8, r6
    36fa:	464c      	mov	r4, r9
    36fc:	002e      	movs	r6, r5
    36fe:	40e6      	lsrs	r6, r4
    3700:	46b4      	mov	ip, r6
    3702:	4646      	mov	r6, r8
    3704:	4664      	mov	r4, ip
    3706:	4326      	orrs	r6, r4
    3708:	4654      	mov	r4, sl
    370a:	40a5      	lsls	r5, r4
    370c:	1e6c      	subs	r4, r5, #1
    370e:	41a5      	sbcs	r5, r4
    3710:	0034      	movs	r4, r6
    3712:	432c      	orrs	r4, r5
    3714:	464d      	mov	r5, r9
    3716:	40ef      	lsrs	r7, r5
    3718:	1b0d      	subs	r5, r1, r4
    371a:	e028      	b.n	376e <__aeabi_dsub+0x416>
    371c:	464a      	mov	r2, r9
    371e:	4643      	mov	r3, r8
    3720:	464d      	mov	r5, r9
    3722:	431a      	orrs	r2, r3
    3724:	d000      	beq.n	3728 <__aeabi_dsub+0x3d0>
    3726:	e6a5      	b.n	3474 <__aeabi_dsub+0x11c>
    3728:	2300      	movs	r3, #0
    372a:	2400      	movs	r4, #0
    372c:	2500      	movs	r5, #0
    372e:	e6de      	b.n	34ee <__aeabi_dsub+0x196>
    3730:	2a1f      	cmp	r2, #31
    3732:	dc5a      	bgt.n	37ea <__aeabi_dsub+0x492>
    3734:	4666      	mov	r6, ip
    3736:	2220      	movs	r2, #32
    3738:	1b92      	subs	r2, r2, r6
    373a:	0006      	movs	r6, r0
    373c:	4096      	lsls	r6, r2
    373e:	4691      	mov	r9, r2
    3740:	46b0      	mov	r8, r6
    3742:	4662      	mov	r2, ip
    3744:	000e      	movs	r6, r1
    3746:	40d6      	lsrs	r6, r2
    3748:	4642      	mov	r2, r8
    374a:	4316      	orrs	r6, r2
    374c:	464a      	mov	r2, r9
    374e:	4091      	lsls	r1, r2
    3750:	1e4a      	subs	r2, r1, #1
    3752:	4191      	sbcs	r1, r2
    3754:	0002      	movs	r2, r0
    3756:	4660      	mov	r0, ip
    3758:	4331      	orrs	r1, r6
    375a:	40c2      	lsrs	r2, r0
    375c:	e6e4      	b.n	3528 <__aeabi_dsub+0x1d0>
    375e:	003c      	movs	r4, r7
    3760:	432c      	orrs	r4, r5
    3762:	d05a      	beq.n	381a <__aeabi_dsub+0x4c2>
    3764:	43f4      	mvns	r4, r6
    3766:	46a1      	mov	r9, r4
    3768:	2c00      	cmp	r4, #0
    376a:	d152      	bne.n	3812 <__aeabi_dsub+0x4ba>
    376c:	1b4d      	subs	r5, r1, r5
    376e:	42a9      	cmp	r1, r5
    3770:	4189      	sbcs	r1, r1
    3772:	1bc7      	subs	r7, r0, r7
    3774:	4249      	negs	r1, r1
    3776:	1a7f      	subs	r7, r7, r1
    3778:	0014      	movs	r4, r2
    377a:	469a      	mov	sl, r3
    377c:	e675      	b.n	346a <__aeabi_dsub+0x112>
    377e:	4a9e      	ldr	r2, [pc, #632]	; (39f8 <__aeabi_dsub+0x6a0>)
    3780:	4294      	cmp	r4, r2
    3782:	d000      	beq.n	3786 <__aeabi_dsub+0x42e>
    3784:	e6c7      	b.n	3516 <__aeabi_dsub+0x1be>
    3786:	e613      	b.n	33b0 <__aeabi_dsub+0x58>
    3788:	2200      	movs	r2, #0
    378a:	e77f      	b.n	368c <__aeabi_dsub+0x334>
    378c:	2000      	movs	r0, #0
    378e:	e78f      	b.n	36b0 <__aeabi_dsub+0x358>
    3790:	2c00      	cmp	r4, #0
    3792:	d000      	beq.n	3796 <__aeabi_dsub+0x43e>
    3794:	e0c8      	b.n	3928 <__aeabi_dsub+0x5d0>
    3796:	003b      	movs	r3, r7
    3798:	432b      	orrs	r3, r5
    379a:	d100      	bne.n	379e <__aeabi_dsub+0x446>
    379c:	e10f      	b.n	39be <__aeabi_dsub+0x666>
    379e:	0003      	movs	r3, r0
    37a0:	430b      	orrs	r3, r1
    37a2:	d100      	bne.n	37a6 <__aeabi_dsub+0x44e>
    37a4:	e604      	b.n	33b0 <__aeabi_dsub+0x58>
    37a6:	1869      	adds	r1, r5, r1
    37a8:	42a9      	cmp	r1, r5
    37aa:	419b      	sbcs	r3, r3
    37ac:	183f      	adds	r7, r7, r0
    37ae:	425b      	negs	r3, r3
    37b0:	19df      	adds	r7, r3, r7
    37b2:	023b      	lsls	r3, r7, #8
    37b4:	d400      	bmi.n	37b8 <__aeabi_dsub+0x460>
    37b6:	e11a      	b.n	39ee <__aeabi_dsub+0x696>
    37b8:	4b90      	ldr	r3, [pc, #576]	; (39fc <__aeabi_dsub+0x6a4>)
    37ba:	000d      	movs	r5, r1
    37bc:	401f      	ands	r7, r3
    37be:	4664      	mov	r4, ip
    37c0:	e5f6      	b.n	33b0 <__aeabi_dsub+0x58>
    37c2:	469a      	mov	sl, r3
    37c4:	e689      	b.n	34da <__aeabi_dsub+0x182>
    37c6:	003a      	movs	r2, r7
    37c8:	432a      	orrs	r2, r5
    37ca:	2c00      	cmp	r4, #0
    37cc:	d15c      	bne.n	3888 <__aeabi_dsub+0x530>
    37ce:	2a00      	cmp	r2, #0
    37d0:	d175      	bne.n	38be <__aeabi_dsub+0x566>
    37d2:	0002      	movs	r2, r0
    37d4:	430a      	orrs	r2, r1
    37d6:	d100      	bne.n	37da <__aeabi_dsub+0x482>
    37d8:	e0ca      	b.n	3970 <__aeabi_dsub+0x618>
    37da:	0007      	movs	r7, r0
    37dc:	000d      	movs	r5, r1
    37de:	469a      	mov	sl, r3
    37e0:	e5e6      	b.n	33b0 <__aeabi_dsub+0x58>
    37e2:	4664      	mov	r4, ip
    37e4:	2200      	movs	r2, #0
    37e6:	2500      	movs	r5, #0
    37e8:	e681      	b.n	34ee <__aeabi_dsub+0x196>
    37ea:	4662      	mov	r2, ip
    37ec:	0006      	movs	r6, r0
    37ee:	3a20      	subs	r2, #32
    37f0:	40d6      	lsrs	r6, r2
    37f2:	4662      	mov	r2, ip
    37f4:	46b0      	mov	r8, r6
    37f6:	2a20      	cmp	r2, #32
    37f8:	d100      	bne.n	37fc <__aeabi_dsub+0x4a4>
    37fa:	e0b7      	b.n	396c <__aeabi_dsub+0x614>
    37fc:	2240      	movs	r2, #64	; 0x40
    37fe:	4666      	mov	r6, ip
    3800:	1b92      	subs	r2, r2, r6
    3802:	4090      	lsls	r0, r2
    3804:	4301      	orrs	r1, r0
    3806:	4642      	mov	r2, r8
    3808:	1e48      	subs	r0, r1, #1
    380a:	4181      	sbcs	r1, r0
    380c:	4311      	orrs	r1, r2
    380e:	2200      	movs	r2, #0
    3810:	e68a      	b.n	3528 <__aeabi_dsub+0x1d0>
    3812:	4c79      	ldr	r4, [pc, #484]	; (39f8 <__aeabi_dsub+0x6a0>)
    3814:	42a2      	cmp	r2, r4
    3816:	d000      	beq.n	381a <__aeabi_dsub+0x4c2>
    3818:	e761      	b.n	36de <__aeabi_dsub+0x386>
    381a:	0007      	movs	r7, r0
    381c:	000d      	movs	r5, r1
    381e:	0014      	movs	r4, r2
    3820:	469a      	mov	sl, r3
    3822:	e5c5      	b.n	33b0 <__aeabi_dsub+0x58>
    3824:	2c00      	cmp	r4, #0
    3826:	d141      	bne.n	38ac <__aeabi_dsub+0x554>
    3828:	003c      	movs	r4, r7
    382a:	432c      	orrs	r4, r5
    382c:	d078      	beq.n	3920 <__aeabi_dsub+0x5c8>
    382e:	43f4      	mvns	r4, r6
    3830:	46a1      	mov	r9, r4
    3832:	2c00      	cmp	r4, #0
    3834:	d020      	beq.n	3878 <__aeabi_dsub+0x520>
    3836:	4c70      	ldr	r4, [pc, #448]	; (39f8 <__aeabi_dsub+0x6a0>)
    3838:	42a2      	cmp	r2, r4
    383a:	d071      	beq.n	3920 <__aeabi_dsub+0x5c8>
    383c:	464c      	mov	r4, r9
    383e:	2c38      	cmp	r4, #56	; 0x38
    3840:	dd00      	ble.n	3844 <__aeabi_dsub+0x4ec>
    3842:	e0b2      	b.n	39aa <__aeabi_dsub+0x652>
    3844:	2c1f      	cmp	r4, #31
    3846:	dd00      	ble.n	384a <__aeabi_dsub+0x4f2>
    3848:	e0bc      	b.n	39c4 <__aeabi_dsub+0x66c>
    384a:	2620      	movs	r6, #32
    384c:	1b34      	subs	r4, r6, r4
    384e:	46a2      	mov	sl, r4
    3850:	003c      	movs	r4, r7
    3852:	4656      	mov	r6, sl
    3854:	40b4      	lsls	r4, r6
    3856:	464e      	mov	r6, r9
    3858:	46a0      	mov	r8, r4
    385a:	002c      	movs	r4, r5
    385c:	40f4      	lsrs	r4, r6
    385e:	46a4      	mov	ip, r4
    3860:	4644      	mov	r4, r8
    3862:	4666      	mov	r6, ip
    3864:	4334      	orrs	r4, r6
    3866:	46a4      	mov	ip, r4
    3868:	4654      	mov	r4, sl
    386a:	40a5      	lsls	r5, r4
    386c:	4664      	mov	r4, ip
    386e:	1e6e      	subs	r6, r5, #1
    3870:	41b5      	sbcs	r5, r6
    3872:	4325      	orrs	r5, r4
    3874:	464c      	mov	r4, r9
    3876:	40e7      	lsrs	r7, r4
    3878:	186d      	adds	r5, r5, r1
    387a:	428d      	cmp	r5, r1
    387c:	4189      	sbcs	r1, r1
    387e:	183f      	adds	r7, r7, r0
    3880:	4249      	negs	r1, r1
    3882:	19cf      	adds	r7, r1, r7
    3884:	0014      	movs	r4, r2
    3886:	e656      	b.n	3536 <__aeabi_dsub+0x1de>
    3888:	2a00      	cmp	r2, #0
    388a:	d12f      	bne.n	38ec <__aeabi_dsub+0x594>
    388c:	0002      	movs	r2, r0
    388e:	430a      	orrs	r2, r1
    3890:	d100      	bne.n	3894 <__aeabi_dsub+0x53c>
    3892:	e084      	b.n	399e <__aeabi_dsub+0x646>
    3894:	0007      	movs	r7, r0
    3896:	000d      	movs	r5, r1
    3898:	469a      	mov	sl, r3
    389a:	4c57      	ldr	r4, [pc, #348]	; (39f8 <__aeabi_dsub+0x6a0>)
    389c:	e588      	b.n	33b0 <__aeabi_dsub+0x58>
    389e:	433d      	orrs	r5, r7
    38a0:	1e6f      	subs	r7, r5, #1
    38a2:	41bd      	sbcs	r5, r7
    38a4:	b2ec      	uxtb	r4, r5
    38a6:	2700      	movs	r7, #0
    38a8:	1b0d      	subs	r5, r1, r4
    38aa:	e760      	b.n	376e <__aeabi_dsub+0x416>
    38ac:	4c52      	ldr	r4, [pc, #328]	; (39f8 <__aeabi_dsub+0x6a0>)
    38ae:	42a2      	cmp	r2, r4
    38b0:	d036      	beq.n	3920 <__aeabi_dsub+0x5c8>
    38b2:	4274      	negs	r4, r6
    38b4:	2680      	movs	r6, #128	; 0x80
    38b6:	0436      	lsls	r6, r6, #16
    38b8:	46a1      	mov	r9, r4
    38ba:	4337      	orrs	r7, r6
    38bc:	e7be      	b.n	383c <__aeabi_dsub+0x4e4>
    38be:	0002      	movs	r2, r0
    38c0:	430a      	orrs	r2, r1
    38c2:	d100      	bne.n	38c6 <__aeabi_dsub+0x56e>
    38c4:	e574      	b.n	33b0 <__aeabi_dsub+0x58>
    38c6:	1a6a      	subs	r2, r5, r1
    38c8:	4690      	mov	r8, r2
    38ca:	4545      	cmp	r5, r8
    38cc:	41b6      	sbcs	r6, r6
    38ce:	1a3a      	subs	r2, r7, r0
    38d0:	4276      	negs	r6, r6
    38d2:	1b92      	subs	r2, r2, r6
    38d4:	4694      	mov	ip, r2
    38d6:	0212      	lsls	r2, r2, #8
    38d8:	d400      	bmi.n	38dc <__aeabi_dsub+0x584>
    38da:	e5f7      	b.n	34cc <__aeabi_dsub+0x174>
    38dc:	1b4d      	subs	r5, r1, r5
    38de:	42a9      	cmp	r1, r5
    38e0:	4189      	sbcs	r1, r1
    38e2:	1bc7      	subs	r7, r0, r7
    38e4:	4249      	negs	r1, r1
    38e6:	1a7f      	subs	r7, r7, r1
    38e8:	469a      	mov	sl, r3
    38ea:	e561      	b.n	33b0 <__aeabi_dsub+0x58>
    38ec:	0002      	movs	r2, r0
    38ee:	430a      	orrs	r2, r1
    38f0:	d03a      	beq.n	3968 <__aeabi_dsub+0x610>
    38f2:	08ed      	lsrs	r5, r5, #3
    38f4:	077c      	lsls	r4, r7, #29
    38f6:	432c      	orrs	r4, r5
    38f8:	2580      	movs	r5, #128	; 0x80
    38fa:	08fa      	lsrs	r2, r7, #3
    38fc:	032d      	lsls	r5, r5, #12
    38fe:	422a      	tst	r2, r5
    3900:	d008      	beq.n	3914 <__aeabi_dsub+0x5bc>
    3902:	08c7      	lsrs	r7, r0, #3
    3904:	422f      	tst	r7, r5
    3906:	d105      	bne.n	3914 <__aeabi_dsub+0x5bc>
    3908:	0745      	lsls	r5, r0, #29
    390a:	002c      	movs	r4, r5
    390c:	003a      	movs	r2, r7
    390e:	469a      	mov	sl, r3
    3910:	08c9      	lsrs	r1, r1, #3
    3912:	430c      	orrs	r4, r1
    3914:	0f67      	lsrs	r7, r4, #29
    3916:	00d2      	lsls	r2, r2, #3
    3918:	00e5      	lsls	r5, r4, #3
    391a:	4317      	orrs	r7, r2
    391c:	4c36      	ldr	r4, [pc, #216]	; (39f8 <__aeabi_dsub+0x6a0>)
    391e:	e547      	b.n	33b0 <__aeabi_dsub+0x58>
    3920:	0007      	movs	r7, r0
    3922:	000d      	movs	r5, r1
    3924:	0014      	movs	r4, r2
    3926:	e543      	b.n	33b0 <__aeabi_dsub+0x58>
    3928:	003a      	movs	r2, r7
    392a:	432a      	orrs	r2, r5
    392c:	d043      	beq.n	39b6 <__aeabi_dsub+0x65e>
    392e:	0002      	movs	r2, r0
    3930:	430a      	orrs	r2, r1
    3932:	d019      	beq.n	3968 <__aeabi_dsub+0x610>
    3934:	08ed      	lsrs	r5, r5, #3
    3936:	077c      	lsls	r4, r7, #29
    3938:	432c      	orrs	r4, r5
    393a:	2580      	movs	r5, #128	; 0x80
    393c:	08fa      	lsrs	r2, r7, #3
    393e:	032d      	lsls	r5, r5, #12
    3940:	422a      	tst	r2, r5
    3942:	d007      	beq.n	3954 <__aeabi_dsub+0x5fc>
    3944:	08c6      	lsrs	r6, r0, #3
    3946:	422e      	tst	r6, r5
    3948:	d104      	bne.n	3954 <__aeabi_dsub+0x5fc>
    394a:	0747      	lsls	r7, r0, #29
    394c:	003c      	movs	r4, r7
    394e:	0032      	movs	r2, r6
    3950:	08c9      	lsrs	r1, r1, #3
    3952:	430c      	orrs	r4, r1
    3954:	00d7      	lsls	r7, r2, #3
    3956:	0f62      	lsrs	r2, r4, #29
    3958:	00e5      	lsls	r5, r4, #3
    395a:	4317      	orrs	r7, r2
    395c:	469a      	mov	sl, r3
    395e:	4c26      	ldr	r4, [pc, #152]	; (39f8 <__aeabi_dsub+0x6a0>)
    3960:	e526      	b.n	33b0 <__aeabi_dsub+0x58>
    3962:	2200      	movs	r2, #0
    3964:	2500      	movs	r5, #0
    3966:	e544      	b.n	33f2 <__aeabi_dsub+0x9a>
    3968:	4c23      	ldr	r4, [pc, #140]	; (39f8 <__aeabi_dsub+0x6a0>)
    396a:	e521      	b.n	33b0 <__aeabi_dsub+0x58>
    396c:	2000      	movs	r0, #0
    396e:	e749      	b.n	3804 <__aeabi_dsub+0x4ac>
    3970:	2300      	movs	r3, #0
    3972:	2500      	movs	r5, #0
    3974:	e5bb      	b.n	34ee <__aeabi_dsub+0x196>
    3976:	464c      	mov	r4, r9
    3978:	003e      	movs	r6, r7
    397a:	3c20      	subs	r4, #32
    397c:	40e6      	lsrs	r6, r4
    397e:	464c      	mov	r4, r9
    3980:	46b4      	mov	ip, r6
    3982:	2c20      	cmp	r4, #32
    3984:	d031      	beq.n	39ea <__aeabi_dsub+0x692>
    3986:	2440      	movs	r4, #64	; 0x40
    3988:	464e      	mov	r6, r9
    398a:	1ba6      	subs	r6, r4, r6
    398c:	40b7      	lsls	r7, r6
    398e:	433d      	orrs	r5, r7
    3990:	1e6c      	subs	r4, r5, #1
    3992:	41a5      	sbcs	r5, r4
    3994:	4664      	mov	r4, ip
    3996:	432c      	orrs	r4, r5
    3998:	2700      	movs	r7, #0
    399a:	1b0d      	subs	r5, r1, r4
    399c:	e6e7      	b.n	376e <__aeabi_dsub+0x416>
    399e:	2280      	movs	r2, #128	; 0x80
    39a0:	2300      	movs	r3, #0
    39a2:	0312      	lsls	r2, r2, #12
    39a4:	4c14      	ldr	r4, [pc, #80]	; (39f8 <__aeabi_dsub+0x6a0>)
    39a6:	2500      	movs	r5, #0
    39a8:	e5a1      	b.n	34ee <__aeabi_dsub+0x196>
    39aa:	433d      	orrs	r5, r7
    39ac:	1e6f      	subs	r7, r5, #1
    39ae:	41bd      	sbcs	r5, r7
    39b0:	2700      	movs	r7, #0
    39b2:	b2ed      	uxtb	r5, r5
    39b4:	e760      	b.n	3878 <__aeabi_dsub+0x520>
    39b6:	0007      	movs	r7, r0
    39b8:	000d      	movs	r5, r1
    39ba:	4c0f      	ldr	r4, [pc, #60]	; (39f8 <__aeabi_dsub+0x6a0>)
    39bc:	e4f8      	b.n	33b0 <__aeabi_dsub+0x58>
    39be:	0007      	movs	r7, r0
    39c0:	000d      	movs	r5, r1
    39c2:	e4f5      	b.n	33b0 <__aeabi_dsub+0x58>
    39c4:	464e      	mov	r6, r9
    39c6:	003c      	movs	r4, r7
    39c8:	3e20      	subs	r6, #32
    39ca:	40f4      	lsrs	r4, r6
    39cc:	46a0      	mov	r8, r4
    39ce:	464c      	mov	r4, r9
    39d0:	2c20      	cmp	r4, #32
    39d2:	d00e      	beq.n	39f2 <__aeabi_dsub+0x69a>
    39d4:	2440      	movs	r4, #64	; 0x40
    39d6:	464e      	mov	r6, r9
    39d8:	1ba4      	subs	r4, r4, r6
    39da:	40a7      	lsls	r7, r4
    39dc:	433d      	orrs	r5, r7
    39de:	1e6f      	subs	r7, r5, #1
    39e0:	41bd      	sbcs	r5, r7
    39e2:	4644      	mov	r4, r8
    39e4:	2700      	movs	r7, #0
    39e6:	4325      	orrs	r5, r4
    39e8:	e746      	b.n	3878 <__aeabi_dsub+0x520>
    39ea:	2700      	movs	r7, #0
    39ec:	e7cf      	b.n	398e <__aeabi_dsub+0x636>
    39ee:	000d      	movs	r5, r1
    39f0:	e573      	b.n	34da <__aeabi_dsub+0x182>
    39f2:	2700      	movs	r7, #0
    39f4:	e7f2      	b.n	39dc <__aeabi_dsub+0x684>
    39f6:	46c0      	nop			; (mov r8, r8)
    39f8:	000007ff 	.word	0x000007ff
    39fc:	ff7fffff 	.word	0xff7fffff

00003a00 <__aeabi_d2iz>:
    3a00:	030b      	lsls	r3, r1, #12
    3a02:	b530      	push	{r4, r5, lr}
    3a04:	4d13      	ldr	r5, [pc, #76]	; (3a54 <__aeabi_d2iz+0x54>)
    3a06:	0b1a      	lsrs	r2, r3, #12
    3a08:	004b      	lsls	r3, r1, #1
    3a0a:	0d5b      	lsrs	r3, r3, #21
    3a0c:	0fc9      	lsrs	r1, r1, #31
    3a0e:	2400      	movs	r4, #0
    3a10:	42ab      	cmp	r3, r5
    3a12:	dd11      	ble.n	3a38 <__aeabi_d2iz+0x38>
    3a14:	4c10      	ldr	r4, [pc, #64]	; (3a58 <__aeabi_d2iz+0x58>)
    3a16:	42a3      	cmp	r3, r4
    3a18:	dc10      	bgt.n	3a3c <__aeabi_d2iz+0x3c>
    3a1a:	2480      	movs	r4, #128	; 0x80
    3a1c:	0364      	lsls	r4, r4, #13
    3a1e:	4322      	orrs	r2, r4
    3a20:	4c0e      	ldr	r4, [pc, #56]	; (3a5c <__aeabi_d2iz+0x5c>)
    3a22:	1ae4      	subs	r4, r4, r3
    3a24:	2c1f      	cmp	r4, #31
    3a26:	dd0c      	ble.n	3a42 <__aeabi_d2iz+0x42>
    3a28:	480d      	ldr	r0, [pc, #52]	; (3a60 <__aeabi_d2iz+0x60>)
    3a2a:	1ac3      	subs	r3, r0, r3
    3a2c:	40da      	lsrs	r2, r3
    3a2e:	0013      	movs	r3, r2
    3a30:	425c      	negs	r4, r3
    3a32:	2900      	cmp	r1, #0
    3a34:	d100      	bne.n	3a38 <__aeabi_d2iz+0x38>
    3a36:	001c      	movs	r4, r3
    3a38:	0020      	movs	r0, r4
    3a3a:	bd30      	pop	{r4, r5, pc}
    3a3c:	4b09      	ldr	r3, [pc, #36]	; (3a64 <__aeabi_d2iz+0x64>)
    3a3e:	18cc      	adds	r4, r1, r3
    3a40:	e7fa      	b.n	3a38 <__aeabi_d2iz+0x38>
    3a42:	40e0      	lsrs	r0, r4
    3a44:	4c08      	ldr	r4, [pc, #32]	; (3a68 <__aeabi_d2iz+0x68>)
    3a46:	46a4      	mov	ip, r4
    3a48:	4463      	add	r3, ip
    3a4a:	409a      	lsls	r2, r3
    3a4c:	0013      	movs	r3, r2
    3a4e:	4303      	orrs	r3, r0
    3a50:	e7ee      	b.n	3a30 <__aeabi_d2iz+0x30>
    3a52:	46c0      	nop			; (mov r8, r8)
    3a54:	000003fe 	.word	0x000003fe
    3a58:	0000041d 	.word	0x0000041d
    3a5c:	00000433 	.word	0x00000433
    3a60:	00000413 	.word	0x00000413
    3a64:	7fffffff 	.word	0x7fffffff
    3a68:	fffffbed 	.word	0xfffffbed

00003a6c <__aeabi_ui2d>:
    3a6c:	b570      	push	{r4, r5, r6, lr}
    3a6e:	1e05      	subs	r5, r0, #0
    3a70:	d028      	beq.n	3ac4 <__aeabi_ui2d+0x58>
    3a72:	f000 f833 	bl	3adc <__clzsi2>
    3a76:	4b15      	ldr	r3, [pc, #84]	; (3acc <__aeabi_ui2d+0x60>)
    3a78:	4a15      	ldr	r2, [pc, #84]	; (3ad0 <__aeabi_ui2d+0x64>)
    3a7a:	1a1b      	subs	r3, r3, r0
    3a7c:	1ad2      	subs	r2, r2, r3
    3a7e:	2a1f      	cmp	r2, #31
    3a80:	dd16      	ble.n	3ab0 <__aeabi_ui2d+0x44>
    3a82:	002c      	movs	r4, r5
    3a84:	4a13      	ldr	r2, [pc, #76]	; (3ad4 <__aeabi_ui2d+0x68>)
    3a86:	2500      	movs	r5, #0
    3a88:	1ad2      	subs	r2, r2, r3
    3a8a:	4094      	lsls	r4, r2
    3a8c:	055a      	lsls	r2, r3, #21
    3a8e:	0324      	lsls	r4, r4, #12
    3a90:	0b24      	lsrs	r4, r4, #12
    3a92:	0d52      	lsrs	r2, r2, #21
    3a94:	2100      	movs	r1, #0
    3a96:	0324      	lsls	r4, r4, #12
    3a98:	0d0b      	lsrs	r3, r1, #20
    3a9a:	0b24      	lsrs	r4, r4, #12
    3a9c:	051b      	lsls	r3, r3, #20
    3a9e:	4323      	orrs	r3, r4
    3aa0:	4c0d      	ldr	r4, [pc, #52]	; (3ad8 <__aeabi_ui2d+0x6c>)
    3aa2:	0512      	lsls	r2, r2, #20
    3aa4:	4023      	ands	r3, r4
    3aa6:	4313      	orrs	r3, r2
    3aa8:	005b      	lsls	r3, r3, #1
    3aaa:	0028      	movs	r0, r5
    3aac:	0859      	lsrs	r1, r3, #1
    3aae:	bd70      	pop	{r4, r5, r6, pc}
    3ab0:	210b      	movs	r1, #11
    3ab2:	002c      	movs	r4, r5
    3ab4:	1a08      	subs	r0, r1, r0
    3ab6:	40c4      	lsrs	r4, r0
    3ab8:	4095      	lsls	r5, r2
    3aba:	0324      	lsls	r4, r4, #12
    3abc:	055a      	lsls	r2, r3, #21
    3abe:	0b24      	lsrs	r4, r4, #12
    3ac0:	0d52      	lsrs	r2, r2, #21
    3ac2:	e7e7      	b.n	3a94 <__aeabi_ui2d+0x28>
    3ac4:	2200      	movs	r2, #0
    3ac6:	2400      	movs	r4, #0
    3ac8:	e7e4      	b.n	3a94 <__aeabi_ui2d+0x28>
    3aca:	46c0      	nop			; (mov r8, r8)
    3acc:	0000041e 	.word	0x0000041e
    3ad0:	00000433 	.word	0x00000433
    3ad4:	00000413 	.word	0x00000413
    3ad8:	800fffff 	.word	0x800fffff

00003adc <__clzsi2>:
    3adc:	211c      	movs	r1, #28
    3ade:	2301      	movs	r3, #1
    3ae0:	041b      	lsls	r3, r3, #16
    3ae2:	4298      	cmp	r0, r3
    3ae4:	d301      	bcc.n	3aea <__clzsi2+0xe>
    3ae6:	0c00      	lsrs	r0, r0, #16
    3ae8:	3910      	subs	r1, #16
    3aea:	0a1b      	lsrs	r3, r3, #8
    3aec:	4298      	cmp	r0, r3
    3aee:	d301      	bcc.n	3af4 <__clzsi2+0x18>
    3af0:	0a00      	lsrs	r0, r0, #8
    3af2:	3908      	subs	r1, #8
    3af4:	091b      	lsrs	r3, r3, #4
    3af6:	4298      	cmp	r0, r3
    3af8:	d301      	bcc.n	3afe <__clzsi2+0x22>
    3afa:	0900      	lsrs	r0, r0, #4
    3afc:	3904      	subs	r1, #4
    3afe:	a202      	add	r2, pc, #8	; (adr r2, 3b08 <__clzsi2+0x2c>)
    3b00:	5c10      	ldrb	r0, [r2, r0]
    3b02:	1840      	adds	r0, r0, r1
    3b04:	4770      	bx	lr
    3b06:	46c0      	nop			; (mov r8, r8)
    3b08:	02020304 	.word	0x02020304
    3b0c:	01010101 	.word	0x01010101
	...

00003b18 <__libc_init_array>:
    3b18:	4b0e      	ldr	r3, [pc, #56]	; (3b54 <__libc_init_array+0x3c>)
    3b1a:	b570      	push	{r4, r5, r6, lr}
    3b1c:	2500      	movs	r5, #0
    3b1e:	001e      	movs	r6, r3
    3b20:	4c0d      	ldr	r4, [pc, #52]	; (3b58 <__libc_init_array+0x40>)
    3b22:	1ae4      	subs	r4, r4, r3
    3b24:	10a4      	asrs	r4, r4, #2
    3b26:	42a5      	cmp	r5, r4
    3b28:	d004      	beq.n	3b34 <__libc_init_array+0x1c>
    3b2a:	00ab      	lsls	r3, r5, #2
    3b2c:	58f3      	ldr	r3, [r6, r3]
    3b2e:	4798      	blx	r3
    3b30:	3501      	adds	r5, #1
    3b32:	e7f8      	b.n	3b26 <__libc_init_array+0xe>
    3b34:	f000 f8a8 	bl	3c88 <_init>
    3b38:	4b08      	ldr	r3, [pc, #32]	; (3b5c <__libc_init_array+0x44>)
    3b3a:	2500      	movs	r5, #0
    3b3c:	001e      	movs	r6, r3
    3b3e:	4c08      	ldr	r4, [pc, #32]	; (3b60 <__libc_init_array+0x48>)
    3b40:	1ae4      	subs	r4, r4, r3
    3b42:	10a4      	asrs	r4, r4, #2
    3b44:	42a5      	cmp	r5, r4
    3b46:	d004      	beq.n	3b52 <__libc_init_array+0x3a>
    3b48:	00ab      	lsls	r3, r5, #2
    3b4a:	58f3      	ldr	r3, [r6, r3]
    3b4c:	4798      	blx	r3
    3b4e:	3501      	adds	r5, #1
    3b50:	e7f8      	b.n	3b44 <__libc_init_array+0x2c>
    3b52:	bd70      	pop	{r4, r5, r6, pc}
    3b54:	00003c94 	.word	0x00003c94
    3b58:	00003c94 	.word	0x00003c94
    3b5c:	00003c94 	.word	0x00003c94
    3b60:	00003c98 	.word	0x00003c98

00003b64 <memcpy>:
    3b64:	2300      	movs	r3, #0
    3b66:	b510      	push	{r4, lr}
    3b68:	429a      	cmp	r2, r3
    3b6a:	d003      	beq.n	3b74 <memcpy+0x10>
    3b6c:	5ccc      	ldrb	r4, [r1, r3]
    3b6e:	54c4      	strb	r4, [r0, r3]
    3b70:	3301      	adds	r3, #1
    3b72:	e7f9      	b.n	3b68 <memcpy+0x4>
    3b74:	bd10      	pop	{r4, pc}
    3b76:	0000      	movs	r0, r0
    3b78:	65636552 	.word	0x65636552
    3b7c:	64657669 	.word	0x64657669
    3b80:	0000203a 	.word	0x0000203a
    3b84:	42000800 	.word	0x42000800
    3b88:	42000c00 	.word	0x42000c00
    3b8c:	42001000 	.word	0x42001000
    3b90:	42001400 	.word	0x42001400
    3b94:	0c0b0a09 	.word	0x0c0b0a09
    3b98:	00001752 	.word	0x00001752
    3b9c:	0000174e 	.word	0x0000174e
    3ba0:	0000174e 	.word	0x0000174e
    3ba4:	000017ac 	.word	0x000017ac
    3ba8:	000017ac 	.word	0x000017ac
    3bac:	00001766 	.word	0x00001766
    3bb0:	00001758 	.word	0x00001758
    3bb4:	0000176c 	.word	0x0000176c
    3bb8:	0000179a 	.word	0x0000179a
    3bbc:	00001838 	.word	0x00001838
    3bc0:	00001818 	.word	0x00001818
    3bc4:	00001818 	.word	0x00001818
    3bc8:	000018a4 	.word	0x000018a4
    3bcc:	0000182a 	.word	0x0000182a
    3bd0:	00001846 	.word	0x00001846
    3bd4:	0000181c 	.word	0x0000181c
    3bd8:	00001854 	.word	0x00001854
    3bdc:	00001894 	.word	0x00001894
    3be0:	54434f0a 	.word	0x54434f0a
    3be4:	6f42204f 	.word	0x6f42204f
    3be8:	20647261 	.word	0x20647261
    3bec:	0000202d 	.word	0x0000202d
    3bf0:	2079614d 	.word	0x2079614d
    3bf4:	32203420 	.word	0x32203420
    3bf8:	00373130 	.word	0x00373130
    3bfc:	323a3931 	.word	0x323a3931
    3c00:	31343a39 	.word	0x31343a39
    3c04:	00000000 	.word	0x00000000
    3c08:	00002a28 	.word	0x00002a28
    3c0c:	000028f6 	.word	0x000028f6
    3c10:	000029fc 	.word	0x000029fc
    3c14:	000028ec 	.word	0x000028ec
    3c18:	000029fc 	.word	0x000029fc
    3c1c:	00002a06 	.word	0x00002a06
    3c20:	000029fc 	.word	0x000029fc
    3c24:	000028ec 	.word	0x000028ec
    3c28:	000028f6 	.word	0x000028f6
    3c2c:	000028f6 	.word	0x000028f6
    3c30:	00002a06 	.word	0x00002a06
    3c34:	000028ec 	.word	0x000028ec
    3c38:	000028e2 	.word	0x000028e2
    3c3c:	000028e2 	.word	0x000028e2
    3c40:	000028e2 	.word	0x000028e2
    3c44:	00002c58 	.word	0x00002c58
    3c48:	00003054 	.word	0x00003054
    3c4c:	00002f14 	.word	0x00002f14
    3c50:	00002f14 	.word	0x00002f14
    3c54:	00002f12 	.word	0x00002f12
    3c58:	0000302c 	.word	0x0000302c
    3c5c:	0000302c 	.word	0x0000302c
    3c60:	0000301e 	.word	0x0000301e
    3c64:	00002f12 	.word	0x00002f12
    3c68:	0000302c 	.word	0x0000302c
    3c6c:	0000301e 	.word	0x0000301e
    3c70:	0000302c 	.word	0x0000302c
    3c74:	00002f12 	.word	0x00002f12
    3c78:	00003034 	.word	0x00003034
    3c7c:	00003034 	.word	0x00003034
    3c80:	00003034 	.word	0x00003034
    3c84:	00003234 	.word	0x00003234

00003c88 <_init>:
    3c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c8a:	46c0      	nop			; (mov r8, r8)
    3c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3c8e:	bc08      	pop	{r3}
    3c90:	469e      	mov	lr, r3
    3c92:	4770      	bx	lr

00003c94 <__init_array_start>:
    3c94:	000000dd 	.word	0x000000dd

00003c98 <_fini>:
    3c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c9a:	46c0      	nop			; (mov r8, r8)
    3c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3c9e:	bc08      	pop	{r3}
    3ca0:	469e      	mov	lr, r3
    3ca2:	4770      	bx	lr

00003ca4 <__fini_array_start>:
    3ca4:	000000b5 	.word	0x000000b5
