#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep  4 14:03:46 2023
# Process ID: 20064
# Current directory: E:/Vivado_project/final/new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21848 E:\Vivado_project\final\new\new.xpr
# Log file: E:/Vivado_project/final/new/vivado.log
# Journal file: E:/Vivado_project/final/new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_project/final/new/new.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado_project/final/data_memory1/data_memory1.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 814.840 ; gain = 173.914
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 945.660 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 945.660 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.719 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1064.719 ; gain = 0.000
update_compile_order -fileset sources_1
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.719 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1064.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.719 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:06 . Memory (MB): peak = 1064.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.719 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 14:30:12 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
[Mon Sep  4 14:30:12 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 14:33:04 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.dcp' for cell 'instr_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1200.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.469 ; gain = 574.191
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1882.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1882.469 ; gain = 817.750
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1885.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1898.375 ; gain = 12.582
[Mon Sep  4 14:34:59 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.582 ; gain = 2.918
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/1234-tulA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -reset -force -quiet
remove_files  -fileset instr_memory1 E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/instr_memory1_synth_1

INFO: [Project 1-386] Moving file 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci' from fileset 'instr_memory1' to fileset 'sources_1'.
file delete -force E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 14:54:07 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3502.582 ; gain = 92.078
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 15:02:17 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/simulate.log"
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/xsim.dir/tb_riscv_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 15:03:06 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3502.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3502.582 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:41 ; elapsed = 00:01:55 . Memory (MB): peak = 3502.582 ; gain = 0.000
close [ open E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v w ]
add_files E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v:40]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3502.582 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_clk
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3502.582 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3502.582 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3502.582 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:01:09 ; elapsed = 00:06:05 . Memory (MB): peak = 3502.582 ; gain = 0.000
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_clk
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3502.582 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3502.582 ; gain = 0.000
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 15:50:08 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 15:50:38 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
[Mon Sep  4 15:50:38 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files E:/Vivado_project/final/new/new.srcs/sources_1/instr_memory.coe] -no_script -reset -force -quiet
remove_files  E:/Vivado_project/final/new/new.srcs/sources_1/instr_memory.coe
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 15:51:29 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 15:51:43 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3502.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3533.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

place_ports CLK T5
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3533.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3533.004 ; gain = 0.000
[Mon Sep  4 15:54:08 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3533.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_clk
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3565.621 ; gain = 2.641
run 1 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3573.418 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep  4 16:04:55 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
[Mon Sep  4 16:04:55 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3587.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3754.461 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3754.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3754.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 16:07:11 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3833.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/slow_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_clk
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 4084.578 ; gain = 2.168
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep  4 16:18:24 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
[Mon Sep  4 16:18:24 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4202.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4202.449 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4202.449 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4532.359 ; gain = 353.355
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 16:23:21 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4544.781 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
place_ports rst_n U4
save_constraints
close_design
place_ports rst_n U4
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 16:28:01 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4554.469 ; gain = 0.000
[Mon Sep  4 16:29:14 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4554.469 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 16:34:46 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 16:36:01 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

place_ports rst_n P15
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4554.469 ; gain = 0.000
[Mon Sep  4 16:37:48 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4554.469 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 16:45:50 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

place_ports clk T5
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4554.469 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4554.469 ; gain = 0.000
[Mon Sep  4 16:47:47 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep  4 16:49:34 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
[Mon Sep  4 16:49:34 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4787.906 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 16:58:02 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 16:58:23 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
[Mon Sep  4 16:58:24 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 4802.609 ; gain = 0.000
[Mon Sep  4 17:00:23 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4802.609 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 17:07:25 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 17:07:40 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
[Mon Sep  4 17:07:40 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4802.609 ; gain = 0.000
[Mon Sep  4 17:09:42 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4802.609 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 17:23:28 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 17:23:42 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
[Mon Sep  4 17:23:42 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4802.609 ; gain = 0.000
[Mon Sep  4 17:25:30 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4802.609 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 17:35:49 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CLK' on this module [E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4802.609 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4802.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4802.609 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 17:44:11 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4802.609 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4802.609 ; gain = 0.000
[Mon Sep  4 17:45:29 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4802.609 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4932.031 ; gain = 0.000
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 17:51:05 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 17:51:30 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
[Mon Sep  4 17:51:30 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4932.031 ; gain = 0.000
[Mon Sep  4 17:54:08 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4932.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 18:03:18 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 18:03:41 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
[Mon Sep  4 18:03:41 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4932.031 ; gain = 0.000
[Mon Sep  4 18:05:03 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4932.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dist_mem_gen_0, cache-ID = e1654a934f34982c; cache size = 0.943 MB.
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 18:18:12 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4932.031 ; gain = 0.000
run 10 us
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 18:24:02 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4932.031 ; gain = 0.000
run 50 us
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Mon Sep  4 18:28:19 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
[Mon Sep  4 18:29:21 2023] Launched synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado_project/final/new/new.srcs/constrs_1/new/vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4932.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4932.031 ; gain = 0.000
[Mon Sep  4 18:30:25 2023] Launched impl_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4932.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado_project/final/new/new.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  4 18:32:29 2023...
