
05-segment.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  000002e0  00000374  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000001  0080010c  0080010c  00000380  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000380  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000003b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  000003f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000107e  00000000  00000000  000004a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000916  00000000  00000000  00001526  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006eb  00000000  00000000  00001e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000018c  00000000  00000000  00002528  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000051e  00000000  00000000  000026b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000005c7  00000000  00000000  00002bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  00003199  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 ae 00 	jmp	0x15c	; 0x15c <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 c4 00 	jmp	0x188	; 0x188 <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 ee       	ldi	r30, 0xE0	; 224
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ac 30       	cpi	r26, 0x0C	; 12
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ac e0       	ldi	r26, 0x0C	; 12
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ad 30       	cpi	r26, 0x0D	; 13
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 78 00 	call	0xf0	; 0xf0 <main>
  9e:	0c 94 6e 01 	jmp	0x2dc	; 0x2dc <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_config_output>:
/*--------------------------------------------------------------------*/
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register
    *reg_name++;                    // Change pointer to Data Register
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <GPIO_config_output+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <GPIO_config_output+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <GPIO_write_low>:
	//addresu portu, který nastavíme na žádanou hodnotu
}

/*--------------------------------------------------------------------*/
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
  be:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num);
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <GPIO_write_low+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <GPIO_write_low+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <GPIO_write_high>:

/*--------------------------------------------------------------------*/
/* GPIO_write_high */
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name = *reg_name | (1<<pin_num);
  d8:	fc 01       	movw	r30, r24
  da:	40 81       	ld	r20, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <GPIO_write_high+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <GPIO_write_high+0xa>
  ea:	24 2b       	or	r18, r20
  ec:	20 83       	st	Z, r18
  ee:	08 95       	ret

000000f0 <main>:
 * Timer/Counter1 overflows.
 */
int main(void)
{
    // Configure SSD signals
    SEG_init();
  f0:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <SEG_init>

    // Test of SSD: display number '3' at position 0
    SEG_update_shift_regs(3, 0);
  f4:	60 e0       	ldi	r22, 0x00	; 0
  f6:	83 e0       	ldi	r24, 0x03	; 3
  f8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <SEG_update_shift_regs>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  fc:	2f ef       	ldi	r18, 0xFF	; 255
  fe:	87 ea       	ldi	r24, 0xA7	; 167
 100:	91 e6       	ldi	r25, 0x61	; 97
 102:	21 50       	subi	r18, 0x01	; 1
 104:	80 40       	sbci	r24, 0x00	; 0
 106:	90 40       	sbci	r25, 0x00	; 0
 108:	e1 f7       	brne	.-8      	; 0x102 <main+0x12>
 10a:	00 c0       	rjmp	.+0      	; 0x10c <main+0x1c>
 10c:	00 00       	nop
	_delay_ms(2000);
	SEG_update_shift_regs(5, 3);
 10e:	63 e0       	ldi	r22, 0x03	; 3
 110:	85 e0       	ldi	r24, 0x05	; 5
 112:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <SEG_update_shift_regs>
 116:	2f ef       	ldi	r18, 0xFF	; 255
 118:	87 ea       	ldi	r24, 0xA7	; 167
 11a:	91 e6       	ldi	r25, 0x61	; 97
 11c:	21 50       	subi	r18, 0x01	; 1
 11e:	80 40       	sbci	r24, 0x00	; 0
 120:	90 40       	sbci	r25, 0x00	; 0
 122:	e1 f7       	brne	.-8      	; 0x11c <main+0x2c>
 124:	00 c0       	rjmp	.+0      	; 0x126 <main+0x36>
 126:	00 00       	nop
	_delay_ms(2000);

    /* Configure 16-bit Timer/Counter1
     * Set prescaler and enable overflow interrupt */
	TIM1_overflow_262ms();
 128:	e1 e8       	ldi	r30, 0x81	; 129
 12a:	f0 e0       	ldi	r31, 0x00	; 0
 12c:	80 81       	ld	r24, Z
 12e:	8b 7f       	andi	r24, 0xFB	; 251
 130:	80 83       	st	Z, r24
 132:	80 81       	ld	r24, Z
 134:	83 60       	ori	r24, 0x03	; 3
 136:	80 83       	st	Z, r24
	TIM1_overflow_interrupt_enable();
 138:	ef e6       	ldi	r30, 0x6F	; 111
 13a:	f0 e0       	ldi	r31, 0x00	; 0
 13c:	80 81       	ld	r24, Z
 13e:	81 60       	ori	r24, 0x01	; 1
 140:	80 83       	st	Z, r24
	
	TIM0_overflow_128us();
 142:	85 b5       	in	r24, 0x25	; 37
 144:	8a 7f       	andi	r24, 0xFA	; 250
 146:	85 bd       	out	0x25, r24	; 37
 148:	85 b5       	in	r24, 0x25	; 37
 14a:	82 60       	ori	r24, 0x02	; 2
 14c:	85 bd       	out	0x25, r24	; 37
	TIM0_overflow_interrupt_enable();
 14e:	ee e6       	ldi	r30, 0x6E	; 110
 150:	f0 e0       	ldi	r31, 0x00	; 0
 152:	80 81       	ld	r24, Z
 154:	81 60       	ori	r24, 0x01	; 1
 156:	80 83       	st	Z, r24
    // Enables interrupts by setting the global interrupt mask
	sei();
 158:	78 94       	sei
 15a:	ff cf       	rjmp	.-2      	; 0x15a <main+0x6a>

0000015c <__vector_13>:
/**
 * ISR starts when Timer/Counter1 overflows. Increment decimal counter
 * value and display it on SSD.
 */
ISR(TIMER1_OVF_vect)
{
 15c:	1f 92       	push	r1
 15e:	0f 92       	push	r0
 160:	0f b6       	in	r0, 0x3f	; 63
 162:	0f 92       	push	r0
 164:	11 24       	eor	r1, r1
 166:	8f 93       	push	r24
	snakeIndex++;
 168:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 16c:	8f 5f       	subi	r24, 0xFF	; 255
	if (snakeIndex > 6){ 
 16e:	87 30       	cpi	r24, 0x07	; 7
 170:	18 f4       	brcc	.+6      	; 0x178 <__vector_13+0x1c>
 * ISR starts when Timer/Counter1 overflows. Increment decimal counter
 * value and display it on SSD.
 */
ISR(TIMER1_OVF_vect)
{
	snakeIndex++;
 172:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
 176:	02 c0       	rjmp	.+4      	; 0x17c <__vector_13+0x20>
	if (snakeIndex > 6){ 
		snakeIndex = 0;
 178:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <__data_end>
	}
}
 17c:	8f 91       	pop	r24
 17e:	0f 90       	pop	r0
 180:	0f be       	out	0x3f, r0	; 63
 182:	0f 90       	pop	r0
 184:	1f 90       	pop	r1
 186:	18 95       	reti

00000188 <__vector_16>:

ISR(TIMER0_OVF_vect)
{
 188:	1f 92       	push	r1
 18a:	0f 92       	push	r0
 18c:	0f b6       	in	r0, 0x3f	; 63
 18e:	0f 92       	push	r0
 190:	11 24       	eor	r1, r1
 192:	2f 93       	push	r18
 194:	3f 93       	push	r19
 196:	4f 93       	push	r20
 198:	5f 93       	push	r21
 19a:	6f 93       	push	r22
 19c:	7f 93       	push	r23
 19e:	8f 93       	push	r24
 1a0:	9f 93       	push	r25
 1a2:	af 93       	push	r26
 1a4:	bf 93       	push	r27
 1a6:	ef 93       	push	r30
 1a8:	ff 93       	push	r31
	SEG_update_shift_regs(snakeIndex, 0);
 1aa:	60 e0       	ldi	r22, 0x00	; 0
 1ac:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 1b0:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <SEG_update_shift_regs>
 1b4:	ff 91       	pop	r31
 1b6:	ef 91       	pop	r30
 1b8:	bf 91       	pop	r27
 1ba:	af 91       	pop	r26
 1bc:	9f 91       	pop	r25
 1be:	8f 91       	pop	r24
 1c0:	7f 91       	pop	r23
 1c2:	6f 91       	pop	r22
 1c4:	5f 91       	pop	r21
 1c6:	4f 91       	pop	r20
 1c8:	3f 91       	pop	r19
 1ca:	2f 91       	pop	r18
 1cc:	0f 90       	pop	r0
 1ce:	0f be       	out	0x3f, r0	; 63
 1d0:	0f 90       	pop	r0
 1d2:	1f 90       	pop	r1
 1d4:	18 95       	reti

000001d6 <SEG_init>:

/* Function definitions ----------------------------------------------*/
void SEG_init(void)
{
    /* Configuration of SSD signals */
    GPIO_config_output(&DDRD, SEGMENT_LATCH);
 1d6:	64 e0       	ldi	r22, 0x04	; 4
 1d8:	8a e2       	ldi	r24, 0x2A	; 42
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRD, SEGMENT_CLK);
 1e0:	67 e0       	ldi	r22, 0x07	; 7
 1e2:	8a e2       	ldi	r24, 0x2A	; 42
 1e4:	90 e0       	ldi	r25, 0x00	; 0
 1e6:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRB, SEGMENT_DATA);
 1ea:	60 e0       	ldi	r22, 0x00	; 0
 1ec:	84 e2       	ldi	r24, 0x24	; 36
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
 1f4:	08 95       	ret

000001f6 <SEG_update_shift_regs>:
}

/*--------------------------------------------------------------------*/
void SEG_update_shift_regs(uint8_t segments, uint8_t position)
{
 1f6:	1f 93       	push	r17
 1f8:	cf 93       	push	r28
 1fa:	df 93       	push	r29
    uint8_t bit_number;
	segments = segment_value[segments];     // 0, 1, ..., 9
 1fc:	e8 2f       	mov	r30, r24
 1fe:	f0 e0       	ldi	r31, 0x00	; 0
 200:	ec 5f       	subi	r30, 0xFC	; 252
 202:	fe 4f       	sbci	r31, 0xFE	; 254
 204:	10 81       	ld	r17, Z
	position = segment_position[position];  // 0, 1, 2, 3
 206:	e6 2f       	mov	r30, r22
 208:	f0 e0       	ldi	r31, 0x00	; 0
 20a:	e0 50       	subi	r30, 0x00	; 0
 20c:	ff 4f       	sbci	r31, 0xFF	; 255
 20e:	d0 81       	ld	r29, Z

    // Pull LATCH, CLK, and DATA low
	GPIO_write_low(&PORTD, SEGMENT_LATCH);
 210:	64 e0       	ldi	r22, 0x04	; 4
 212:	8b e2       	ldi	r24, 0x2B	; 43
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTD, SEGMENT_CLK);
 21a:	67 e0       	ldi	r22, 0x07	; 7
 21c:	8b e2       	ldi	r24, 0x2B	; 43
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTB, SEGMENT_DATA);
 224:	60 e0       	ldi	r22, 0x00	; 0
 226:	85 e2       	ldi	r24, 0x25	; 37
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 22e:	85 e0       	ldi	r24, 0x05	; 5
 230:	8a 95       	dec	r24
 232:	f1 f7       	brne	.-4      	; 0x230 <SEG_update_shift_regs+0x3a>
 234:	00 00       	nop
 236:	c8 e0       	ldi	r28, 0x08	; 8
    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Output DATA value (bit 0 of "segments")
		if ((segments & 1) == 0)
 238:	10 fd       	sbrc	r17, 0
 23a:	06 c0       	rjmp	.+12     	; 0x248 <SEG_update_shift_regs+0x52>
		{
			GPIO_write_low(&PORTB, SEGMENT_DATA);
 23c:	60 e0       	ldi	r22, 0x00	; 0
 23e:	85 e2       	ldi	r24, 0x25	; 37
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 246:	05 c0       	rjmp	.+10     	; 0x252 <SEG_update_shift_regs+0x5c>
		}else{
			GPIO_write_high(&PORTB, SEGMENT_DATA);	
 248:	60 e0       	ldi	r22, 0x00	; 0
 24a:	85 e2       	ldi	r24, 0x25	; 37
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 252:	85 e0       	ldi	r24, 0x05	; 5
 254:	8a 95       	dec	r24
 256:	f1 f7       	brne	.-4      	; 0x254 <SEG_update_shift_regs+0x5e>
 258:	00 00       	nop
		}
        // Wait 1 us
		_delay_us(1);
        // Pull CLK high
		GPIO_write_high(&PORTD, SEGMENT_CLK);
 25a:	67 e0       	ldi	r22, 0x07	; 7
 25c:	8b e2       	ldi	r24, 0x2B	; 43
 25e:	90 e0       	ldi	r25, 0x00	; 0
 260:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 264:	85 e0       	ldi	r24, 0x05	; 5
 266:	8a 95       	dec	r24
 268:	f1 f7       	brne	.-4      	; 0x266 <SEG_update_shift_regs+0x70>
 26a:	00 00       	nop
        // Wait 1 us
		_delay_us(1);
        // Pull CLK low
		GPIO_write_low(&PORTD, SEGMENT_CLK);
 26c:	67 e0       	ldi	r22, 0x07	; 7
 26e:	8b e2       	ldi	r24, 0x2B	; 43
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
        // Shift "segments"
        segments = segments >> 1;
 276:	16 95       	lsr	r17
 278:	c1 50       	subi	r28, 0x01	; 1

    // Wait 1 us
	_delay_us(1);
    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 27a:	f1 f6       	brne	.-68     	; 0x238 <SEG_update_shift_regs+0x42>
 27c:	c8 e0       	ldi	r28, 0x08	; 8
    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Output DATA value (bit 0 of "position")
		if ((position & 1) == 0)
 27e:	d0 fd       	sbrc	r29, 0
 280:	06 c0       	rjmp	.+12     	; 0x28e <SEG_update_shift_regs+0x98>
		{
			GPIO_write_low(&PORTB, SEGMENT_DATA);
 282:	60 e0       	ldi	r22, 0x00	; 0
 284:	85 e2       	ldi	r24, 0x25	; 37
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 28c:	05 c0       	rjmp	.+10     	; 0x298 <SEG_update_shift_regs+0xa2>
		}else{
			GPIO_write_high(&PORTB, SEGMENT_DATA);
 28e:	60 e0       	ldi	r22, 0x00	; 0
 290:	85 e2       	ldi	r24, 0x25	; 37
 292:	90 e0       	ldi	r25, 0x00	; 0
 294:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 298:	85 e0       	ldi	r24, 0x05	; 5
 29a:	8a 95       	dec	r24
 29c:	f1 f7       	brne	.-4      	; 0x29a <SEG_update_shift_regs+0xa4>
 29e:	00 00       	nop
		}
        // Wait 1 us
		_delay_us(1);
        // Pull CLK high
		GPIO_write_high(&PORTD, SEGMENT_CLK);
 2a0:	67 e0       	ldi	r22, 0x07	; 7
 2a2:	8b e2       	ldi	r24, 0x2B	; 43
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2aa:	85 e0       	ldi	r24, 0x05	; 5
 2ac:	8a 95       	dec	r24
 2ae:	f1 f7       	brne	.-4      	; 0x2ac <SEG_update_shift_regs+0xb6>
 2b0:	00 00       	nop
        // Wait 1 us
		_delay_us(1);
        // Pull CLK low
		GPIO_write_low(&PORTD, SEGMENT_CLK);
 2b2:	67 e0       	ldi	r22, 0x07	; 7
 2b4:	8b e2       	ldi	r24, 0x2B	; 43
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
        // Shift "position"
        position = position >> 1;
 2bc:	d6 95       	lsr	r29
 2be:	c1 50       	subi	r28, 0x01	; 1
        segments = segments >> 1;
    }

    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 2c0:	f1 f6       	brne	.-68     	; 0x27e <SEG_update_shift_regs+0x88>
        // Shift "position"
        position = position >> 1;
    }

    // Pull LATCH high
	GPIO_write_high(&PORTD, SEGMENT_LATCH);
 2c2:	64 e0       	ldi	r22, 0x04	; 4
 2c4:	8b e2       	ldi	r24, 0x2B	; 43
 2c6:	90 e0       	ldi	r25, 0x00	; 0
 2c8:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2cc:	85 e0       	ldi	r24, 0x05	; 5
 2ce:	8a 95       	dec	r24
 2d0:	f1 f7       	brne	.-4      	; 0x2ce <SEG_update_shift_regs+0xd8>
 2d2:	00 00       	nop
    // Wait 1 us
	_delay_us(1);
}
 2d4:	df 91       	pop	r29
 2d6:	cf 91       	pop	r28
 2d8:	1f 91       	pop	r17
 2da:	08 95       	ret

000002dc <_exit>:
 2dc:	f8 94       	cli

000002de <__stop_program>:
 2de:	ff cf       	rjmp	.-2      	; 0x2de <__stop_program>
