`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 
    wire out_1 , out_2;
assign out_1 = a & b;
assign out_2 = c & d;
    or g1(out,out_1,out_2);
assign out_n = ~ out;
endmodule
