

================================================================
== Vitis HLS Report for 'operator_div'
================================================================
* Date:           Tue Feb  8 11:02:29 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.419 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432   |operator_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440   |operator_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452  |operator_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1   |        3|        3|         1|          -|          -|     3|        no|
        |- VITIS_LOOP_791_1  |       24|       24|        12|          -|          -|     2|        no|
        |- VITIS_LOOP_34_1   |       12|       12|         4|          -|          -|     3|        no|
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     900|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     441|     591|    -|
|Memory           |        0|     -|     128|       6|    0|
|Multiplexer      |        -|     -|       -|    1058|    -|
|Register         |        -|     -|    2043|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2612|    2555|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |mux_32_32_1_1_U429                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U430                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U431                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U432                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U433                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U434                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U435                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U436                             |mux_32_32_1_1                       |        0|   0|    0|   14|    0|
    |grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452  |operator_Pipeline_VITIS_LOOP_104_3  |        0|   0|  166|  162|    0|
    |grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432   |operator_Pipeline_VITIS_LOOP_84_1   |        0|   0|   75|  178|    0|
    |grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440   |operator_Pipeline_VITIS_LOOP_92_2   |        0|   0|  200|  139|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        0|   0|  441|  591|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aux_U    |sqrt_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |aux_2_U  |sqrt_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                        |        0| 128|   6|    0|    10|   64|     2|          320|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_1405_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln169_1_fu_1073_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln169_fu_875_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln172_3_fu_942_p2    |         +|   0|  0|  10|           3|           3|
    |add_ln172_4_fu_1110_p2   |         +|   0|  0|  10|           3|           2|
    |add_ln172_5_fu_1140_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln172_fu_912_p2      |         +|   0|  0|  10|           3|           2|
    |add_ln187_1_fu_1230_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln187_fu_1015_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln21_fu_642_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln34_fu_805_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln791_fu_709_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln792_fu_687_p2      |         +|   0|  0|  13|           6|           6|
    |base_fu_1367_p2          |         +|   0|  0|  32|           2|           1|
    |tmp_64_fu_930_p4         |         +|   0|  0|   9|           2|           2|
    |tmp_67_fu_1128_p4        |         +|   0|  0|   9|           2|           2|
    |tmp_94_fu_1383_p2        |         +|   0|  0|  32|          32|           3|
    |c_p_3_fu_1175_p2         |         -|   0|  0|  39|           1|          32|
    |sub_ln100_fu_1378_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln788_fu_576_p2      |         -|   0|  0|  13|           6|           6|
    |sub_ln92_fu_1362_p2      |         -|   0|  0|  32|           3|           2|
    |and_ln77_fu_1323_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln782_fu_622_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_3_fu_1399_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_1389_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln169_1_fu_1067_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln169_fu_869_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln172_5_fu_918_p2   |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_6_fu_948_p2   |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_7_fu_1088_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_8_fu_1116_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_9_fu_1146_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_fu_890_p2     |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln187_1_fu_1224_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln187_fu_1009_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln21_fu_636_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln34_fu_799_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln77_2_fu_1311_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_1305_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln782_1_fu_610_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln782_fu_604_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln791_fu_697_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln792_fu_703_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln92_fu_1337_p2     |      icmp|   0|  0|  20|          32|           2|
    |or_ln77_fu_1317_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln782_fu_616_p2       |        or|   0|  0|   2|           1|           1|
    |b_norm_2_15_fu_739_p3    |    select|   0|  0|  32|           1|          32|
    |b_norm_2_16_fu_746_p3    |    select|   0|  0|  32|           1|          32|
    |b_norm_2_17_fu_753_p3    |    select|   0|  0|  32|           1|          32|
    |b_norm_2_18_fu_760_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln104_fu_1411_p3  |    select|   0|  0|   3|           1|           2|
    |tmp_76_fu_982_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_80_fu_989_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_82_fu_995_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_84_fu_1197_p3        |    select|   0|  0|  32|           1|          32|
    |tmp_86_fu_1204_p3        |    select|   0|  0|  32|           1|          32|
    |tmp_88_fu_1210_p3        |    select|   0|  0|  32|           1|          32|
    |tmp_65_fu_960_p4         |       xor|   0|  0|   3|           2|           3|
    |tmp_68_fu_1158_p4        |       xor|   0|  0|   3|           2|           3|
    |xor_ln792_fu_729_p2      |       xor|   0|  0|  33|          32|          33|
    |xor_ln92_fu_1343_p2      |       xor|   0|  0|   2|           2|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 900|         304|         512|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_01_0_reg_416                        |   20|          4|   32|        128|
    |agg_result_1_0_0_reg_371                       |   20|          4|   32|        128|
    |agg_result_1_1_0_reg_386                       |   20|          4|   32|        128|
    |agg_result_1_2_0_reg_401                       |   20|          4|   32|        128|
    |ap_NS_fsm                                      |  454|         87|    1|         87|
    |ap_phi_mux_agg_result_01_0_phi_fu_420_p8       |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_0_0_phi_fu_375_p8      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_1_0_phi_fu_390_p8      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_2_0_phi_fu_405_p8      |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i108110_phi_fu_352_p4  |    9|          2|    2|          4|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |ap_return_2                                    |    9|          2|   32|         64|
    |ap_return_3                                    |    9|          2|   32|         64|
    |aux_2_address0                                 |   14|          3|    3|          9|
    |aux_address0                                   |   14|          3|    3|          9|
    |b_1_address0                                   |   14|          3|    6|         18|
    |base_0_lcssa_i108110_reg_348                   |    9|          2|    2|          4|
    |empty_47_reg_360                               |    9|          2|   32|         64|
    |eps_2_10_fu_234                                |    9|          2|   32|         64|
    |eps_2_11_fu_238                                |    9|          2|   32|         64|
    |eps_2_9_fu_230                                 |    9|          2|   32|         64|
    |grp_fu_2010_ce                                 |    9|          2|    1|          2|
    |grp_fu_468_p0                                  |   49|          9|   32|        288|
    |grp_fu_468_p1                                  |   31|          6|   32|        192|
    |grp_fu_473_p0                                  |   20|          4|   32|        128|
    |grp_fu_473_p1                                  |   20|          4|   32|        128|
    |grp_fu_477_p0                                  |   20|          4|   32|        128|
    |grp_fu_477_p1                                  |   20|          4|   32|        128|
    |grp_fu_481_p0                                  |   43|          8|   32|        256|
    |grp_fu_481_p1                                  |   26|          5|   32|        160|
    |grp_fu_486_p0                                  |   14|          3|   32|         96|
    |grp_fu_498_p0                                  |   14|          3|   32|         96|
    |i_11_fu_142                                    |    9|          2|    2|          4|
    |i_12_fu_162                                    |    9|          2|    2|          4|
    |i_13_fu_190                                    |    9|          2|    3|          6|
    |i_14_fu_194                                    |    9|          2|    2|          4|
    |i_15_fu_222                                    |    9|          2|    3|          6|
    |i_16_fu_226                                    |    9|          2|    2|          4|
    |i_fu_130                                       |    9|          2|    2|          4|
    |this_num_load_1029_reg_338                     |    9|          2|   32|         64|
    |this_num_load_1135_reg_328                     |    9|          2|   32|         64|
    |this_num_load_1241_reg_318                     |    9|          2|   32|         64|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          | 1058|        212|  962|       3237|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln187_1_reg_1917                                        |   2|   0|    2|          0|
    |add_ln187_reg_1805                                          |   2|   0|    2|          0|
    |add_ln34_reg_1683                                           |   2|   0|    2|          0|
    |agg_result_01_0_reg_416                                     |  32|   0|   32|          0|
    |agg_result_1_0_0_reg_371                                    |  32|   0|   32|          0|
    |agg_result_1_1_0_reg_386                                    |  32|   0|   32|          0|
    |agg_result_1_2_0_reg_401                                    |  32|   0|   32|          0|
    |and_ln77_reg_1967                                           |   1|   0|    1|          0|
    |and_ln782_reg_1522                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                   |  86|   0|   86|          0|
    |ap_return_0_preg                                            |  32|   0|   32|          0|
    |ap_return_1_preg                                            |  32|   0|   32|          0|
    |ap_return_2_preg                                            |  32|   0|   32|          0|
    |ap_return_3_preg                                            |  32|   0|   32|          0|
    |b_1_addr_reg_1517                                           |   6|   0|    6|          0|
    |b_norm_2_03_fu_158                                          |  32|   0|   32|          0|
    |b_norm_2_12_fu_150                                          |  32|   0|   32|          0|
    |b_norm_2_13_fu_154                                          |  32|   0|   32|          0|
    |b_norm_2_fu_146                                             |  32|   0|   32|          0|
    |base_0_lcssa_i108110_reg_348                                |   2|   0|    2|          0|
    |c_p_3_reg_1888                                              |  32|   0|   32|          0|
    |empty_46_reg_1971                                           |   2|   0|    2|          0|
    |empty_47_reg_360                                            |  32|   0|   32|          0|
    |eps_2_10_fu_234                                             |  32|   0|   32|          0|
    |eps_2_11_fu_238                                             |  32|   0|   32|          0|
    |eps_2_3_fu_170                                              |  32|   0|   32|          0|
    |eps_2_3_load_reg_1668                                       |  32|   0|   32|          0|
    |eps_2_4_fu_174                                              |  32|   0|   32|          0|
    |eps_2_4_load_reg_1674                                       |  32|   0|   32|          0|
    |eps_2_5_fu_178                                              |  32|   0|   32|          0|
    |eps_2_6_fu_182                                              |  32|   0|   32|          0|
    |eps_2_7_fu_186                                              |  32|   0|   32|          0|
    |eps_2_9_fu_230                                              |  32|   0|   32|          0|
    |eps_2_fu_166                                                |  32|   0|   32|          0|
    |eps_2_load_reg_1662                                         |  32|   0|   32|          0|
    |eps_tmp_2_01_fu_210                                         |  32|   0|   32|          0|
    |eps_tmp_2_1_fu_202                                          |  32|   0|   32|          0|
    |eps_tmp_2_2_fu_206                                          |  32|   0|   32|          0|
    |eps_tmp_2_3_fu_214                                          |  32|   0|   32|          0|
    |eps_tmp_2_4_fu_218                                          |  32|   0|   32|          0|
    |eps_tmp_2_fu_198                                            |  32|   0|   32|          0|
    |grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440_ap_start_reg   |   1|   0|    1|          0|
    |i_11_fu_142                                                 |   2|   0|    2|          0|
    |i_12_fu_162                                                 |   2|   0|    2|          0|
    |i_13_fu_190                                                 |   3|   0|    3|          0|
    |i_14_fu_194                                                 |   2|   0|    2|          0|
    |i_15_fu_222                                                 |   3|   0|    3|          0|
    |i_16_fu_226                                                 |   2|   0|    2|          0|
    |i_19_reg_1658                                               |   2|   0|    2|          0|
    |i_21_reg_1798                                               |   2|   0|    2|          0|
    |i_23_reg_1910                                               |   2|   0|    2|          0|
    |i_fu_130                                                    |   2|   0|    2|          0|
    |icmp_ln104_reg_2001                                         |   1|   0|    1|          0|
    |icmp_ln172_5_reg_1718                                       |   1|   0|    1|          0|
    |icmp_ln172_6_reg_1728                                       |   1|   0|    1|          0|
    |icmp_ln172_7_reg_1830                                       |   1|   0|    1|          0|
    |icmp_ln172_8_reg_1840                                       |   1|   0|    1|          0|
    |icmp_ln172_9_reg_1850                                       |   1|   0|    1|          0|
    |icmp_ln172_reg_1708                                         |   1|   0|    1|          0|
    |icmp_ln792_reg_1597                                         |   1|   0|    1|          0|
    |icmp_ln92_reg_1977                                          |   1|   0|    1|          0|
    |normalizer_reg_1582                                         |  32|   0|   32|          0|
    |reg_518                                                     |  32|   0|   32|          0|
    |reg_527                                                     |  32|   0|   32|          0|
    |reg_543                                                     |  32|   0|   32|          0|
    |reg_550                                                     |  32|   0|   32|          0|
    |reg_557                                                     |  32|   0|   32|          0|
    |select_ln104_reg_2005                                       |   3|   0|    3|          0|
    |sub_ln788_reg_1512                                          |   6|   0|    6|          0|
    |this_num_load_1029_reg_338                                  |  32|   0|   32|          0|
    |this_num_load_1135_reg_328                                  |  32|   0|   32|          0|
    |this_num_load_1241_reg_318                                  |  32|   0|   32|          0|
    |this_num_load_7_fu_138                                      |  32|   0|   32|          0|
    |this_num_load_fu_134                                        |  32|   0|   32|          0|
    |tmp_62_reg_1688                                             |  32|   0|   32|          0|
    |tmp_63_reg_1713                                             |  32|   0|   32|          0|
    |tmp_64_reg_1723                                             |  32|   0|   32|          0|
    |tmp_65_reg_1733                                             |  32|   0|   32|          0|
    |tmp_66_reg_1835                                             |  32|   0|   32|          0|
    |tmp_67_reg_1845                                             |  32|   0|   32|          0|
    |tmp_68_reg_1855                                             |  32|   0|   32|          0|
    |tmp_76_reg_1781                                             |  32|   0|   32|          0|
    |tmp_80_reg_1787                                             |  32|   0|   32|          0|
    |tmp_82_reg_1793                                             |  32|   0|   32|          0|
    |tmp_84_reg_1893                                             |  32|   0|   32|          0|
    |tmp_86_reg_1899                                             |  32|   0|   32|          0|
    |tmp_88_reg_1905                                             |  32|   0|   32|          0|
    |tmp_92_reg_1951                                             |  32|   0|   32|          0|
    |tmp_93_reg_1959                                             |  32|   0|   32|          0|
    |xor_ln792_reg_1648                                          |  32|   0|   32|          0|
    |xor_ln92_reg_1981                                           |   2|   0|    2|          0|
    |zext_ln169_1_reg_1822                                       |   3|   0|   64|         61|
    |zext_ln169_reg_1700                                         |   3|   0|   64|         61|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |2043|   0| 2165|        122|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|     operator/|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|     operator/|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|     operator/|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|ap_return_0            |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|ap_return_1            |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|ap_return_2            |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|ap_return_3            |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4183_p_din0     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4183_p_din1     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4183_p_opcode   |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4183_p_dout0    |   in|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4183_p_ce       |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4190_p_din0     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4190_p_din1     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4190_p_opcode   |  out|    2|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4190_p_dout0    |   in|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4190_p_ce       |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4198_p_din0     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4198_p_din1     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4198_p_dout0    |   in|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4198_p_ce       |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4211_p_din0     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4211_p_din1     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4211_p_dout0    |   in|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4211_p_ce       |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4215_p_din0     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4215_p_din1     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4215_p_dout0    |   in|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4215_p_ce       |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4219_p_din0     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4219_p_din1     |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4219_p_dout0    |   in|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_4219_p_ce       |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12733_p_din0    |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12733_p_din1    |  out|   32|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12733_p_opcode  |  out|    5|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12733_p_dout0   |   in|    1|  ap_ctrl_hs|     operator/|  return value|
|grp_fu_12733_p_ce      |  out|    1|  ap_ctrl_hs|     operator/|  return value|
|n                      |   in|   32|     ap_none|             n|        scalar|
|b_p_read               |   in|   32|     ap_none|      b_p_read|        scalar|
|b_1_address0           |  out|    6|   ap_memory|           b_1|         array|
|b_1_ce0                |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0                 |   in|   32|   ap_memory|           b_1|         array|
|b_1_offset             |   in|    4|     ap_none|    b_1_offset|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

