{"Source Block": ["verilog-ethernet/rtl/arp_eth_tx_64.v@138:254@HdlStmProcess", "assign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n\nassign busy = busy_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    input_frame_ready_next = 0;\n\n    store_frame = 0;\n\n    frame_ptr_next = frame_ptr_reg;\n\n    output_eth_hdr_valid_next = output_eth_hdr_valid_reg & ~output_eth_hdr_ready;\n\n    output_eth_payload_tdata_int = 0;\n    output_eth_payload_tkeep_int = 0;\n    output_eth_payload_tvalid_int = 0;\n    output_eth_payload_tlast_int = 0;\n    output_eth_payload_tuser_int = 0;\n\n    case (state_reg)\n        STATE_IDLE: begin\n            // idle state - wait for data\n            frame_ptr_next = 0;\n            input_frame_ready_next = ~output_eth_hdr_valid_reg;\n\n            if (input_frame_ready & input_frame_valid) begin\n                store_frame = 1;\n                input_frame_ready_next = 0;\n                output_eth_hdr_valid_next = 1;\n                if (output_eth_payload_tready_int) begin\n                    output_eth_payload_tvalid_int = 1;\n                    output_eth_payload_tdata_int[ 7: 0] = input_arp_htype[15: 8];\n                    output_eth_payload_tdata_int[15: 8] = input_arp_htype[ 7: 0];\n                    output_eth_payload_tdata_int[23:16] = input_arp_ptype[15: 8];\n                    output_eth_payload_tdata_int[31:24] = input_arp_ptype[ 7: 0];\n                    output_eth_payload_tdata_int[39:32] = 6; // hlen\n                    output_eth_payload_tdata_int[47:40] = 4; // plen\n                    output_eth_payload_tdata_int[55:48] = input_arp_oper[15: 8];\n                    output_eth_payload_tdata_int[63:56] = input_arp_oper[ 7: 0];\n                    output_eth_payload_tkeep_int = 8'hff;\n                    frame_ptr_next = 8;\n                end\n                state_next = STATE_WRITE_HEADER;\n            end else begin\n                state_next = STATE_IDLE;\n            end\n        end\n        STATE_WRITE_HEADER: begin\n            // read header state\n            if (output_eth_payload_tready_int) begin\n                // word transfer out\n                frame_ptr_next = frame_ptr_reg+8;\n                output_eth_payload_tvalid_int = 1;\n                state_next = STATE_WRITE_HEADER;\n                case (frame_ptr_reg)\n                    8'h00: begin\n                        output_eth_payload_tdata_int[ 7: 0] = input_arp_htype[15: 8];\n                        output_eth_payload_tdata_int[15: 8] = input_arp_htype[ 7: 0];\n                        output_eth_payload_tdata_int[23:16] = input_arp_ptype[15: 8];\n                        output_eth_payload_tdata_int[31:24] = input_arp_ptype[ 7: 0];\n                        output_eth_payload_tdata_int[39:32] = 6; // hlen\n                        output_eth_payload_tdata_int[47:40] = 4; // plen\n                        output_eth_payload_tdata_int[55:48] = input_arp_oper[15: 8];\n                        output_eth_payload_tdata_int[63:56] = input_arp_oper[ 7: 0];\n                        output_eth_payload_tkeep_int = 8'hff;\n                    end\n                    8'h08: begin\n                        output_eth_payload_tdata_int[ 7: 0] = arp_sha_reg[47:40];\n                        output_eth_payload_tdata_int[15: 8] = arp_sha_reg[39:32];\n                        output_eth_payload_tdata_int[23:16] = arp_sha_reg[31:24];\n                        output_eth_payload_tdata_int[31:24] = arp_sha_reg[23:16];\n                        output_eth_payload_tdata_int[39:32] = arp_sha_reg[15: 8];\n                        output_eth_payload_tdata_int[47:40] = arp_sha_reg[ 7: 0];\n                        output_eth_payload_tdata_int[55:48] = arp_spa_reg[31:24];\n                        output_eth_payload_tdata_int[63:56] = arp_spa_reg[23:16];\n                        output_eth_payload_tkeep_int = 8'hff;\n                    end\n                    8'h10: begin\n                        output_eth_payload_tdata_int[ 7: 0] = arp_spa_reg[15: 8];\n                        output_eth_payload_tdata_int[15: 8] = arp_spa_reg[ 7: 0];\n                        output_eth_payload_tdata_int[23:16] = arp_tha_reg[47:40];\n                        output_eth_payload_tdata_int[31:24] = arp_tha_reg[39:32];\n                        output_eth_payload_tdata_int[39:32] = arp_tha_reg[31:24];\n                        output_eth_payload_tdata_int[47:40] = arp_tha_reg[23:16];\n                        output_eth_payload_tdata_int[55:48] = arp_tha_reg[15: 8];\n                        output_eth_payload_tdata_int[63:56] = arp_tha_reg[ 7: 0];\n                        output_eth_payload_tkeep_int = 8'hff;\n                    end\n                    8'h18: begin\n                        output_eth_payload_tdata_int[ 7: 0] = arp_tpa_reg[31:24];\n                        output_eth_payload_tdata_int[15: 8] = arp_tpa_reg[23:16];\n                        output_eth_payload_tdata_int[23:16] = arp_tpa_reg[15: 8];\n                        output_eth_payload_tdata_int[31:24] = arp_tpa_reg[ 7: 0];\n                        output_eth_payload_tdata_int[39:32] = 0;\n                        output_eth_payload_tdata_int[47:40] = 0;\n                        output_eth_payload_tdata_int[55:48] = 0;\n                        output_eth_payload_tdata_int[63:56] = 0;\n                        output_eth_payload_tkeep_int = 8'h0f;\n                        output_eth_payload_tlast_int = 1;\n                        input_frame_ready_next = ~output_eth_hdr_valid_reg;\n                        state_next = STATE_IDLE;\n                    end\n                endcase\n            end else begin\n                state_next = STATE_WRITE_HEADER;\n            end\n        end\n    endcase\nend\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[144, "    state_next = 2'bz;\n"]], "Add": [[144, "    state_next = STATE_IDLE;\n"]]}}