from typing import List
from typing import Dict
from component_ah3_fpga.ah3_fpga import Ah3Fpga
from cl_test_station.utilities.tso_container import TsoContainer
from cl_test_station.utilities.ts_logging import TsLoggingAdapter
from cl_test_station.register_map.register import Register
from cl_test_station.register_map.field import Field
from cl_test_station.register_map.custom_block import CustomBlock
class FakeCs(CustomBlock):
    alias_base_name:str
    alias_file:str
    alias_path:str
    aliases:dict
    base_addr=None
    component:Ah3Fpga
    container:TsoContainer
    encoded_vec=None
    log:TsLoggingAdapter
    max_addr=None
    min_addr=None
    name:str
    registers:dict
    spanned_fields:dict
    global_hi_z=TsoContainer.FAKE_CS.SYSTEM_CONTROL.DEV_GLOBAL_HIZ
    dut_resetn=TsoContainer.FAKE_CS.SYSTEM_CONTROL.FORCE_DUT_RESETN
    sys_resetn=TsoContainer.FAKE_CS.SYSTEM_CONTROL.FORCE_SYS_RESETN
    spmi_control=TsoContainer.FAKE_CS.SPMI_CONTROL
    pll_clk_in=TsoContainer.FAKE_CS.PLL_CLOCKING_CONTROL.PLL_CLK_IN_SEL
    sai_controls:Dict[str,dict]
    sao_clk_controls:Dict[str,dict]
    sao_sdo1_sel=TsoContainer.FAKE_CS.SERIAL_AUDIO_OUT_SDO1_CONTROL.SAO_SDO1_SEL
    interrupt_selects:List[Field]
    pdm_visibilities:List[Dict[str,Field]]
    pdm_controls:List[Dict[str,dict]]
    asp_controls:List[Dict[str,dict]]
    mclk_controls:List[Dict[str,Field]]
    asp_visibilities:List[Dict[str,Field]]
    usb_audio_sdin_sel:List[Field]
