Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 20 18:37:37 2025
| Host         : EntangledPC running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 68160 |     0 |          0 |    230400 | 29.58 |
|   LUT as Logic             | 59253 |     0 |          0 |    230400 | 25.72 |
|   LUT as Memory            |  8907 |     0 |          0 |    101760 |  8.75 |
|     LUT as Distributed RAM |  8375 |     0 |            |           |       |
|     LUT as Shift Register  |   532 |     0 |            |           |       |
| CLB Registers              | 80371 |     0 |          0 |    460800 | 17.44 |
|   Register as Flip Flop    | 80371 |     0 |          0 |    460800 | 17.44 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |  2594 |     0 |          0 |     28800 |  9.01 |
| F7 Muxes                   |   663 |     0 |          0 |    115200 |  0.58 |
| F8 Muxes                   |   138 |     0 |          0 |     57600 |  0.24 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 188   |          Yes |           - |          Set |
| 4828  |          Yes |           - |        Reset |
| 1726  |          Yes |         Set |            - |
| 73631 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 14209 |     0 |          0 |     28800 | 49.34 |
|   CLBL                                     |  7925 |     0 |            |           |       |
|   CLBM                                     |  6284 |     0 |            |           |       |
| LUT as Logic                               | 59253 |     0 |          0 |    230400 | 25.72 |
|   using O5 output only                     |  1177 |       |            |           |       |
|   using O6 output only                     | 44831 |       |            |           |       |
|   using O5 and O6                          | 13245 |       |            |           |       |
| LUT as Memory                              |  8907 |     0 |          0 |    101760 |  8.75 |
|   LUT as Distributed RAM                   |  8375 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  4089 |       |            |           |       |
|     using O5 and O6                        |  4286 |       |            |           |       |
|   LUT as Shift Register                    |   532 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   372 |       |            |           |       |
|     using O5 and O6                        |   160 |       |            |           |       |
| CLB Registers                              | 80371 |     0 |          0 |    460800 | 17.44 |
|   Register driven from within the CLB      | 49569 |       |            |           |       |
|   Register driven from outside the CLB     | 30802 |       |            |           |       |
|     LUT in front of the register is unused | 22299 |       |            |           |       |
|     LUT in front of the register is used   |  8503 |       |            |           |       |
| Unique Control Sets                        |  2856 |       |          0 |     57600 |  4.96 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 206.5 |     0 |          0 |       312 | 66.19 |
|   RAMB36/FIFO*    |   202 |     0 |          0 |       312 | 64.74 |
|     RAMB36E2 only |   202 |       |            |           |       |
|   RAMB18          |     9 |     0 |          0 |       624 |  1.44 |
|     RAMB18E2 only |     9 |       |            |           |       |
| URAM              |    61 |     0 |          0 |        96 | 63.54 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   16 |     0 |          0 |      1728 |  0.93 |
|   DSP48E2 only |   16 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   78 |    78 |          0 |       360 | 21.67 |
| HPIOB_M          |   36 |    36 |          0 |       144 | 25.00 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |   21 |       |            |           |       |
|   BIDIR          |    5 |       |            |           |       |
| HPIOB_S          |   36 |    36 |          0 |       144 | 25.00 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |   23 |       |            |           |       |
|   BIDIR          |    3 |       |            |           |       |
| HDIOB_M          |    1 |     1 |          0 |        24 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    5 |     5 |          0 |        24 | 20.83 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    4 |     4 |          0 |       192 |  2.08 |
|   DIFFINBUF      |    4 |     4 |            |           |       |
| HPIOBDIFFOUTBUF  |    1 |     1 |          0 |       192 |  0.52 |
|   OBUFDS         |    1 |     1 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    2 |     2 |          0 |      2496 |  0.08 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   24 |     0 |          0 |       544 |  4.41 |
|   BUFGCE             |    2 |     0 |          0 |       208 |  0.96 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |   20 |     0 |          0 |       144 | 13.89 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |   10 |    10 |          0 |        20 |  50.00 |
| GTHE4_COMMON    |    3 |     0 |          0 |         5 |  60.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    1 |     1 |          0 |         2 |  50.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 73631 |            Register |
| LUT6          | 19802 |                 CLB |
| LUT3          | 18585 |                 CLB |
| LUT2          | 14302 |                 CLB |
| LUT5          | 10032 |                 CLB |
| LUT4          |  8255 |                 CLB |
| RAMD32        |  7576 |                 CLB |
| FDCE          |  4828 |            Register |
| RAMD64E       |  3916 |                 CLB |
| CARRY8        |  2594 |                 CLB |
| FDSE          |  1726 |            Register |
| LUT1          |  1522 |                 CLB |
| RAMS32        |  1134 |                 CLB |
| MUXF7         |   663 |                 CLB |
| SRL16E        |   488 |                 CLB |
| SRLC32E       |   204 |                 CLB |
| RAMB36E2      |   202 |            BLOCKRAM |
| FDPE          |   188 |            Register |
| MUXF8         |   138 |                 CLB |
| URAM288       |    61 |            BLOCKRAM |
| RAMS64E       |    35 |                 CLB |
| OBUFT         |    35 |                 I/O |
| IBUFCTRL      |    26 |              Others |
| INBUF         |    22 |                 I/O |
| BUFG_GT       |    20 |               Clock |
| OBUF          |    19 |                 I/O |
| DSP48E2       |    16 |          Arithmetic |
| BUFG_GT_SYNC  |    12 |               Clock |
| GTHE4_CHANNEL |    10 |            Advanced |
| RAMB18E2      |     9 |            BLOCKRAM |
| IBUFDS_GTE4   |     4 |                 I/O |
| DIFFINBUF     |     4 |                 I/O |
| GTHE4_COMMON  |     3 |            Advanced |
| BUFG_PS       |     2 |               Clock |
| BUFGCE        |     2 |               Clock |
| PS8           |     1 |            Advanced |
| PCIE40E4      |     1 |            Advanced |
| OBUFDS        |     1 |                 I/O |
| MMCME4_ADV    |     1 |               Clock |
| INV           |     1 |                 CLB |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------------------------------------------------------+------+
|                         Ref Name                         | Used |
+----------------------------------------------------------+------+
| system_axi_hp3_interconnect_0_sc_node_v1_0_15_si_handler |    1 |
+----------------------------------------------------------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| system_util_daq3_xcvr_0            |    1 |
| system_tx_axi_0                    |    1 |
| system_tx_0                        |    1 |
| system_sys_rstgen_0                |    1 |
| system_sys_ps8_0                   |    1 |
| system_sys_250m_rstgen_0           |    1 |
| system_rx_axi_0                    |    1 |
| system_rx_0                        |    1 |
| system_rom_sys_0_0                 |    1 |
| system_dac_tpl_core_0              |    1 |
| system_axi_sysid_0_0               |    1 |
| system_axi_hpm0_lpd_interconnect_0 |    1 |
| system_axi_hp3_interconnect_0      |    1 |
| system_axi_hp2_interconnect_0      |    1 |
| system_axi_hp1_interconnect_0      |    1 |
| system_axi_ad9680_xcvr_0           |    1 |
| system_axi_ad9680_jesd_rstgen_0    |    1 |
| system_axi_ad9680_fifo_0           |    1 |
| system_axi_ad9680_dma_0            |    1 |
| system_axi_ad9680_cpack_0          |    1 |
| system_axi_ad9152_xcvr_0           |    1 |
| system_axi_ad9152_upack_0          |    1 |
| system_axi_ad9152_jesd_rstgen_0    |    1 |
| system_axi_ad9152_fifo_0           |    1 |
| system_axi_ad9152_dma_0            |    1 |
| system_adc_tpl_core_0              |    1 |
| pcie4_uscale_plus_0                |    1 |
| eth_xcvr_gth_full                  |    1 |
| eth_xcvr_gth_channel               |    1 |
+------------------------------------+------+


