// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/11/2025 09:15:51"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module timer (
	HEX0,
	KEY,
	SW,
	CLOCK_50,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX8,
	LEDG,
	LEDR);
output 	[6:0] HEX0;
input 	[2:0] KEY;
input 	[6:0] SW;
input 	CLOCK_50;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX8;
output 	[7:0] LEDG;
output 	[17:0] LEDR;

// Design Ports Information
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX8[6]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX8[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX8[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX8[3]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX8[2]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX8[1]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX8[0]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \inst9|Add0~0_combout ;
wire \inst9|Add0~1 ;
wire \inst9|Add0~2_combout ;
wire \inst9|Add0~3 ;
wire \inst9|Add0~4_combout ;
wire \inst9|Add0~5 ;
wire \inst9|Add0~6_combout ;
wire \inst9|Add0~7 ;
wire \inst9|Add0~8_combout ;
wire \inst9|Add0~9 ;
wire \inst9|Add0~10_combout ;
wire \inst9|Add0~11 ;
wire \inst9|Add0~12_combout ;
wire \inst9|Add0~13 ;
wire \inst9|Add0~14_combout ;
wire \inst9|Add0~15 ;
wire \inst9|Add0~16_combout ;
wire \inst9|Add0~17 ;
wire \inst9|Add0~18_combout ;
wire \inst9|Add0~19 ;
wire \inst9|Add0~20_combout ;
wire \inst9|Add0~21 ;
wire \inst9|Add0~22_combout ;
wire \inst9|Add0~23 ;
wire \inst9|Add0~24_combout ;
wire \inst9|Add0~25 ;
wire \inst9|Add0~26_combout ;
wire \inst9|Add0~27 ;
wire \inst9|Add0~28_combout ;
wire \inst9|Add0~29 ;
wire \inst9|Add0~30_combout ;
wire \inst9|Add0~31 ;
wire \inst9|Add0~32_combout ;
wire \inst9|Add0~33 ;
wire \inst9|Add0~34_combout ;
wire \inst9|Add0~35 ;
wire \inst9|Add0~36_combout ;
wire \inst9|Add0~37 ;
wire \inst9|Add0~38_combout ;
wire \inst9|Add0~39 ;
wire \inst9|Add0~40_combout ;
wire \inst9|Add0~41 ;
wire \inst9|Add0~42_combout ;
wire \inst9|Add0~43 ;
wire \inst9|Add0~44_combout ;
wire \inst9|Add0~45 ;
wire \inst9|Add0~46_combout ;
wire \inst9|Add0~47 ;
wire \inst9|Add0~48_combout ;
wire \inst9|Add0~49 ;
wire \inst9|Add0~50_combout ;
wire \inst9|Add0~51 ;
wire \inst9|Add0~52_combout ;
wire \inst9|Add0~53 ;
wire \inst9|Add0~54_combout ;
wire \inst9|Add0~55 ;
wire \inst9|Add0~56_combout ;
wire \inst9|Add0~57 ;
wire \inst9|Add0~58_combout ;
wire \inst9|Add0~59 ;
wire \inst9|Add0~60_combout ;
wire \inst9|Add0~61 ;
wire \inst9|Add0~62_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ;
wire \inst23|disarm~2_combout ;
wire \inst15|result~0_combout ;
wire \inst23|Add4~0_combout ;
wire \inst9|clkout~regout ;
wire \inst|clkout~regout ;
wire \inst5|clkout~regout ;
wire \inst9|Equal0~0_combout ;
wire \inst9|Equal0~1_combout ;
wire \inst9|Equal0~2_combout ;
wire \inst9|Equal0~3_combout ;
wire \inst9|Equal0~4_combout ;
wire \inst9|Equal0~5_combout ;
wire \inst9|Equal0~6_combout ;
wire \inst9|Equal0~7_combout ;
wire \inst9|Equal0~8_combout ;
wire \inst9|Equal0~9_combout ;
wire \inst9|clkout~0_combout ;
wire \inst|Equal0~0_combout ;
wire \inst5|Equal0~1_combout ;
wire \inst9|cont~0_combout ;
wire \inst9|cont~1_combout ;
wire \inst9|cont~2_combout ;
wire \inst9|cont~3_combout ;
wire \inst9|cont~4_combout ;
wire \inst9|cont~5_combout ;
wire \inst9|cont~6_combout ;
wire \inst9|cont~7_combout ;
wire \inst9|cont~8_combout ;
wire \inst19|enable~combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ;
wire \inst11|correta[3]~3_combout ;
wire \CLOCK_50~combout ;
wire \KEY[2]~clk_delay_ctrl_clkout ;
wire \inst9|clkout~clkctrl_outclk ;
wire \inst|clkout~clkctrl_outclk ;
wire \inst19|enable~clkctrl_outclk ;
wire \CLOCK_50~clkctrl_outclk ;
wire \inst5|clkout~clkctrl_outclk ;
wire \KEY[2]~clkctrl_outclk ;
wire \inst|q[0]~2_combout ;
wire \inst14|q~combout ;
wire \inst6|q[1]~0_combout ;
wire \inst14|q~clkctrl_outclk ;
wire \inst6|q[2]~2_combout ;
wire \inst6|q[0]~1_combout ;
wire \inst6|Equal0~0_combout ;
wire \inst6|explosion~regout ;
wire \inst25~combout ;
wire \inst|q~1_combout ;
wire \inst|Add0~0_combout ;
wire \inst|q~0_combout ;
wire \inst1|WideOr0~0_combout ;
wire \inst1|WideOr1~0_combout ;
wire \inst1|WideOr2~0_combout ;
wire \inst1|WideOr3~0_combout ;
wire \inst1|WideOr4~0_combout ;
wire \inst1|WideOr5~0_combout ;
wire \inst1|WideOr6~0_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \inst5|Equal0~0_combout ;
wire \inst5|Add0~0_combout ;
wire \inst5|Add0~1 ;
wire \inst5|Add0~2_combout ;
wire \inst5|Add0~3 ;
wire \inst5|Add0~4_combout ;
wire \inst5|q~0_combout ;
wire \inst5|Add0~5 ;
wire \inst5|Add0~6_combout ;
wire \inst5|Add0~7 ;
wire \inst5|Add0~9 ;
wire \inst5|Add0~10_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \inst5|Add0~8_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ;
wire \inst3|WideOr0~0_combout ;
wire \inst3|WideOr1~0_combout ;
wire \inst3|WideOr2~0_combout ;
wire \inst3|WideOr3~0_combout ;
wire \inst3|WideOr4~0_combout ;
wire \inst3|WideOr5~0_combout ;
wire \inst3|WideOr6~0_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ;
wire \inst7|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \inst4|WideOr0~0_combout ;
wire \inst4|WideOr1~0_combout ;
wire \inst4|WideOr2~0_combout ;
wire \inst4|WideOr3~0_combout ;
wire \inst4|WideOr4~0_combout ;
wire \inst4|WideOr5~0_combout ;
wire \inst4|WideOr6~0_combout ;
wire \inst2|WideOr0~0_combout ;
wire \inst2|WideOr1~0_combout ;
wire \inst2|WideOr2~0_combout ;
wire \inst2|WideOr3~0_combout ;
wire \inst2|WideOr4~0_combout ;
wire \inst2|WideOr5~0_combout ;
wire \inst2|WideOr6~0_combout ;
wire \inst10|senha~0_combout ;
wire \inst10|senha[2]~feeder_combout ;
wire \inst10|senha[3]~feeder_combout ;
wire \inst10|senha[4]~feeder_combout ;
wire \inst10|senha[6]~feeder_combout ;
wire \inst11|correta[6]~0_combout ;
wire \inst17|op[1]~feeder_combout ;
wire \inst17|op[2]~feeder_combout ;
wire \inst17|op~0_combout ;
wire \inst18|result[0]~0_combout ;
wire \inst15|Mux0~3_combout ;
wire \inst15|Mux0~2_combout ;
wire \inst18|result[1]~2_combout ;
wire \inst15|Mux0~4_combout ;
wire \inst18|result[2]~1_combout ;
wire \inst11|correta[5]~1_combout ;
wire \inst15|Mux1~3_combout ;
wire \inst15|Mux1~2_combout ;
wire \inst15|Mux1~4_combout ;
wire \inst11|correta[4]~2_combout ;
wire \inst15|Mux2~2_combout ;
wire \inst15|Mux2~3_combout ;
wire \inst15|Mux2~4_combout ;
wire \inst15|Mux3~3_combout ;
wire \inst15|Mux3~2_combout ;
wire \inst15|Mux3~4_combout ;
wire \inst15|Mux4~2_combout ;
wire \inst15|Mux4~3_combout ;
wire \inst15|Mux4~4_combout ;
wire \inst15|Mux5~3_combout ;
wire \inst15|Mux5~2_combout ;
wire \inst15|Mux5~4_combout ;
wire \inst11|correta[0]~6_combout ;
wire \inst15|Mux6~2_combout ;
wire \inst15|Mux6~3_combout ;
wire \inst15|Mux6~4_combout ;
wire \inst11|correta[1]~5_combout ;
wire \inst23|disarm~0_combout ;
wire \inst23|disarm~1_combout ;
wire \inst11|correta[2]~4_combout ;
wire \inst15|result~1_combout ;
wire \inst23|disarm~3_combout ;
wire \inst23|Add3~0_combout ;
wire \inst23|Add2~2_combout ;
wire \inst23|Add0~0_combout ;
wire \inst23|Add1~2_combout ;
wire \inst23|Add4~3_combout ;
wire \inst23|Add4~2_combout ;
wire \inst23|Add5~0_combout ;
wire \inst23|Add5~1_combout ;
wire \inst23|Equal7~0_combout ;
wire \inst23|Add4~1_combout ;
wire \inst21|now[5]~2_combout ;
wire \inst21|now[4]~3_combout ;
wire \inst21|now[4]~4_combout ;
wire \inst21|now[3]~5_combout ;
wire \inst21|now[2]~6_combout ;
wire \inst21|now[2]~7_combout ;
wire \inst23|leds~0_combout ;
wire [6:0] \SW~combout ;
wire [2:0] \KEY~combout ;
wire [6:0] \inst11|correta ;
wire [3:0] \inst|q ;
wire [31:0] \inst9|cont ;
wire [6:0] \inst13|correta ;
wire [6:0] \inst10|senha ;
wire [3:0] \inst6|q ;
wire [5:0] \inst5|q ;
wire [2:0] \inst18|result ;
wire [2:0] \inst17|op ;
wire [7:0] \inst24|ledg ;
wire [6:0] \inst21|now ;


// Location: LCCOMB_X61_Y4_N16
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\inst5|q [4] & (\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\inst5|q [4] & 
// (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\inst5|q [4] & !\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\inst5|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N18
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\inst5|q [5] & (\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\inst5|q [5] & 
// (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\inst5|q [5] & !\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\inst5|q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N8
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout )))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N12
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout )))) # (!\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout )))))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N22
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout )))) # (!\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout  & 
// (!\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout )))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout  & 
// !\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N22
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\inst7|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ) # (\inst7|Div0|auto_generated|divider|divider|StageOut[15]~23_combout )))
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\inst7|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ) # (\inst7|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N26
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\inst7|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\inst7|Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))) # (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\inst7|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\inst7|Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))))
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\inst7|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\inst7|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ))))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneii_lcell_comb \inst9|Add0~0 (
// Equation(s):
// \inst9|Add0~0_combout  = \inst9|cont [0] $ (VCC)
// \inst9|Add0~1  = CARRY(\inst9|cont [0])

	.dataa(vcc),
	.datab(\inst9|cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst9|Add0~0_combout ),
	.cout(\inst9|Add0~1 ));
// synopsys translate_off
defparam \inst9|Add0~0 .lut_mask = 16'h33CC;
defparam \inst9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneii_lcell_comb \inst9|Add0~2 (
// Equation(s):
// \inst9|Add0~2_combout  = (\inst9|cont [1] & (!\inst9|Add0~1 )) # (!\inst9|cont [1] & ((\inst9|Add0~1 ) # (GND)))
// \inst9|Add0~3  = CARRY((!\inst9|Add0~1 ) # (!\inst9|cont [1]))

	.dataa(vcc),
	.datab(\inst9|cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~1 ),
	.combout(\inst9|Add0~2_combout ),
	.cout(\inst9|Add0~3 ));
// synopsys translate_off
defparam \inst9|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneii_lcell_comb \inst9|Add0~4 (
// Equation(s):
// \inst9|Add0~4_combout  = (\inst9|cont [2] & (\inst9|Add0~3  $ (GND))) # (!\inst9|cont [2] & (!\inst9|Add0~3  & VCC))
// \inst9|Add0~5  = CARRY((\inst9|cont [2] & !\inst9|Add0~3 ))

	.dataa(vcc),
	.datab(\inst9|cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~3 ),
	.combout(\inst9|Add0~4_combout ),
	.cout(\inst9|Add0~5 ));
// synopsys translate_off
defparam \inst9|Add0~4 .lut_mask = 16'hC30C;
defparam \inst9|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneii_lcell_comb \inst9|Add0~6 (
// Equation(s):
// \inst9|Add0~6_combout  = (\inst9|cont [3] & (!\inst9|Add0~5 )) # (!\inst9|cont [3] & ((\inst9|Add0~5 ) # (GND)))
// \inst9|Add0~7  = CARRY((!\inst9|Add0~5 ) # (!\inst9|cont [3]))

	.dataa(\inst9|cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~5 ),
	.combout(\inst9|Add0~6_combout ),
	.cout(\inst9|Add0~7 ));
// synopsys translate_off
defparam \inst9|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst9|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneii_lcell_comb \inst9|Add0~8 (
// Equation(s):
// \inst9|Add0~8_combout  = (\inst9|cont [4] & (\inst9|Add0~7  $ (GND))) # (!\inst9|cont [4] & (!\inst9|Add0~7  & VCC))
// \inst9|Add0~9  = CARRY((\inst9|cont [4] & !\inst9|Add0~7 ))

	.dataa(vcc),
	.datab(\inst9|cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~7 ),
	.combout(\inst9|Add0~8_combout ),
	.cout(\inst9|Add0~9 ));
// synopsys translate_off
defparam \inst9|Add0~8 .lut_mask = 16'hC30C;
defparam \inst9|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneii_lcell_comb \inst9|Add0~10 (
// Equation(s):
// \inst9|Add0~10_combout  = (\inst9|cont [5] & (!\inst9|Add0~9 )) # (!\inst9|cont [5] & ((\inst9|Add0~9 ) # (GND)))
// \inst9|Add0~11  = CARRY((!\inst9|Add0~9 ) # (!\inst9|cont [5]))

	.dataa(vcc),
	.datab(\inst9|cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~9 ),
	.combout(\inst9|Add0~10_combout ),
	.cout(\inst9|Add0~11 ));
// synopsys translate_off
defparam \inst9|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneii_lcell_comb \inst9|Add0~12 (
// Equation(s):
// \inst9|Add0~12_combout  = (\inst9|cont [6] & (\inst9|Add0~11  $ (GND))) # (!\inst9|cont [6] & (!\inst9|Add0~11  & VCC))
// \inst9|Add0~13  = CARRY((\inst9|cont [6] & !\inst9|Add0~11 ))

	.dataa(\inst9|cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~11 ),
	.combout(\inst9|Add0~12_combout ),
	.cout(\inst9|Add0~13 ));
// synopsys translate_off
defparam \inst9|Add0~12 .lut_mask = 16'hA50A;
defparam \inst9|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneii_lcell_comb \inst9|Add0~14 (
// Equation(s):
// \inst9|Add0~14_combout  = (\inst9|cont [7] & (!\inst9|Add0~13 )) # (!\inst9|cont [7] & ((\inst9|Add0~13 ) # (GND)))
// \inst9|Add0~15  = CARRY((!\inst9|Add0~13 ) # (!\inst9|cont [7]))

	.dataa(vcc),
	.datab(\inst9|cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~13 ),
	.combout(\inst9|Add0~14_combout ),
	.cout(\inst9|Add0~15 ));
// synopsys translate_off
defparam \inst9|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneii_lcell_comb \inst9|Add0~16 (
// Equation(s):
// \inst9|Add0~16_combout  = (\inst9|cont [8] & (\inst9|Add0~15  $ (GND))) # (!\inst9|cont [8] & (!\inst9|Add0~15  & VCC))
// \inst9|Add0~17  = CARRY((\inst9|cont [8] & !\inst9|Add0~15 ))

	.dataa(vcc),
	.datab(\inst9|cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~15 ),
	.combout(\inst9|Add0~16_combout ),
	.cout(\inst9|Add0~17 ));
// synopsys translate_off
defparam \inst9|Add0~16 .lut_mask = 16'hC30C;
defparam \inst9|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneii_lcell_comb \inst9|Add0~18 (
// Equation(s):
// \inst9|Add0~18_combout  = (\inst9|cont [9] & (!\inst9|Add0~17 )) # (!\inst9|cont [9] & ((\inst9|Add0~17 ) # (GND)))
// \inst9|Add0~19  = CARRY((!\inst9|Add0~17 ) # (!\inst9|cont [9]))

	.dataa(vcc),
	.datab(\inst9|cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~17 ),
	.combout(\inst9|Add0~18_combout ),
	.cout(\inst9|Add0~19 ));
// synopsys translate_off
defparam \inst9|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneii_lcell_comb \inst9|Add0~20 (
// Equation(s):
// \inst9|Add0~20_combout  = (\inst9|cont [10] & (\inst9|Add0~19  $ (GND))) # (!\inst9|cont [10] & (!\inst9|Add0~19  & VCC))
// \inst9|Add0~21  = CARRY((\inst9|cont [10] & !\inst9|Add0~19 ))

	.dataa(vcc),
	.datab(\inst9|cont [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~19 ),
	.combout(\inst9|Add0~20_combout ),
	.cout(\inst9|Add0~21 ));
// synopsys translate_off
defparam \inst9|Add0~20 .lut_mask = 16'hC30C;
defparam \inst9|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneii_lcell_comb \inst9|Add0~22 (
// Equation(s):
// \inst9|Add0~22_combout  = (\inst9|cont [11] & (!\inst9|Add0~21 )) # (!\inst9|cont [11] & ((\inst9|Add0~21 ) # (GND)))
// \inst9|Add0~23  = CARRY((!\inst9|Add0~21 ) # (!\inst9|cont [11]))

	.dataa(vcc),
	.datab(\inst9|cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~21 ),
	.combout(\inst9|Add0~22_combout ),
	.cout(\inst9|Add0~23 ));
// synopsys translate_off
defparam \inst9|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneii_lcell_comb \inst9|Add0~24 (
// Equation(s):
// \inst9|Add0~24_combout  = (\inst9|cont [12] & (\inst9|Add0~23  $ (GND))) # (!\inst9|cont [12] & (!\inst9|Add0~23  & VCC))
// \inst9|Add0~25  = CARRY((\inst9|cont [12] & !\inst9|Add0~23 ))

	.dataa(\inst9|cont [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~23 ),
	.combout(\inst9|Add0~24_combout ),
	.cout(\inst9|Add0~25 ));
// synopsys translate_off
defparam \inst9|Add0~24 .lut_mask = 16'hA50A;
defparam \inst9|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneii_lcell_comb \inst9|Add0~26 (
// Equation(s):
// \inst9|Add0~26_combout  = (\inst9|cont [13] & (!\inst9|Add0~25 )) # (!\inst9|cont [13] & ((\inst9|Add0~25 ) # (GND)))
// \inst9|Add0~27  = CARRY((!\inst9|Add0~25 ) # (!\inst9|cont [13]))

	.dataa(vcc),
	.datab(\inst9|cont [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~25 ),
	.combout(\inst9|Add0~26_combout ),
	.cout(\inst9|Add0~27 ));
// synopsys translate_off
defparam \inst9|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneii_lcell_comb \inst9|Add0~28 (
// Equation(s):
// \inst9|Add0~28_combout  = (\inst9|cont [14] & (\inst9|Add0~27  $ (GND))) # (!\inst9|cont [14] & (!\inst9|Add0~27  & VCC))
// \inst9|Add0~29  = CARRY((\inst9|cont [14] & !\inst9|Add0~27 ))

	.dataa(vcc),
	.datab(\inst9|cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~27 ),
	.combout(\inst9|Add0~28_combout ),
	.cout(\inst9|Add0~29 ));
// synopsys translate_off
defparam \inst9|Add0~28 .lut_mask = 16'hC30C;
defparam \inst9|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneii_lcell_comb \inst9|Add0~30 (
// Equation(s):
// \inst9|Add0~30_combout  = (\inst9|cont [15] & (!\inst9|Add0~29 )) # (!\inst9|cont [15] & ((\inst9|Add0~29 ) # (GND)))
// \inst9|Add0~31  = CARRY((!\inst9|Add0~29 ) # (!\inst9|cont [15]))

	.dataa(vcc),
	.datab(\inst9|cont [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~29 ),
	.combout(\inst9|Add0~30_combout ),
	.cout(\inst9|Add0~31 ));
// synopsys translate_off
defparam \inst9|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneii_lcell_comb \inst9|Add0~32 (
// Equation(s):
// \inst9|Add0~32_combout  = (\inst9|cont [16] & (\inst9|Add0~31  $ (GND))) # (!\inst9|cont [16] & (!\inst9|Add0~31  & VCC))
// \inst9|Add0~33  = CARRY((\inst9|cont [16] & !\inst9|Add0~31 ))

	.dataa(vcc),
	.datab(\inst9|cont [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~31 ),
	.combout(\inst9|Add0~32_combout ),
	.cout(\inst9|Add0~33 ));
// synopsys translate_off
defparam \inst9|Add0~32 .lut_mask = 16'hC30C;
defparam \inst9|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
cycloneii_lcell_comb \inst9|Add0~34 (
// Equation(s):
// \inst9|Add0~34_combout  = (\inst9|cont [17] & (!\inst9|Add0~33 )) # (!\inst9|cont [17] & ((\inst9|Add0~33 ) # (GND)))
// \inst9|Add0~35  = CARRY((!\inst9|Add0~33 ) # (!\inst9|cont [17]))

	.dataa(vcc),
	.datab(\inst9|cont [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~33 ),
	.combout(\inst9|Add0~34_combout ),
	.cout(\inst9|Add0~35 ));
// synopsys translate_off
defparam \inst9|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneii_lcell_comb \inst9|Add0~36 (
// Equation(s):
// \inst9|Add0~36_combout  = (\inst9|cont [18] & (\inst9|Add0~35  $ (GND))) # (!\inst9|cont [18] & (!\inst9|Add0~35  & VCC))
// \inst9|Add0~37  = CARRY((\inst9|cont [18] & !\inst9|Add0~35 ))

	.dataa(vcc),
	.datab(\inst9|cont [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~35 ),
	.combout(\inst9|Add0~36_combout ),
	.cout(\inst9|Add0~37 ));
// synopsys translate_off
defparam \inst9|Add0~36 .lut_mask = 16'hC30C;
defparam \inst9|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
cycloneii_lcell_comb \inst9|Add0~38 (
// Equation(s):
// \inst9|Add0~38_combout  = (\inst9|cont [19] & (!\inst9|Add0~37 )) # (!\inst9|cont [19] & ((\inst9|Add0~37 ) # (GND)))
// \inst9|Add0~39  = CARRY((!\inst9|Add0~37 ) # (!\inst9|cont [19]))

	.dataa(\inst9|cont [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~37 ),
	.combout(\inst9|Add0~38_combout ),
	.cout(\inst9|Add0~39 ));
// synopsys translate_off
defparam \inst9|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst9|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
cycloneii_lcell_comb \inst9|Add0~40 (
// Equation(s):
// \inst9|Add0~40_combout  = (\inst9|cont [20] & (\inst9|Add0~39  $ (GND))) # (!\inst9|cont [20] & (!\inst9|Add0~39  & VCC))
// \inst9|Add0~41  = CARRY((\inst9|cont [20] & !\inst9|Add0~39 ))

	.dataa(vcc),
	.datab(\inst9|cont [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~39 ),
	.combout(\inst9|Add0~40_combout ),
	.cout(\inst9|Add0~41 ));
// synopsys translate_off
defparam \inst9|Add0~40 .lut_mask = 16'hC30C;
defparam \inst9|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneii_lcell_comb \inst9|Add0~42 (
// Equation(s):
// \inst9|Add0~42_combout  = (\inst9|cont [21] & (!\inst9|Add0~41 )) # (!\inst9|cont [21] & ((\inst9|Add0~41 ) # (GND)))
// \inst9|Add0~43  = CARRY((!\inst9|Add0~41 ) # (!\inst9|cont [21]))

	.dataa(vcc),
	.datab(\inst9|cont [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~41 ),
	.combout(\inst9|Add0~42_combout ),
	.cout(\inst9|Add0~43 ));
// synopsys translate_off
defparam \inst9|Add0~42 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
cycloneii_lcell_comb \inst9|Add0~44 (
// Equation(s):
// \inst9|Add0~44_combout  = (\inst9|cont [22] & (\inst9|Add0~43  $ (GND))) # (!\inst9|cont [22] & (!\inst9|Add0~43  & VCC))
// \inst9|Add0~45  = CARRY((\inst9|cont [22] & !\inst9|Add0~43 ))

	.dataa(\inst9|cont [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~43 ),
	.combout(\inst9|Add0~44_combout ),
	.cout(\inst9|Add0~45 ));
// synopsys translate_off
defparam \inst9|Add0~44 .lut_mask = 16'hA50A;
defparam \inst9|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneii_lcell_comb \inst9|Add0~46 (
// Equation(s):
// \inst9|Add0~46_combout  = (\inst9|cont [23] & (!\inst9|Add0~45 )) # (!\inst9|cont [23] & ((\inst9|Add0~45 ) # (GND)))
// \inst9|Add0~47  = CARRY((!\inst9|Add0~45 ) # (!\inst9|cont [23]))

	.dataa(vcc),
	.datab(\inst9|cont [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~45 ),
	.combout(\inst9|Add0~46_combout ),
	.cout(\inst9|Add0~47 ));
// synopsys translate_off
defparam \inst9|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneii_lcell_comb \inst9|Add0~48 (
// Equation(s):
// \inst9|Add0~48_combout  = (\inst9|cont [24] & (\inst9|Add0~47  $ (GND))) # (!\inst9|cont [24] & (!\inst9|Add0~47  & VCC))
// \inst9|Add0~49  = CARRY((\inst9|cont [24] & !\inst9|Add0~47 ))

	.dataa(\inst9|cont [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~47 ),
	.combout(\inst9|Add0~48_combout ),
	.cout(\inst9|Add0~49 ));
// synopsys translate_off
defparam \inst9|Add0~48 .lut_mask = 16'hA50A;
defparam \inst9|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
cycloneii_lcell_comb \inst9|Add0~50 (
// Equation(s):
// \inst9|Add0~50_combout  = (\inst9|cont [25] & (!\inst9|Add0~49 )) # (!\inst9|cont [25] & ((\inst9|Add0~49 ) # (GND)))
// \inst9|Add0~51  = CARRY((!\inst9|Add0~49 ) # (!\inst9|cont [25]))

	.dataa(vcc),
	.datab(\inst9|cont [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~49 ),
	.combout(\inst9|Add0~50_combout ),
	.cout(\inst9|Add0~51 ));
// synopsys translate_off
defparam \inst9|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneii_lcell_comb \inst9|Add0~52 (
// Equation(s):
// \inst9|Add0~52_combout  = (\inst9|cont [26] & (\inst9|Add0~51  $ (GND))) # (!\inst9|cont [26] & (!\inst9|Add0~51  & VCC))
// \inst9|Add0~53  = CARRY((\inst9|cont [26] & !\inst9|Add0~51 ))

	.dataa(\inst9|cont [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~51 ),
	.combout(\inst9|Add0~52_combout ),
	.cout(\inst9|Add0~53 ));
// synopsys translate_off
defparam \inst9|Add0~52 .lut_mask = 16'hA50A;
defparam \inst9|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneii_lcell_comb \inst9|Add0~54 (
// Equation(s):
// \inst9|Add0~54_combout  = (\inst9|cont [27] & (!\inst9|Add0~53 )) # (!\inst9|cont [27] & ((\inst9|Add0~53 ) # (GND)))
// \inst9|Add0~55  = CARRY((!\inst9|Add0~53 ) # (!\inst9|cont [27]))

	.dataa(vcc),
	.datab(\inst9|cont [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~53 ),
	.combout(\inst9|Add0~54_combout ),
	.cout(\inst9|Add0~55 ));
// synopsys translate_off
defparam \inst9|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneii_lcell_comb \inst9|Add0~56 (
// Equation(s):
// \inst9|Add0~56_combout  = (\inst9|cont [28] & (\inst9|Add0~55  $ (GND))) # (!\inst9|cont [28] & (!\inst9|Add0~55  & VCC))
// \inst9|Add0~57  = CARRY((\inst9|cont [28] & !\inst9|Add0~55 ))

	.dataa(\inst9|cont [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~55 ),
	.combout(\inst9|Add0~56_combout ),
	.cout(\inst9|Add0~57 ));
// synopsys translate_off
defparam \inst9|Add0~56 .lut_mask = 16'hA50A;
defparam \inst9|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneii_lcell_comb \inst9|Add0~58 (
// Equation(s):
// \inst9|Add0~58_combout  = (\inst9|cont [29] & (!\inst9|Add0~57 )) # (!\inst9|cont [29] & ((\inst9|Add0~57 ) # (GND)))
// \inst9|Add0~59  = CARRY((!\inst9|Add0~57 ) # (!\inst9|cont [29]))

	.dataa(vcc),
	.datab(\inst9|cont [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~57 ),
	.combout(\inst9|Add0~58_combout ),
	.cout(\inst9|Add0~59 ));
// synopsys translate_off
defparam \inst9|Add0~58 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneii_lcell_comb \inst9|Add0~60 (
// Equation(s):
// \inst9|Add0~60_combout  = (\inst9|cont [30] & (\inst9|Add0~59  $ (GND))) # (!\inst9|cont [30] & (!\inst9|Add0~59  & VCC))
// \inst9|Add0~61  = CARRY((\inst9|cont [30] & !\inst9|Add0~59 ))

	.dataa(vcc),
	.datab(\inst9|cont [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|Add0~59 ),
	.combout(\inst9|Add0~60_combout ),
	.cout(\inst9|Add0~61 ));
// synopsys translate_off
defparam \inst9|Add0~60 .lut_mask = 16'hC30C;
defparam \inst9|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneii_lcell_comb \inst9|Add0~62 (
// Equation(s):
// \inst9|Add0~62_combout  = \inst9|Add0~61  $ (\inst9|cont [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|cont [31]),
	.cin(\inst9|Add0~61 ),
	.combout(\inst9|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Add0~62 .lut_mask = 16'h0FF0;
defparam \inst9|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N26
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout  = (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h0F00;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N6
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout  = (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h0F00;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N0
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout  = (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h0F00;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N24
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout  = (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [2]),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h0F00;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N12
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout  = (\inst5|q [1] & \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|q [1]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24 .lut_mask = 16'hF000;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N20
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[18]~16_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [5]),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hF000;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N10
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[17]~19_combout  = (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h0F00;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N12
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [3]),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hF000;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N16
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[15]~22_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [2]),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hF000;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N12
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[23]~24 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[23]~24_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[23]~24 .lut_mask = 16'h00F0;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N6
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[21]~27 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[21]~27_combout  = (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[21]~27 .lut_mask = 16'h3300;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N10
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[20]~29 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[20]~29_combout  = (\inst5|q [1] & !\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|q [1]),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[20]~29 .lut_mask = 16'h00F0;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N15
cycloneii_lcell_ff \inst11|correta[3] (
	.clk(!\KEY~combout [1]),
	.datain(\inst11|correta[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|correta [3]));

// Location: LCCOMB_X1_Y18_N24
cycloneii_lcell_comb \inst23|disarm~2 (
// Equation(s):
// \inst23|disarm~2_combout  = (\inst23|disarm~1_combout  & \inst23|disarm~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst23|disarm~1_combout ),
	.datad(\inst23|disarm~0_combout ),
	.cin(gnd),
	.combout(\inst23|disarm~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|disarm~2 .lut_mask = 16'hF000;
defparam \inst23|disarm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneii_lcell_comb \inst15|result~0 (
// Equation(s):
// \inst15|result~0_combout  = \inst11|correta [3] $ (\inst13|correta [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst11|correta [3]),
	.datad(\inst13|correta [3]),
	.cin(gnd),
	.combout(\inst15|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|result~0 .lut_mask = 16'h0FF0;
defparam \inst15|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneii_lcell_comb \inst23|Add4~0 (
// Equation(s):
// \inst23|Add4~0_combout  = (\inst15|result~0_combout  & ((\inst15|result~1_combout  $ (\inst23|Add0~0_combout )) # (!\inst23|Add3~0_combout ))) # (!\inst15|result~0_combout  & ((\inst23|Add3~0_combout ) # (\inst15|result~1_combout  $ 
// (\inst23|Add0~0_combout ))))

	.dataa(\inst15|result~0_combout ),
	.datab(\inst15|result~1_combout ),
	.datac(\inst23|Add0~0_combout ),
	.datad(\inst23|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst23|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add4~0 .lut_mask = 16'h7DBE;
defparam \inst23|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N13
cycloneii_lcell_ff \inst9|clkout (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|clkout~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|clkout~regout ));

// Location: LCFF_X59_Y4_N21
cycloneii_lcell_ff \inst|clkout (
	.clk(\inst9|clkout~clkctrl_outclk ),
	.datain(\inst|Equal0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|clkout~regout ));

// Location: LCFF_X60_Y4_N29
cycloneii_lcell_ff \inst5|clkout (
	.clk(\inst|clkout~clkctrl_outclk ),
	.datain(\inst5|Equal0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|clkout~regout ));

// Location: LCFF_X30_Y8_N7
cycloneii_lcell_ff \inst9|cont[3] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [3]));

// Location: LCFF_X30_Y8_N5
cycloneii_lcell_ff \inst9|cont[2] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [2]));

// Location: LCFF_X30_Y8_N3
cycloneii_lcell_ff \inst9|cont[1] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [1]));

// Location: LCFF_X30_Y8_N27
cycloneii_lcell_ff \inst9|cont[0] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|cont~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [0]));

// Location: LCCOMB_X31_Y8_N4
cycloneii_lcell_comb \inst9|Equal0~0 (
// Equation(s):
// \inst9|Equal0~0_combout  = (!\inst9|cont [1] & (!\inst9|cont [3] & (!\inst9|cont [2] & !\inst9|cont [0])))

	.dataa(\inst9|cont [1]),
	.datab(\inst9|cont [3]),
	.datac(\inst9|cont [2]),
	.datad(\inst9|cont [0]),
	.cin(gnd),
	.combout(\inst9|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~0 .lut_mask = 16'h0001;
defparam \inst9|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y8_N15
cycloneii_lcell_ff \inst9|cont[5] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [5]));

// Location: LCFF_X31_Y8_N9
cycloneii_lcell_ff \inst9|cont[7] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [7]));

// Location: LCFF_X30_Y8_N9
cycloneii_lcell_ff \inst9|cont[4] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [4]));

// Location: LCFF_X30_Y8_N13
cycloneii_lcell_ff \inst9|cont[6] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [6]));

// Location: LCCOMB_X31_Y8_N2
cycloneii_lcell_comb \inst9|Equal0~1 (
// Equation(s):
// \inst9|Equal0~1_combout  = (!\inst9|cont [4] & (\inst9|cont [5] & (\inst9|cont [7] & !\inst9|cont [6])))

	.dataa(\inst9|cont [4]),
	.datab(\inst9|cont [5]),
	.datac(\inst9|cont [7]),
	.datad(\inst9|cont [6]),
	.cin(gnd),
	.combout(\inst9|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~1 .lut_mask = 16'h0040;
defparam \inst9|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y8_N25
cycloneii_lcell_ff \inst9|cont[8] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [8]));

// Location: LCFF_X31_Y8_N31
cycloneii_lcell_ff \inst9|cont[10] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [10]));

// Location: LCFF_X30_Y8_N19
cycloneii_lcell_ff \inst9|cont[9] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [9]));

// Location: LCFF_X30_Y8_N23
cycloneii_lcell_ff \inst9|cont[11] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [11]));

// Location: LCCOMB_X31_Y8_N12
cycloneii_lcell_comb \inst9|Equal0~2 (
// Equation(s):
// \inst9|Equal0~2_combout  = (\inst9|cont [8] & (!\inst9|cont [9] & (!\inst9|cont [11] & \inst9|cont [10])))

	.dataa(\inst9|cont [8]),
	.datab(\inst9|cont [9]),
	.datac(\inst9|cont [11]),
	.datad(\inst9|cont [10]),
	.cin(gnd),
	.combout(\inst9|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~2 .lut_mask = 16'h0200;
defparam \inst9|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y8_N23
cycloneii_lcell_ff \inst9|cont[13] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [13]));

// Location: LCFF_X30_Y8_N25
cycloneii_lcell_ff \inst9|cont[12] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [12]));

// Location: LCFF_X30_Y8_N29
cycloneii_lcell_ff \inst9|cont[14] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [14]));

// Location: LCFF_X30_Y8_N31
cycloneii_lcell_ff \inst9|cont[15] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [15]));

// Location: LCCOMB_X31_Y8_N20
cycloneii_lcell_comb \inst9|Equal0~3 (
// Equation(s):
// \inst9|Equal0~3_combout  = (!\inst9|cont [15] & (!\inst9|cont [12] & (\inst9|cont [13] & !\inst9|cont [14])))

	.dataa(\inst9|cont [15]),
	.datab(\inst9|cont [12]),
	.datac(\inst9|cont [13]),
	.datad(\inst9|cont [14]),
	.cin(gnd),
	.combout(\inst9|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~3 .lut_mask = 16'h0010;
defparam \inst9|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneii_lcell_comb \inst9|Equal0~4 (
// Equation(s):
// \inst9|Equal0~4_combout  = (\inst9|Equal0~3_combout  & (\inst9|Equal0~1_combout  & (\inst9|Equal0~0_combout  & \inst9|Equal0~2_combout )))

	.dataa(\inst9|Equal0~3_combout ),
	.datab(\inst9|Equal0~1_combout ),
	.datac(\inst9|Equal0~0_combout ),
	.datad(\inst9|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst9|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~4 .lut_mask = 16'h8000;
defparam \inst9|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y7_N1
cycloneii_lcell_ff \inst9|cont[17] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [17]));

// Location: LCFF_X31_Y7_N23
cycloneii_lcell_ff \inst9|cont[18] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [18]));

// Location: LCFF_X30_Y7_N1
cycloneii_lcell_ff \inst9|cont[16] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [16]));

// Location: LCFF_X30_Y7_N7
cycloneii_lcell_ff \inst9|cont[19] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [19]));

// Location: LCCOMB_X31_Y7_N24
cycloneii_lcell_comb \inst9|Equal0~5 (
// Equation(s):
// \inst9|Equal0~5_combout  = (!\inst9|cont [16] & (\inst9|cont [17] & (!\inst9|cont [19] & \inst9|cont [18])))

	.dataa(\inst9|cont [16]),
	.datab(\inst9|cont [17]),
	.datac(\inst9|cont [19]),
	.datad(\inst9|cont [18]),
	.cin(gnd),
	.combout(\inst9|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~5 .lut_mask = 16'h0400;
defparam \inst9|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y7_N15
cycloneii_lcell_ff \inst9|cont[21] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|cont~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [21]));

// Location: LCFF_X30_Y7_N9
cycloneii_lcell_ff \inst9|cont[20] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [20]));

// Location: LCFF_X30_Y7_N13
cycloneii_lcell_ff \inst9|cont[22] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [22]));

// Location: LCFF_X30_Y7_N15
cycloneii_lcell_ff \inst9|cont[23] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [23]));

// Location: LCCOMB_X31_Y7_N28
cycloneii_lcell_comb \inst9|Equal0~6 (
// Equation(s):
// \inst9|Equal0~6_combout  = (!\inst9|cont [20] & (\inst9|cont [21] & (!\inst9|cont [23] & !\inst9|cont [22])))

	.dataa(\inst9|cont [20]),
	.datab(\inst9|cont [21]),
	.datac(\inst9|cont [23]),
	.datad(\inst9|cont [22]),
	.cin(gnd),
	.combout(\inst9|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~6 .lut_mask = 16'h0004;
defparam \inst9|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N17
cycloneii_lcell_ff \inst9|cont[24] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [24]));

// Location: LCFF_X30_Y7_N19
cycloneii_lcell_ff \inst9|cont[25] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [25]));

// Location: LCFF_X30_Y7_N21
cycloneii_lcell_ff \inst9|cont[26] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [26]));

// Location: LCFF_X30_Y7_N23
cycloneii_lcell_ff \inst9|cont[27] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [27]));

// Location: LCCOMB_X31_Y7_N2
cycloneii_lcell_comb \inst9|Equal0~7 (
// Equation(s):
// \inst9|Equal0~7_combout  = (!\inst9|cont [26] & (!\inst9|cont [24] & (!\inst9|cont [25] & !\inst9|cont [27])))

	.dataa(\inst9|cont [26]),
	.datab(\inst9|cont [24]),
	.datac(\inst9|cont [25]),
	.datad(\inst9|cont [27]),
	.cin(gnd),
	.combout(\inst9|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~7 .lut_mask = 16'h0001;
defparam \inst9|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N25
cycloneii_lcell_ff \inst9|cont[28] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [28]));

// Location: LCFF_X30_Y7_N27
cycloneii_lcell_ff \inst9|cont[29] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [29]));

// Location: LCFF_X30_Y7_N29
cycloneii_lcell_ff \inst9|cont[30] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [30]));

// Location: LCFF_X30_Y7_N31
cycloneii_lcell_ff \inst9|cont[31] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst9|Add0~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|cont [31]));

// Location: LCCOMB_X31_Y7_N20
cycloneii_lcell_comb \inst9|Equal0~8 (
// Equation(s):
// \inst9|Equal0~8_combout  = (!\inst9|cont [31] & (!\inst9|cont [28] & (!\inst9|cont [30] & !\inst9|cont [29])))

	.dataa(\inst9|cont [31]),
	.datab(\inst9|cont [28]),
	.datac(\inst9|cont [30]),
	.datad(\inst9|cont [29]),
	.cin(gnd),
	.combout(\inst9|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~8 .lut_mask = 16'h0001;
defparam \inst9|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N6
cycloneii_lcell_comb \inst9|Equal0~9 (
// Equation(s):
// \inst9|Equal0~9_combout  = (\inst9|Equal0~5_combout  & (\inst9|Equal0~6_combout  & (\inst9|Equal0~8_combout  & \inst9|Equal0~7_combout )))

	.dataa(\inst9|Equal0~5_combout ),
	.datab(\inst9|Equal0~6_combout ),
	.datac(\inst9|Equal0~8_combout ),
	.datad(\inst9|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst9|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~9 .lut_mask = 16'h8000;
defparam \inst9|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
cycloneii_lcell_comb \inst9|clkout~0 (
// Equation(s):
// \inst9|clkout~0_combout  = \inst9|clkout~regout  $ (((\inst9|Equal0~9_combout  & \inst9|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\inst9|Equal0~9_combout ),
	.datac(\inst9|clkout~regout ),
	.datad(\inst9|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst9|clkout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|clkout~0 .lut_mask = 16'h3CF0;
defparam \inst9|clkout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N20
cycloneii_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (!\inst|q [0] & (!\inst|q [1] & (!\inst|q [2] & !\inst|q [3])))

	.dataa(\inst|q [0]),
	.datab(\inst|q [1]),
	.datac(\inst|q [2]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h0001;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N28
cycloneii_lcell_comb \inst5|Equal0~1 (
// Equation(s):
// \inst5|Equal0~1_combout  = (!\inst5|q [1] & (!\inst5|q [0] & \inst5|Equal0~0_combout ))

	.dataa(\inst5|q [1]),
	.datab(\inst5|q [0]),
	.datac(vcc),
	.datad(\inst5|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~1 .lut_mask = 16'h1100;
defparam \inst5|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneii_lcell_comb \inst9|cont~0 (
// Equation(s):
// \inst9|cont~0_combout  = (\inst9|Add0~0_combout  & ((!\inst9|Equal0~9_combout ) # (!\inst9|Equal0~4_combout )))

	.dataa(\inst9|Equal0~4_combout ),
	.datab(vcc),
	.datac(\inst9|Add0~0_combout ),
	.datad(\inst9|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst9|cont~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~0 .lut_mask = 16'h50F0;
defparam \inst9|cont~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneii_lcell_comb \inst9|cont~1 (
// Equation(s):
// \inst9|cont~1_combout  = (\inst9|Add0~10_combout  & ((!\inst9|Equal0~9_combout ) # (!\inst9|Equal0~4_combout )))

	.dataa(\inst9|Equal0~4_combout ),
	.datab(\inst9|Equal0~9_combout ),
	.datac(vcc),
	.datad(\inst9|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst9|cont~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~1 .lut_mask = 16'h7700;
defparam \inst9|cont~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneii_lcell_comb \inst9|cont~2 (
// Equation(s):
// \inst9|cont~2_combout  = (\inst9|Add0~14_combout  & ((!\inst9|Equal0~9_combout ) # (!\inst9|Equal0~4_combout )))

	.dataa(\inst9|Equal0~4_combout ),
	.datab(\inst9|Equal0~9_combout ),
	.datac(vcc),
	.datad(\inst9|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst9|cont~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~2 .lut_mask = 16'h7700;
defparam \inst9|cont~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneii_lcell_comb \inst9|cont~3 (
// Equation(s):
// \inst9|cont~3_combout  = (\inst9|Add0~16_combout  & ((!\inst9|Equal0~9_combout ) # (!\inst9|Equal0~4_combout )))

	.dataa(\inst9|Equal0~4_combout ),
	.datab(\inst9|Equal0~9_combout ),
	.datac(vcc),
	.datad(\inst9|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst9|cont~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~3 .lut_mask = 16'h7700;
defparam \inst9|cont~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneii_lcell_comb \inst9|cont~4 (
// Equation(s):
// \inst9|cont~4_combout  = (\inst9|Add0~20_combout  & ((!\inst9|Equal0~9_combout ) # (!\inst9|Equal0~4_combout )))

	.dataa(\inst9|Equal0~4_combout ),
	.datab(vcc),
	.datac(\inst9|Add0~20_combout ),
	.datad(\inst9|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst9|cont~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~4 .lut_mask = 16'h50F0;
defparam \inst9|cont~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneii_lcell_comb \inst9|cont~5 (
// Equation(s):
// \inst9|cont~5_combout  = (\inst9|Add0~26_combout  & ((!\inst9|Equal0~9_combout ) # (!\inst9|Equal0~4_combout )))

	.dataa(\inst9|Equal0~4_combout ),
	.datab(\inst9|Equal0~9_combout ),
	.datac(vcc),
	.datad(\inst9|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst9|cont~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~5 .lut_mask = 16'h7700;
defparam \inst9|cont~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneii_lcell_comb \inst9|cont~6 (
// Equation(s):
// \inst9|cont~6_combout  = (\inst9|Add0~34_combout  & ((!\inst9|Equal0~4_combout ) # (!\inst9|Equal0~9_combout )))

	.dataa(\inst9|Equal0~9_combout ),
	.datab(\inst9|Equal0~4_combout ),
	.datac(vcc),
	.datad(\inst9|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst9|cont~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~6 .lut_mask = 16'h7700;
defparam \inst9|cont~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneii_lcell_comb \inst9|cont~7 (
// Equation(s):
// \inst9|cont~7_combout  = (\inst9|Add0~36_combout  & ((!\inst9|Equal0~4_combout ) # (!\inst9|Equal0~9_combout )))

	.dataa(\inst9|Equal0~9_combout ),
	.datab(vcc),
	.datac(\inst9|Add0~36_combout ),
	.datad(\inst9|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst9|cont~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~7 .lut_mask = 16'h50F0;
defparam \inst9|cont~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N14
cycloneii_lcell_comb \inst9|cont~8 (
// Equation(s):
// \inst9|cont~8_combout  = (\inst9|Add0~42_combout  & ((!\inst9|Equal0~4_combout ) # (!\inst9|Equal0~9_combout )))

	.dataa(\inst9|Equal0~9_combout ),
	.datab(\inst9|Equal0~4_combout ),
	.datac(vcc),
	.datad(\inst9|Add0~42_combout ),
	.cin(gnd),
	.combout(\inst9|cont~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|cont~8 .lut_mask = 16'h7700;
defparam \inst9|cont~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N14
cycloneii_lcell_comb \inst19|enable (
// Equation(s):
// \inst19|enable~combout  = LCELL((!\inst6|explosion~regout  & (\CLOCK_50~combout  & ((!\inst23|disarm~2_combout ) # (!\inst23|disarm~3_combout )))))

	.dataa(\inst6|explosion~regout ),
	.datab(\inst23|disarm~3_combout ),
	.datac(\inst23|disarm~2_combout ),
	.datad(\CLOCK_50~combout ),
	.cin(gnd),
	.combout(\inst19|enable~combout ),
	.cout());
// synopsys translate_off
defparam \inst19|enable .lut_mask = 16'h1500;
defparam \inst19|enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N20
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\inst5|q [4])) # 
// (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\inst5|q [4]),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33 .lut_mask = 16'hD080;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N6
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[22]~31 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[22]~31_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\inst5|q [3])) # 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\inst5|q [3]),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[22]~31 .lut_mask = 16'h8C80;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N14
cycloneii_lcell_comb \inst11|correta[3]~3 (
// Equation(s):
// \inst11|correta[3]~3_combout  = !\inst10|senha [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [3]),
	.cin(gnd),
	.combout(\inst11|correta[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|correta[3]~3 .lut_mask = 16'h00FF;
defparam \inst11|correta[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G5
cycloneii_clk_delay_ctrl \KEY[2]~clk_delay_ctrl (
	.clk(\KEY~combout [2]),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\KEY[2]~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \KEY[2]~clk_delay_ctrl .delay_chain_mode = "none";
defparam \KEY[2]~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \inst9|clkout~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst9|clkout~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst9|clkout~clkctrl_outclk ));
// synopsys translate_off
defparam \inst9|clkout~clkctrl .clock_type = "global clock";
defparam \inst9|clkout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \inst|clkout~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|clkout~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clkout~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clkout~clkctrl .clock_type = "global clock";
defparam \inst|clkout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \inst19|enable~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst19|enable~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst19|enable~clkctrl_outclk ));
// synopsys translate_off
defparam \inst19|enable~clkctrl .clock_type = "global clock";
defparam \inst19|enable~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \inst5|clkout~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst5|clkout~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|clkout~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|clkout~clkctrl .clock_type = "global clock";
defparam \inst5|clkout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \KEY[2]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY[2]~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[2]~clkctrl .clock_type = "global clock";
defparam \KEY[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N30
cycloneii_lcell_comb \inst|q[0]~2 (
// Equation(s):
// \inst|q[0]~2_combout  = !\inst|q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q[0]~2 .lut_mask = 16'h0F0F;
defparam \inst|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N28
cycloneii_lcell_comb \inst14|q (
// Equation(s):
// \inst14|q~combout  = (\KEY~combout [0] & ((\inst14|q~combout ) # (!\KEY~combout [1])))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\KEY~combout [1]),
	.datad(\inst14|q~combout ),
	.cin(gnd),
	.combout(\inst14|q~combout ),
	.cout());
// synopsys translate_off
defparam \inst14|q .lut_mask = 16'hCC0C;
defparam \inst14|q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N28
cycloneii_lcell_comb \inst6|q[1]~0 (
// Equation(s):
// \inst6|q[1]~0_combout  = (\inst6|q [1] & ((!\inst6|q [0]))) # (!\inst6|q [1] & (!\inst6|q [2] & \inst6|q [0]))

	.dataa(vcc),
	.datab(\inst6|q [2]),
	.datac(\inst6|q [1]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst6|q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|q[1]~0 .lut_mask = 16'h03F0;
defparam \inst6|q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \inst14|q~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst14|q~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst14|q~clkctrl_outclk ));
// synopsys translate_off
defparam \inst14|q~clkctrl .clock_type = "global clock";
defparam \inst14|q~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X61_Y4_N29
cycloneii_lcell_ff \inst6|q[1] (
	.clk(\inst5|clkout~clkctrl_outclk ),
	.datain(\inst6|q[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|q [1]));

// Location: LCCOMB_X61_Y4_N6
cycloneii_lcell_comb \inst6|q[2]~2 (
// Equation(s):
// \inst6|q[2]~2_combout  = (\inst6|q [2]) # ((!\inst6|q [1] & \inst6|q [0]))

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst6|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|q[2]~2 .lut_mask = 16'hF3F0;
defparam \inst6|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N7
cycloneii_lcell_ff \inst6|q[2] (
	.clk(\inst5|clkout~clkctrl_outclk ),
	.datain(\inst6|q[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|q [2]));

// Location: LCCOMB_X61_Y4_N24
cycloneii_lcell_comb \inst6|q[0]~1 (
// Equation(s):
// \inst6|q[0]~1_combout  = ((\inst6|q [2] & !\inst6|q [1])) # (!\inst6|q [0])

	.dataa(vcc),
	.datab(\inst6|q [2]),
	.datac(\inst6|q [0]),
	.datad(\inst6|q [1]),
	.cin(gnd),
	.combout(\inst6|q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|q[0]~1 .lut_mask = 16'h0FCF;
defparam \inst6|q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N25
cycloneii_lcell_ff \inst6|q[0] (
	.clk(\inst5|clkout~clkctrl_outclk ),
	.datain(\inst6|q[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|q [0]));

// Location: LCCOMB_X61_Y4_N30
cycloneii_lcell_comb \inst6|Equal0~0 (
// Equation(s):
// \inst6|Equal0~0_combout  = (\inst6|q [2] & (\inst6|q [0] & !\inst6|q [1]))

	.dataa(\inst6|q [2]),
	.datab(vcc),
	.datac(\inst6|q [0]),
	.datad(\inst6|q [1]),
	.cin(gnd),
	.combout(\inst6|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~0 .lut_mask = 16'h00A0;
defparam \inst6|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y4_N31
cycloneii_lcell_ff \inst6|explosion (
	.clk(\inst5|clkout~regout ),
	.datain(\inst6|Equal0~0_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|explosion~regout ));

// Location: LCCOMB_X60_Y4_N30
cycloneii_lcell_comb inst25(
// Equation(s):
// \inst25~combout  = (\inst14|q~combout  & !\inst6|explosion~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst14|q~combout ),
	.datad(\inst6|explosion~regout ),
	.cin(gnd),
	.combout(\inst25~combout ),
	.cout());
// synopsys translate_off
defparam inst25.lut_mask = 16'h00F0;
defparam inst25.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N31
cycloneii_lcell_ff \inst|q[0] (
	.clk(\inst9|clkout~clkctrl_outclk ),
	.datain(\inst|q[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q [0]));

// Location: LCCOMB_X59_Y4_N14
cycloneii_lcell_comb \inst|q~1 (
// Equation(s):
// \inst|q~1_combout  = (\inst|q [0] & (((\inst|q [2])))) # (!\inst|q [0] & ((\inst|q [2] & ((\inst|q [1]))) # (!\inst|q [2] & (\inst|q [3] & !\inst|q [1]))))

	.dataa(\inst|q [3]),
	.datab(\inst|q [0]),
	.datac(\inst|q [2]),
	.datad(\inst|q [1]),
	.cin(gnd),
	.combout(\inst|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~1 .lut_mask = 16'hF0C2;
defparam \inst|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N15
cycloneii_lcell_ff \inst|q[2] (
	.clk(\inst9|clkout~clkctrl_outclk ),
	.datain(\inst|q~1_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q [2]));

// Location: LCCOMB_X59_Y4_N28
cycloneii_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|q [3] $ (((!\inst|q [0] & (!\inst|q [2] & !\inst|q [1]))))

	.dataa(\inst|q [0]),
	.datab(\inst|q [2]),
	.datac(\inst|q [3]),
	.datad(\inst|q [1]),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'hF0E1;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N29
cycloneii_lcell_ff \inst|q[3] (
	.clk(\inst9|clkout~clkctrl_outclk ),
	.datain(\inst|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q [3]));

// Location: LCCOMB_X59_Y4_N18
cycloneii_lcell_comb \inst|q~0 (
// Equation(s):
// \inst|q~0_combout  = (\inst|q [0] & (((\inst|q [1])))) # (!\inst|q [0] & (!\inst|q [1] & ((\inst|q [2]) # (\inst|q [3]))))

	.dataa(\inst|q [0]),
	.datab(\inst|q [2]),
	.datac(\inst|q [1]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|q~0 .lut_mask = 16'hA5A4;
defparam \inst|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y4_N19
cycloneii_lcell_ff \inst|q[1] (
	.clk(\inst9|clkout~clkctrl_outclk ),
	.datain(\inst|q~0_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|q [1]));

// Location: LCCOMB_X59_Y4_N16
cycloneii_lcell_comb \inst1|WideOr0~0 (
// Equation(s):
// \inst1|WideOr0~0_combout  = (\inst|q [0] & ((\inst|q [3]) # (\inst|q [1] $ (\inst|q [2])))) # (!\inst|q [0] & ((\inst|q [1]) # (\inst|q [2] $ (\inst|q [3]))))

	.dataa(\inst|q [1]),
	.datab(\inst|q [2]),
	.datac(\inst|q [0]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \inst1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N12
cycloneii_lcell_comb \inst1|WideOr1~0 (
// Equation(s):
// \inst1|WideOr1~0_combout  = (\inst|q [1] & (!\inst|q [3] & ((\inst|q [0]) # (!\inst|q [2])))) # (!\inst|q [1] & (\inst|q [0] & (\inst|q [2] $ (!\inst|q [3]))))

	.dataa(\inst|q [1]),
	.datab(\inst|q [2]),
	.datac(\inst|q [0]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr1~0 .lut_mask = 16'h40B2;
defparam \inst1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N24
cycloneii_lcell_comb \inst1|WideOr2~0 (
// Equation(s):
// \inst1|WideOr2~0_combout  = (\inst|q [1] & (((\inst|q [0] & !\inst|q [3])))) # (!\inst|q [1] & ((\inst|q [2] & ((!\inst|q [3]))) # (!\inst|q [2] & (\inst|q [0]))))

	.dataa(\inst|q [1]),
	.datab(\inst|q [2]),
	.datac(\inst|q [0]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr2~0 .lut_mask = 16'h10F4;
defparam \inst1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N22
cycloneii_lcell_comb \inst1|WideOr3~0 (
// Equation(s):
// \inst1|WideOr3~0_combout  = (\inst|q [1] & ((\inst|q [2] & (\inst|q [0])) # (!\inst|q [2] & (!\inst|q [0] & \inst|q [3])))) # (!\inst|q [1] & (!\inst|q [3] & (\inst|q [2] $ (\inst|q [0]))))

	.dataa(\inst|q [1]),
	.datab(\inst|q [2]),
	.datac(\inst|q [0]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~0 .lut_mask = 16'h8294;
defparam \inst1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N8
cycloneii_lcell_comb \inst1|WideOr4~0 (
// Equation(s):
// \inst1|WideOr4~0_combout  = (\inst|q [2] & (\inst|q [3] & ((\inst|q [1]) # (!\inst|q [0])))) # (!\inst|q [2] & (\inst|q [1] & (!\inst|q [0] & !\inst|q [3])))

	.dataa(\inst|q [1]),
	.datab(\inst|q [2]),
	.datac(\inst|q [0]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr4~0 .lut_mask = 16'h8C02;
defparam \inst1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N4
cycloneii_lcell_comb \inst1|WideOr5~0 (
// Equation(s):
// \inst1|WideOr5~0_combout  = (\inst|q [1] & ((\inst|q [0] & ((\inst|q [3]))) # (!\inst|q [0] & (\inst|q [2])))) # (!\inst|q [1] & (\inst|q [2] & (\inst|q [0] $ (\inst|q [3]))))

	.dataa(\inst|q [1]),
	.datab(\inst|q [2]),
	.datac(\inst|q [0]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \inst1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N26
cycloneii_lcell_comb \inst1|WideOr6~0 (
// Equation(s):
// \inst1|WideOr6~0_combout  = (\inst|q [2] & (!\inst|q [1] & (\inst|q [0] $ (!\inst|q [3])))) # (!\inst|q [2] & (\inst|q [0] & (\inst|q [1] $ (!\inst|q [3]))))

	.dataa(\inst|q [1]),
	.datab(\inst|q [2]),
	.datac(\inst|q [0]),
	.datad(\inst|q [3]),
	.cin(gnd),
	.combout(\inst1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr6~0 .lut_mask = 16'h6014;
defparam \inst1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N14
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \inst5|q [3] $ (VCC)
// \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\inst5|q [3])

	.dataa(\inst5|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N20
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N22
cycloneii_lcell_comb \inst5|Equal0~0 (
// Equation(s):
// \inst5|Equal0~0_combout  = (!\inst5|q [4] & (!\inst5|q [2] & (!\inst5|q [3] & !\inst5|q [5])))

	.dataa(\inst5|q [4]),
	.datab(\inst5|q [2]),
	.datac(\inst5|q [3]),
	.datad(\inst5|q [5]),
	.cin(gnd),
	.combout(\inst5|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~0 .lut_mask = 16'h0001;
defparam \inst5|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N2
cycloneii_lcell_comb \inst5|Add0~0 (
// Equation(s):
// \inst5|Add0~0_combout  = \inst5|q [0] $ (VCC)
// \inst5|Add0~1  = CARRY(\inst5|q [0])

	.dataa(vcc),
	.datab(\inst5|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add0~0_combout ),
	.cout(\inst5|Add0~1 ));
// synopsys translate_off
defparam \inst5|Add0~0 .lut_mask = 16'h33CC;
defparam \inst5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N3
cycloneii_lcell_ff \inst5|q[0] (
	.clk(\inst|clkout~clkctrl_outclk ),
	.datain(\inst5|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|q [0]));

// Location: LCCOMB_X60_Y4_N4
cycloneii_lcell_comb \inst5|Add0~2 (
// Equation(s):
// \inst5|Add0~2_combout  = (\inst5|q [1] & (\inst5|Add0~1  & VCC)) # (!\inst5|q [1] & (!\inst5|Add0~1 ))
// \inst5|Add0~3  = CARRY((!\inst5|q [1] & !\inst5|Add0~1 ))

	.dataa(vcc),
	.datab(\inst5|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~1 ),
	.combout(\inst5|Add0~2_combout ),
	.cout(\inst5|Add0~3 ));
// synopsys translate_off
defparam \inst5|Add0~2 .lut_mask = 16'hC303;
defparam \inst5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y4_N5
cycloneii_lcell_ff \inst5|q[1] (
	.clk(\inst|clkout~clkctrl_outclk ),
	.datain(\inst5|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|q [1]));

// Location: LCCOMB_X60_Y4_N6
cycloneii_lcell_comb \inst5|Add0~4 (
// Equation(s):
// \inst5|Add0~4_combout  = (\inst5|q [2] & ((GND) # (!\inst5|Add0~3 ))) # (!\inst5|q [2] & (\inst5|Add0~3  $ (GND)))
// \inst5|Add0~5  = CARRY((\inst5|q [2]) # (!\inst5|Add0~3 ))

	.dataa(vcc),
	.datab(\inst5|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~3 ),
	.combout(\inst5|Add0~4_combout ),
	.cout(\inst5|Add0~5 ));
// synopsys translate_off
defparam \inst5|Add0~4 .lut_mask = 16'h3CCF;
defparam \inst5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N18
cycloneii_lcell_comb \inst5|q~0 (
// Equation(s):
// \inst5|q~0_combout  = (\inst5|Add0~4_combout  & ((\inst5|q [1]) # ((\inst5|q [0]) # (!\inst5|Equal0~0_combout ))))

	.dataa(\inst5|q [1]),
	.datab(\inst5|Equal0~0_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst5|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst5|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|q~0 .lut_mask = 16'hFB00;
defparam \inst5|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N19
cycloneii_lcell_ff \inst5|q[2] (
	.clk(\inst|clkout~clkctrl_outclk ),
	.datain(\inst5|q~0_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|q [2]));

// Location: LCCOMB_X60_Y4_N8
cycloneii_lcell_comb \inst5|Add0~6 (
// Equation(s):
// \inst5|Add0~6_combout  = (\inst5|q [3] & (\inst5|Add0~5  & VCC)) # (!\inst5|q [3] & (!\inst5|Add0~5 ))
// \inst5|Add0~7  = CARRY((!\inst5|q [3] & !\inst5|Add0~5 ))

	.dataa(vcc),
	.datab(\inst5|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~5 ),
	.combout(\inst5|Add0~6_combout ),
	.cout(\inst5|Add0~7 ));
// synopsys translate_off
defparam \inst5|Add0~6 .lut_mask = 16'hC303;
defparam \inst5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y4_N9
cycloneii_lcell_ff \inst5|q[3] (
	.clk(\inst|clkout~clkctrl_outclk ),
	.datain(\inst5|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|q [3]));

// Location: LCCOMB_X60_Y4_N10
cycloneii_lcell_comb \inst5|Add0~8 (
// Equation(s):
// \inst5|Add0~8_combout  = (\inst5|q [4] & ((GND) # (!\inst5|Add0~7 ))) # (!\inst5|q [4] & (\inst5|Add0~7  $ (GND)))
// \inst5|Add0~9  = CARRY((\inst5|q [4]) # (!\inst5|Add0~7 ))

	.dataa(\inst5|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~7 ),
	.combout(\inst5|Add0~8_combout ),
	.cout(\inst5|Add0~9 ));
// synopsys translate_off
defparam \inst5|Add0~8 .lut_mask = 16'h5AAF;
defparam \inst5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N12
cycloneii_lcell_comb \inst5|Add0~10 (
// Equation(s):
// \inst5|Add0~10_combout  = \inst5|Add0~9  $ (!\inst5|q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|q [5]),
	.cin(\inst5|Add0~9 ),
	.combout(\inst5|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~10 .lut_mask = 16'hF00F;
defparam \inst5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y4_N13
cycloneii_lcell_ff \inst5|q[5] (
	.clk(\inst|clkout~clkctrl_outclk ),
	.datain(\inst5|Add0~10_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|q [5]));

// Location: LCCOMB_X62_Y4_N28
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [5]),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hF000;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y4_N11
cycloneii_lcell_ff \inst5|q[4] (
	.clk(\inst|clkout~clkctrl_outclk ),
	.datain(\inst5|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\inst25~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|q [4]));

// Location: LCCOMB_X62_Y4_N4
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  = (\inst5|q [4] & \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\inst5|q [4]),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hC0C0;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N22
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout  = (\inst5|q [3] & \inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\inst5|q [3]),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hC0C0;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N18
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [2]),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hF000;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N10
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout )))) # (!\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// (!\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout )))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// !\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N14
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout  & 
// !\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N16
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N0
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26 .lut_mask = 16'h00AA;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N30
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\inst5|q [3])) # 
// (!\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\inst5|q [3]),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34 .lut_mask = 16'hD080;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N18
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout  = (\inst5|q [2] & \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|q [2]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28 .lut_mask = 16'hF000;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N2
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout  = (\inst5|q [1] & !\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|q [1]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25 .lut_mask = 16'h00F0;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N20
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ) # (\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout )))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ) # (\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N24
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout )))) # (!\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout )))))
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N26
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout  & 
// !\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N28
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N2
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout  = (!\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27 .lut_mask = 16'h0F00;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N30
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ) # 
// ((\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout )))) # (!\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32 .lut_mask = 16'hFCB8;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N4
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29 .lut_mask = 16'h00AA;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N16
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ) # 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout )))) # (!\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.datac(\inst7|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31 .lut_mask = 16'hFCAA;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N14
cycloneii_lcell_comb \inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30 (
// Equation(s):
// \inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  = (\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\inst5|q [1])) # (!\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))

	.dataa(vcc),
	.datab(\inst5|q [1]),
	.datac(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\inst7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30 .lut_mask = 16'hCCF0;
defparam \inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \inst3|WideOr0~0 (
// Equation(s):
// \inst3|WideOr0~0_combout  = (\inst5|q [0] & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ) # (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  $ (\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout 
// )))) # (!\inst5|q [0] & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ) # (\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  $ (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cin(gnd),
	.combout(\inst3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \inst3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \inst3|WideOr1~0 (
// Equation(s):
// \inst3|WideOr1~0_combout  = (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & (\inst5|q [0] & (\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  $ (\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout 
// )))) # (!\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & ((\inst5|q [0]) # (\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cin(gnd),
	.combout(\inst3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr1~0 .lut_mask = 16'h5190;
defparam \inst3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \inst3|WideOr2~0 (
// Equation(s):
// \inst3|WideOr2~0_combout  = (\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & ((\inst5|q [0])))) # 
// (!\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout )) # 
// (!\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & ((\inst5|q [0])))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cin(gnd),
	.combout(\inst3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr2~0 .lut_mask = 16'h5074;
defparam \inst3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N14
cycloneii_lcell_comb \inst3|WideOr3~0 (
// Equation(s):
// \inst3|WideOr3~0_combout  = (\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & ((\inst5|q [0]))) # 
// (!\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & (\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & !\inst5|q [0])))) # (!\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & 
// (!\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  $ (\inst5|q [0]))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cin(gnd),
	.combout(\inst3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr3~0 .lut_mask = 16'hC214;
defparam \inst3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \inst3|WideOr4~0 (
// Equation(s):
// \inst3|WideOr4~0_combout  = (\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ) # (!\inst5|q 
// [0])))) # (!\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & (!\inst5|q [0] & \inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout )))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cin(gnd),
	.combout(\inst3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr4~0 .lut_mask = 16'h8908;
defparam \inst3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \inst3|WideOr5~0 (
// Equation(s):
// \inst3|WideOr5~0_combout  = (\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & ((\inst5|q [0] & ((\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ))) # (!\inst5|q [0] & 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout )))) # (!\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & (\inst5|q [0] $ 
// (\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cin(gnd),
	.combout(\inst3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr5~0 .lut_mask = 16'hAC48;
defparam \inst3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \inst3|WideOr6~0 (
// Equation(s):
// \inst3|WideOr6~0_combout  = (\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (\inst5|q [0] & (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  $ (\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout 
// )))) # (!\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (!\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & (\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  $ (\inst5|q [0]))))

	.dataa(\inst7|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\inst7|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.datac(\inst5|q [0]),
	.datad(\inst7|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cin(gnd),
	.combout(\inst3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr6~0 .lut_mask = 16'h2094;
defparam \inst3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N4
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \inst5|q [3] $ (VCC)
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\inst5|q [3])

	.dataa(vcc),
	.datab(\inst5|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N6
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\inst5|q [4] & (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\inst5|q [4] & 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\inst5|q [4] & !\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\inst5|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N8
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\inst5|q [5] & (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\inst5|q [5] & 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\inst5|q [5] & !\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\inst5|q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N10
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N14
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[18]~17_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h0C0C;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N4
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[17]~18_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [4]),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hF000;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N2
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[16]~21_combout  = (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h0F00;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N18
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[15]~23_combout  = (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \inst5|q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst5|q [2]),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h0F00;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N24
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\inst7|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ) # 
// (\inst7|Div0|auto_generated|divider|divider|StageOut[16]~21_combout )))) # (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\inst7|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// (!\inst7|Div0|auto_generated|divider|divider|StageOut[16]~21_combout )))
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\inst7|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  & (!\inst7|Div0|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// !\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N28
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\inst7|Div0|auto_generated|divider|divider|StageOut[18]~16_combout  & (!\inst7|Div0|auto_generated|divider|divider|StageOut[18]~17_combout  & 
// !\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N30
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y6_N8
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[23]~30 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[23]~30_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\inst5|q [4])) # 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\inst5|q [4]),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[23]~30 .lut_mask = 16'h8C80;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N14
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[22]~25 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[22]~25_combout  = (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[22]~25 .lut_mask = 16'h3300;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N0
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[21]~26 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[21]~26_combout  = (\inst5|q [2] & \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|q [2]),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[21]~26 .lut_mask = 16'hF000;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N28
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|StageOut[20]~28 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|StageOut[20]~28_combout  = (\inst5|q [1] & \inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|q [1]),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\inst7|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[20]~28 .lut_mask = 16'hF000;
defparam \inst7|Div0|auto_generated|divider|divider|StageOut[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N16
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout  = CARRY((\inst7|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ) # (\inst7|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N18
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  = CARRY((!\inst7|Div0|auto_generated|divider|divider|StageOut[21]~27_combout  & (!\inst7|Div0|auto_generated|divider|divider|StageOut[21]~26_combout  & 
// !\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout )))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ),
	.combout(),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .lut_mask = 16'h0001;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N20
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout  = CARRY((!\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  & ((\inst7|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ) # 
// (\inst7|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ))))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ),
	.combout(),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 16'h000E;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N22
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\inst7|Div0|auto_generated|divider|divider|StageOut[23]~24_combout  & (!\inst7|Div0|auto_generated|divider|divider|StageOut[23]~30_combout  & 
// !\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout )))

	.dataa(\inst7|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.datab(\inst7|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ),
	.combout(),
	.cout(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N24
cycloneii_lcell_comb \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N24
cycloneii_lcell_comb \inst4|WideOr0~0 (
// Equation(s):
// \inst4|WideOr0~0_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ) # (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr0~0 .lut_mask = 16'h0FFC;
defparam \inst4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N22
cycloneii_lcell_comb \inst4|WideOr1~0 (
// Equation(s):
// \inst4|WideOr1~0_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ) # 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr1~0 .lut_mask = 16'h3F03;
defparam \inst4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N0
cycloneii_lcell_comb \inst4|WideOr2~0 (
// Equation(s):
// \inst4|WideOr2~0_combout  = ((\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr2~0 .lut_mask = 16'h33F3;
defparam \inst4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N14
cycloneii_lcell_comb \inst4|WideOr3~0 (
// Equation(s):
// \inst4|WideOr3~0_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// !\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ 
// (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr3~0 .lut_mask = 16'h30C3;
defparam \inst4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N20
cycloneii_lcell_comb \inst4|WideOr4~0 (
// Equation(s):
// \inst4|WideOr4~0_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr4~0 .lut_mask = 16'h0C00;
defparam \inst4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N30
cycloneii_lcell_comb \inst4|WideOr5~0 (
// Equation(s):
// \inst4|WideOr5~0_combout  = (!\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr5~0 .lut_mask = 16'h003C;
defparam \inst4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N16
cycloneii_lcell_comb \inst4|WideOr6~0 (
// Equation(s):
// \inst4|WideOr6~0_combout  = (\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\inst7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\inst7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\inst7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\inst4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr6~0 .lut_mask = 16'h30C0;
defparam \inst4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N28
cycloneii_lcell_comb \inst2|WideOr0~0 (
// Equation(s):
// \inst2|WideOr0~0_combout  = (\inst6|q [1] & ((\inst6|q [2]) # (\inst6|q [0]))) # (!\inst6|q [1] & (!\inst6|q [2]))

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr0~0 .lut_mask = 16'hCFC3;
defparam \inst2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N2
cycloneii_lcell_comb \inst2|WideOr1~0 (
// Equation(s):
// \inst2|WideOr1~0_combout  = (\inst6|q [1] & ((\inst6|q [2]) # (!\inst6|q [0]))) # (!\inst6|q [1] & (\inst6|q [2] & !\inst6|q [0]))

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr1~0 .lut_mask = 16'hC0FC;
defparam \inst2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N12
cycloneii_lcell_comb \inst2|WideOr2~0 (
// Equation(s):
// \inst2|WideOr2~0_combout  = ((!\inst6|q [1] & !\inst6|q [2])) # (!\inst6|q [0])

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~0 .lut_mask = 16'h03FF;
defparam \inst2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N10
cycloneii_lcell_comb \inst2|WideOr3~0 (
// Equation(s):
// \inst2|WideOr3~0_combout  = (\inst6|q [1] & (!\inst6|q [2] & !\inst6|q [0])) # (!\inst6|q [1] & (\inst6|q [2] $ (\inst6|q [0])))

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr3~0 .lut_mask = 16'h033C;
defparam \inst2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N4
cycloneii_lcell_comb \inst2|WideOr4~0 (
// Equation(s):
// \inst2|WideOr4~0_combout  = (\inst6|q [1] & (\inst6|q [2] & \inst6|q [0]))

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr4~0 .lut_mask = 16'hC000;
defparam \inst2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N18
cycloneii_lcell_comb \inst2|WideOr5~0 (
// Equation(s):
// \inst2|WideOr5~0_combout  = (!\inst6|q [2] & (\inst6|q [1] $ (!\inst6|q [0])))

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr5~0 .lut_mask = 16'h0C03;
defparam \inst2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N20
cycloneii_lcell_comb \inst2|WideOr6~0 (
// Equation(s):
// \inst2|WideOr6~0_combout  = (!\inst6|q [1] & (\inst6|q [2] $ (\inst6|q [0])))

	.dataa(vcc),
	.datab(\inst6|q [1]),
	.datac(\inst6|q [2]),
	.datad(\inst6|q [0]),
	.cin(gnd),
	.combout(\inst2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr6~0 .lut_mask = 16'h0330;
defparam \inst2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N27
cycloneii_lcell_ff \inst13|correta[6] (
	.clk(!\KEY~combout [2]),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|correta [6]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N9
cycloneii_lcell_ff \inst13|correta[5] (
	.clk(!\KEY~combout [2]),
	.datain(gnd),
	.sdata(\SW~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|correta [5]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N19
cycloneii_lcell_ff \inst13|correta[4] (
	.clk(!\KEY~combout [2]),
	.datain(gnd),
	.sdata(\SW~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|correta [4]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N13
cycloneii_lcell_ff \inst13|correta[3] (
	.clk(!\KEY~combout [2]),
	.datain(gnd),
	.sdata(\SW~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|correta [3]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N17
cycloneii_lcell_ff \inst13|correta[2] (
	.clk(!\KEY~combout [2]),
	.datain(gnd),
	.sdata(\SW~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|correta [2]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N7
cycloneii_lcell_ff \inst13|correta[1] (
	.clk(!\KEY~combout [2]),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|correta [1]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N11
cycloneii_lcell_ff \inst13|correta[0] (
	.clk(!\KEY~combout [2]),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|correta [0]));

// Location: LCCOMB_X2_Y18_N20
cycloneii_lcell_comb \inst10|senha~0 (
// Equation(s):
// \inst10|senha~0_combout  = \inst10|senha [6] $ (!\inst10|senha [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|senha [6]),
	.datad(\inst10|senha [5]),
	.cin(gnd),
	.combout(\inst10|senha~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|senha~0 .lut_mask = 16'hF00F;
defparam \inst10|senha~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N21
cycloneii_lcell_ff \inst10|senha[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|senha~0_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|senha [0]));

// Location: LCFF_X2_Y18_N11
cycloneii_lcell_ff \inst10|senha[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|senha [0]),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|senha [1]));

// Location: LCCOMB_X2_Y18_N12
cycloneii_lcell_comb \inst10|senha[2]~feeder (
// Equation(s):
// \inst10|senha[2]~feeder_combout  = \inst10|senha [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [1]),
	.cin(gnd),
	.combout(\inst10|senha[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|senha[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|senha[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N13
cycloneii_lcell_ff \inst10|senha[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|senha[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|senha [2]));

// Location: LCCOMB_X2_Y18_N26
cycloneii_lcell_comb \inst10|senha[3]~feeder (
// Equation(s):
// \inst10|senha[3]~feeder_combout  = \inst10|senha [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [2]),
	.cin(gnd),
	.combout(\inst10|senha[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|senha[3]~feeder .lut_mask = 16'hFF00;
defparam \inst10|senha[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N27
cycloneii_lcell_ff \inst10|senha[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|senha[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|senha [3]));

// Location: LCCOMB_X2_Y18_N8
cycloneii_lcell_comb \inst10|senha[4]~feeder (
// Equation(s):
// \inst10|senha[4]~feeder_combout  = \inst10|senha [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [3]),
	.cin(gnd),
	.combout(\inst10|senha[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|senha[4]~feeder .lut_mask = 16'hFF00;
defparam \inst10|senha[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N9
cycloneii_lcell_ff \inst10|senha[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|senha[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|senha [4]));

// Location: LCFF_X2_Y18_N29
cycloneii_lcell_ff \inst10|senha[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|senha [4]),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|senha [5]));

// Location: LCCOMB_X2_Y18_N16
cycloneii_lcell_comb \inst10|senha[6]~feeder (
// Equation(s):
// \inst10|senha[6]~feeder_combout  = \inst10|senha [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [5]),
	.cin(gnd),
	.combout(\inst10|senha[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|senha[6]~feeder .lut_mask = 16'hFF00;
defparam \inst10|senha[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N17
cycloneii_lcell_ff \inst10|senha[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst10|senha[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|senha [6]));

// Location: LCCOMB_X2_Y18_N4
cycloneii_lcell_comb \inst11|correta[6]~0 (
// Equation(s):
// \inst11|correta[6]~0_combout  = !\inst10|senha [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|senha [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|correta[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|correta[6]~0 .lut_mask = 16'h0F0F;
defparam \inst11|correta[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N5
cycloneii_lcell_ff \inst11|correta[6] (
	.clk(!\KEY~combout [1]),
	.datain(\inst11|correta[6]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|correta [6]));

// Location: LCCOMB_X2_Y17_N26
cycloneii_lcell_comb \inst17|op[1]~feeder (
// Equation(s):
// \inst17|op[1]~feeder_combout  = \inst17|op [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|op [0]),
	.cin(gnd),
	.combout(\inst17|op[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|op[1]~feeder .lut_mask = 16'hFF00;
defparam \inst17|op[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y17_N27
cycloneii_lcell_ff \inst17|op[1] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst17|op[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst17|op [1]));

// Location: LCCOMB_X2_Y17_N12
cycloneii_lcell_comb \inst17|op[2]~feeder (
// Equation(s):
// \inst17|op[2]~feeder_combout  = \inst17|op [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|op [1]),
	.cin(gnd),
	.combout(\inst17|op[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|op[2]~feeder .lut_mask = 16'hFF00;
defparam \inst17|op[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y17_N13
cycloneii_lcell_ff \inst17|op[2] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst17|op[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst17|op [2]));

// Location: LCCOMB_X2_Y17_N30
cycloneii_lcell_comb \inst17|op~0 (
// Equation(s):
// \inst17|op~0_combout  = \inst17|op [1] $ (!\inst17|op [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst17|op [1]),
	.datad(\inst17|op [2]),
	.cin(gnd),
	.combout(\inst17|op~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|op~0 .lut_mask = 16'hF00F;
defparam \inst17|op~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y17_N31
cycloneii_lcell_ff \inst17|op[0] (
	.clk(\inst19|enable~clkctrl_outclk ),
	.datain(\inst17|op~0_combout ),
	.sdata(gnd),
	.aclr(!\inst14|q~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst17|op [0]));

// Location: LCCOMB_X2_Y17_N8
cycloneii_lcell_comb \inst18|result[0]~0 (
// Equation(s):
// \inst18|result[0]~0_combout  = !\inst17|op [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|op [0]),
	.cin(gnd),
	.combout(\inst18|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result[0]~0 .lut_mask = 16'h00FF;
defparam \inst18|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y17_N9
cycloneii_lcell_ff \inst18|result[0] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\inst18|result[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|result [0]));

// Location: LCCOMB_X2_Y17_N18
cycloneii_lcell_comb \inst15|Mux0~3 (
// Equation(s):
// \inst15|Mux0~3_combout  = (\inst18|result [2] & (\inst11|correta [6] & (\inst13|correta [6]))) # (!\inst18|result [2] & ((\inst11|correta [6] & ((!\inst18|result [0]) # (!\inst13|correta [6]))) # (!\inst11|correta [6] & (\inst13|correta [6]))))

	.dataa(\inst18|result [2]),
	.datab(\inst11|correta [6]),
	.datac(\inst13|correta [6]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux0~3 .lut_mask = 16'h94D4;
defparam \inst15|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N0
cycloneii_lcell_comb \inst15|Mux0~2 (
// Equation(s):
// \inst15|Mux0~2_combout  = (\inst18|result [2] & ((\inst11|correta [6] & (\inst13|correta [6] & \inst18|result [0])) # (!\inst11|correta [6] & (!\inst13|correta [6])))) # (!\inst18|result [2] & (\inst18|result [0] $ (((\inst11|correta [6] & \inst13|correta 
// [6])))))

	.dataa(\inst18|result [2]),
	.datab(\inst11|correta [6]),
	.datac(\inst13|correta [6]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux0~2 .lut_mask = 16'h9742;
defparam \inst15|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N20
cycloneii_lcell_comb \inst18|result[1]~2 (
// Equation(s):
// \inst18|result[1]~2_combout  = !\inst17|op [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|op [1]),
	.cin(gnd),
	.combout(\inst18|result[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result[1]~2 .lut_mask = 16'h00FF;
defparam \inst18|result[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y17_N21
cycloneii_lcell_ff \inst18|result[1] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\inst18|result[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|result [1]));

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \inst15|Mux0~4 (
// Equation(s):
// \inst15|Mux0~4_combout  = (\inst18|result [1] & (\inst15|Mux0~3_combout )) # (!\inst18|result [1] & ((\inst15|Mux0~2_combout )))

	.dataa(vcc),
	.datab(\inst15|Mux0~3_combout ),
	.datac(\inst15|Mux0~2_combout ),
	.datad(\inst18|result [1]),
	.cin(gnd),
	.combout(\inst15|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux0~4 .lut_mask = 16'hCCF0;
defparam \inst15|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N14
cycloneii_lcell_comb \inst18|result[2]~1 (
// Equation(s):
// \inst18|result[2]~1_combout  = !\inst17|op [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|op [2]),
	.cin(gnd),
	.combout(\inst18|result[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|result[2]~1 .lut_mask = 16'h00FF;
defparam \inst18|result[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y17_N15
cycloneii_lcell_ff \inst18|result[2] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\inst18|result[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|result [2]));

// Location: LCCOMB_X2_Y18_N18
cycloneii_lcell_comb \inst11|correta[5]~1 (
// Equation(s):
// \inst11|correta[5]~1_combout  = !\inst10|senha [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [5]),
	.cin(gnd),
	.combout(\inst11|correta[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|correta[5]~1 .lut_mask = 16'h00FF;
defparam \inst11|correta[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N19
cycloneii_lcell_ff \inst11|correta[5] (
	.clk(!\KEY~combout [1]),
	.datain(\inst11|correta[5]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|correta [5]));

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \inst15|Mux1~3 (
// Equation(s):
// \inst15|Mux1~3_combout  = (\inst13|correta [5] & ((\inst18|result [2] & ((\inst11|correta [5]))) # (!\inst18|result [2] & ((!\inst11|correta [5]) # (!\inst18|result [0]))))) # (!\inst13|correta [5] & (((!\inst18|result [2] & \inst11|correta [5]))))

	.dataa(\inst13|correta [5]),
	.datab(\inst18|result [0]),
	.datac(\inst18|result [2]),
	.datad(\inst11|correta [5]),
	.cin(gnd),
	.combout(\inst15|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux1~3 .lut_mask = 16'hA70A;
defparam \inst15|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneii_lcell_comb \inst15|Mux1~2 (
// Equation(s):
// \inst15|Mux1~2_combout  = (\inst18|result [2] & ((\inst13|correta [5] & (\inst18|result [0] & \inst11|correta [5])) # (!\inst13|correta [5] & ((!\inst11|correta [5]))))) # (!\inst18|result [2] & (\inst18|result [0] $ (((\inst13|correta [5] & 
// \inst11|correta [5])))))

	.dataa(\inst13|correta [5]),
	.datab(\inst18|result [0]),
	.datac(\inst18|result [2]),
	.datad(\inst11|correta [5]),
	.cin(gnd),
	.combout(\inst15|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux1~2 .lut_mask = 16'h865C;
defparam \inst15|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \inst15|Mux1~4 (
// Equation(s):
// \inst15|Mux1~4_combout  = (\inst18|result [1] & (\inst15|Mux1~3_combout )) # (!\inst18|result [1] & ((\inst15|Mux1~2_combout )))

	.dataa(\inst15|Mux1~3_combout ),
	.datab(\inst15|Mux1~2_combout ),
	.datac(vcc),
	.datad(\inst18|result [1]),
	.cin(gnd),
	.combout(\inst15|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux1~4 .lut_mask = 16'hAACC;
defparam \inst15|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N30
cycloneii_lcell_comb \inst11|correta[4]~2 (
// Equation(s):
// \inst11|correta[4]~2_combout  = !\inst10|senha [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|senha [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|correta[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|correta[4]~2 .lut_mask = 16'h0F0F;
defparam \inst11|correta[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N31
cycloneii_lcell_ff \inst11|correta[4] (
	.clk(!\KEY~combout [1]),
	.datain(\inst11|correta[4]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|correta [4]));

// Location: LCCOMB_X2_Y17_N28
cycloneii_lcell_comb \inst15|Mux2~2 (
// Equation(s):
// \inst15|Mux2~2_combout  = (\inst18|result [2] & ((\inst13|correta [4] & (\inst11|correta [4] & \inst18|result [0])) # (!\inst13|correta [4] & (!\inst11|correta [4])))) # (!\inst18|result [2] & (\inst18|result [0] $ (((\inst13|correta [4] & \inst11|correta 
// [4])))))

	.dataa(\inst18|result [2]),
	.datab(\inst13|correta [4]),
	.datac(\inst11|correta [4]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux2~2 .lut_mask = 16'h9742;
defparam \inst15|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N22
cycloneii_lcell_comb \inst15|Mux2~3 (
// Equation(s):
// \inst15|Mux2~3_combout  = (\inst18|result [2] & (\inst13|correta [4] & (\inst11|correta [4]))) # (!\inst18|result [2] & ((\inst13|correta [4] & ((!\inst18|result [0]) # (!\inst11|correta [4]))) # (!\inst13|correta [4] & (\inst11|correta [4]))))

	.dataa(\inst18|result [2]),
	.datab(\inst13|correta [4]),
	.datac(\inst11|correta [4]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux2~3 .lut_mask = 16'h94D4;
defparam \inst15|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N24
cycloneii_lcell_comb \inst15|Mux2~4 (
// Equation(s):
// \inst15|Mux2~4_combout  = (\inst18|result [1] & ((\inst15|Mux2~3_combout ))) # (!\inst18|result [1] & (\inst15|Mux2~2_combout ))

	.dataa(vcc),
	.datab(\inst15|Mux2~2_combout ),
	.datac(\inst18|result [1]),
	.datad(\inst15|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst15|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux2~4 .lut_mask = 16'hFC0C;
defparam \inst15|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N2
cycloneii_lcell_comb \inst15|Mux3~3 (
// Equation(s):
// \inst15|Mux3~3_combout  = (\inst11|correta [3] & ((\inst13|correta [3] & ((\inst18|result [2]) # (!\inst18|result [0]))) # (!\inst13|correta [3] & (!\inst18|result [2])))) # (!\inst11|correta [3] & (\inst13|correta [3] & (!\inst18|result [2])))

	.dataa(\inst11|correta [3]),
	.datab(\inst13|correta [3]),
	.datac(\inst18|result [2]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux3~3 .lut_mask = 16'h868E;
defparam \inst15|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N16
cycloneii_lcell_comb \inst15|Mux3~2 (
// Equation(s):
// \inst15|Mux3~2_combout  = (\inst18|result [2] & ((\inst11|correta [3] & (\inst13|correta [3] & \inst18|result [0])) # (!\inst11|correta [3] & (!\inst13|correta [3])))) # (!\inst18|result [2] & (\inst18|result [0] $ (((\inst11|correta [3] & \inst13|correta 
// [3])))))

	.dataa(\inst11|correta [3]),
	.datab(\inst13|correta [3]),
	.datac(\inst18|result [2]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux3~2 .lut_mask = 16'h9718;
defparam \inst15|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \inst15|Mux3~4 (
// Equation(s):
// \inst15|Mux3~4_combout  = (\inst18|result [1] & (\inst15|Mux3~3_combout )) # (!\inst18|result [1] & ((\inst15|Mux3~2_combout )))

	.dataa(vcc),
	.datab(\inst15|Mux3~3_combout ),
	.datac(\inst15|Mux3~2_combout ),
	.datad(\inst18|result [1]),
	.cin(gnd),
	.combout(\inst15|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux3~4 .lut_mask = 16'hCCF0;
defparam \inst15|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \inst15|Mux4~2 (
// Equation(s):
// \inst15|Mux4~2_combout  = (\inst18|result [2] & ((\inst11|correta [2] & (\inst13|correta [2] & \inst18|result [0])) # (!\inst11|correta [2] & (!\inst13|correta [2])))) # (!\inst18|result [2] & (\inst18|result [0] $ (((\inst11|correta [2] & \inst13|correta 
// [2])))))

	.dataa(\inst11|correta [2]),
	.datab(\inst13|correta [2]),
	.datac(\inst18|result [2]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux4~2 .lut_mask = 16'h9718;
defparam \inst15|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N0
cycloneii_lcell_comb \inst15|Mux4~3 (
// Equation(s):
// \inst15|Mux4~3_combout  = (\inst11|correta [2] & ((\inst13|correta [2] & ((\inst18|result [2]) # (!\inst18|result [0]))) # (!\inst13|correta [2] & (!\inst18|result [2])))) # (!\inst11|correta [2] & (\inst13|correta [2] & (!\inst18|result [2])))

	.dataa(\inst11|correta [2]),
	.datab(\inst13|correta [2]),
	.datac(\inst18|result [2]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux4~3 .lut_mask = 16'h868E;
defparam \inst15|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N30
cycloneii_lcell_comb \inst15|Mux4~4 (
// Equation(s):
// \inst15|Mux4~4_combout  = (\inst18|result [1] & ((\inst15|Mux4~3_combout ))) # (!\inst18|result [1] & (\inst15|Mux4~2_combout ))

	.dataa(\inst15|Mux4~2_combout ),
	.datab(\inst15|Mux4~3_combout ),
	.datac(vcc),
	.datad(\inst18|result [1]),
	.cin(gnd),
	.combout(\inst15|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux4~4 .lut_mask = 16'hCCAA;
defparam \inst15|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N18
cycloneii_lcell_comb \inst15|Mux5~3 (
// Equation(s):
// \inst15|Mux5~3_combout  = (\inst11|correta [1] & ((\inst13|correta [1] & ((\inst18|result [2]) # (!\inst18|result [0]))) # (!\inst13|correta [1] & (!\inst18|result [2])))) # (!\inst11|correta [1] & (\inst13|correta [1] & (!\inst18|result [2])))

	.dataa(\inst11|correta [1]),
	.datab(\inst13|correta [1]),
	.datac(\inst18|result [2]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux5~3 .lut_mask = 16'h868E;
defparam \inst15|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N24
cycloneii_lcell_comb \inst15|Mux5~2 (
// Equation(s):
// \inst15|Mux5~2_combout  = (\inst18|result [2] & ((\inst11|correta [1] & (\inst13|correta [1] & \inst18|result [0])) # (!\inst11|correta [1] & (!\inst13|correta [1])))) # (!\inst18|result [2] & (\inst18|result [0] $ (((\inst11|correta [1] & \inst13|correta 
// [1])))))

	.dataa(\inst11|correta [1]),
	.datab(\inst13|correta [1]),
	.datac(\inst18|result [2]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux5~2 .lut_mask = 16'h9718;
defparam \inst15|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneii_lcell_comb \inst15|Mux5~4 (
// Equation(s):
// \inst15|Mux5~4_combout  = (\inst18|result [1] & (\inst15|Mux5~3_combout )) # (!\inst18|result [1] & ((\inst15|Mux5~2_combout )))

	.dataa(vcc),
	.datab(\inst15|Mux5~3_combout ),
	.datac(\inst15|Mux5~2_combout ),
	.datad(\inst18|result [1]),
	.cin(gnd),
	.combout(\inst15|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux5~4 .lut_mask = 16'hCCF0;
defparam \inst15|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N24
cycloneii_lcell_comb \inst11|correta[0]~6 (
// Equation(s):
// \inst11|correta[0]~6_combout  = !\inst10|senha [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|senha [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|correta[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|correta[0]~6 .lut_mask = 16'h0F0F;
defparam \inst11|correta[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N25
cycloneii_lcell_ff \inst11|correta[0] (
	.clk(!\KEY~combout [1]),
	.datain(\inst11|correta[0]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|correta [0]));

// Location: LCCOMB_X1_Y17_N26
cycloneii_lcell_comb \inst15|Mux6~2 (
// Equation(s):
// \inst15|Mux6~2_combout  = (\inst18|result [2] & ((\inst13|correta [0] & (\inst11|correta [0] & \inst18|result [0])) # (!\inst13|correta [0] & (!\inst11|correta [0])))) # (!\inst18|result [2] & (\inst18|result [0] $ (((\inst13|correta [0] & \inst11|correta 
// [0])))))

	.dataa(\inst13|correta [0]),
	.datab(\inst18|result [2]),
	.datac(\inst11|correta [0]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux6~2 .lut_mask = 16'h9724;
defparam \inst15|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \inst15|Mux6~3 (
// Equation(s):
// \inst15|Mux6~3_combout  = (\inst13|correta [0] & ((\inst18|result [2] & (\inst11|correta [0])) # (!\inst18|result [2] & ((!\inst18|result [0]) # (!\inst11|correta [0]))))) # (!\inst13|correta [0] & (!\inst18|result [2] & (\inst11|correta [0])))

	.dataa(\inst13|correta [0]),
	.datab(\inst18|result [2]),
	.datac(\inst11|correta [0]),
	.datad(\inst18|result [0]),
	.cin(gnd),
	.combout(\inst15|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux6~3 .lut_mask = 16'h92B2;
defparam \inst15|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneii_lcell_comb \inst15|Mux6~4 (
// Equation(s):
// \inst15|Mux6~4_combout  = (\inst18|result [1] & ((\inst15|Mux6~3_combout ))) # (!\inst18|result [1] & (\inst15|Mux6~2_combout ))

	.dataa(vcc),
	.datab(\inst15|Mux6~2_combout ),
	.datac(\inst15|Mux6~3_combout ),
	.datad(\inst18|result [1]),
	.cin(gnd),
	.combout(\inst15|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux6~4 .lut_mask = 16'hF0CC;
defparam \inst15|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N2
cycloneii_lcell_comb \inst11|correta[1]~5 (
// Equation(s):
// \inst11|correta[1]~5_combout  = !\inst10|senha [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [1]),
	.cin(gnd),
	.combout(\inst11|correta[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|correta[1]~5 .lut_mask = 16'h00FF;
defparam \inst11|correta[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N3
cycloneii_lcell_ff \inst11|correta[1] (
	.clk(!\KEY~combout [1]),
	.datain(\inst11|correta[1]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|correta [1]));

// Location: LCCOMB_X1_Y18_N10
cycloneii_lcell_comb \inst23|disarm~0 (
// Equation(s):
// \inst23|disarm~0_combout  = (\inst13|correta [1] & (\inst11|correta [1] & (\inst11|correta [0] $ (!\inst13|correta [0])))) # (!\inst13|correta [1] & (!\inst11|correta [1] & (\inst11|correta [0] $ (!\inst13|correta [0]))))

	.dataa(\inst13|correta [1]),
	.datab(\inst11|correta [0]),
	.datac(\inst13|correta [0]),
	.datad(\inst11|correta [1]),
	.cin(gnd),
	.combout(\inst23|disarm~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|disarm~0 .lut_mask = 16'h8241;
defparam \inst23|disarm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N8
cycloneii_lcell_comb \inst23|disarm~1 (
// Equation(s):
// \inst23|disarm~1_combout  = (\inst13|correta [4] & (\inst11|correta [4] & (\inst13|correta [5] $ (!\inst11|correta [5])))) # (!\inst13|correta [4] & (!\inst11|correta [4] & (\inst13|correta [5] $ (!\inst11|correta [5]))))

	.dataa(\inst13|correta [4]),
	.datab(\inst11|correta [4]),
	.datac(\inst13|correta [5]),
	.datad(\inst11|correta [5]),
	.cin(gnd),
	.combout(\inst23|disarm~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|disarm~1 .lut_mask = 16'h9009;
defparam \inst23|disarm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N22
cycloneii_lcell_comb \inst11|correta[2]~4 (
// Equation(s):
// \inst11|correta[2]~4_combout  = !\inst10|senha [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|senha [2]),
	.cin(gnd),
	.combout(\inst11|correta[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|correta[2]~4 .lut_mask = 16'h00FF;
defparam \inst11|correta[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N23
cycloneii_lcell_ff \inst11|correta[2] (
	.clk(!\KEY~combout [1]),
	.datain(\inst11|correta[2]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|correta [2]));

// Location: LCCOMB_X1_Y18_N4
cycloneii_lcell_comb \inst15|result~1 (
// Equation(s):
// \inst15|result~1_combout  = \inst13|correta [2] $ (\inst11|correta [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst13|correta [2]),
	.datad(\inst11|correta [2]),
	.cin(gnd),
	.combout(\inst15|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|result~1 .lut_mask = 16'h0FF0;
defparam \inst15|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N30
cycloneii_lcell_comb \inst23|disarm~3 (
// Equation(s):
// \inst23|disarm~3_combout  = (!\inst15|result~0_combout  & (!\inst15|result~1_combout  & (\inst13|correta [6] $ (!\inst11|correta [6]))))

	.dataa(\inst15|result~0_combout ),
	.datab(\inst13|correta [6]),
	.datac(\inst15|result~1_combout ),
	.datad(\inst11|correta [6]),
	.cin(gnd),
	.combout(\inst23|disarm~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|disarm~3 .lut_mask = 16'h0401;
defparam \inst23|disarm~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \inst24|ledg[7] (
// Equation(s):
// \inst24|ledg [7] = (\inst6|explosion~regout ) # ((\inst23|disarm~0_combout  & (\inst23|disarm~1_combout  & \inst23|disarm~3_combout )))

	.dataa(\inst23|disarm~0_combout ),
	.datab(\inst23|disarm~1_combout ),
	.datac(\inst6|explosion~regout ),
	.datad(\inst23|disarm~3_combout ),
	.cin(gnd),
	.combout(\inst24|ledg [7]),
	.cout());
// synopsys translate_off
defparam \inst24|ledg[7] .lut_mask = 16'hF8F0;
defparam \inst24|ledg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneii_lcell_comb \inst23|Add3~0 (
// Equation(s):
// \inst23|Add3~0_combout  = \inst11|correta [5] $ (\inst13|correta [5] $ (\inst13|correta [4] $ (\inst11|correta [4])))

	.dataa(\inst11|correta [5]),
	.datab(\inst13|correta [5]),
	.datac(\inst13|correta [4]),
	.datad(\inst11|correta [4]),
	.cin(gnd),
	.combout(\inst23|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add3~0 .lut_mask = 16'h6996;
defparam \inst23|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneii_lcell_comb \inst23|Add2~2 (
// Equation(s):
// \inst23|Add2~2_combout  = (!\inst23|disarm~1_combout  & ((\inst11|correta [3] $ (\inst13|correta [3])) # (!\inst23|Add3~0_combout )))

	.dataa(\inst11|correta [3]),
	.datab(\inst23|Add3~0_combout ),
	.datac(\inst13|correta [3]),
	.datad(\inst23|disarm~1_combout ),
	.cin(gnd),
	.combout(\inst23|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add2~2 .lut_mask = 16'h007B;
defparam \inst23|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N6
cycloneii_lcell_comb \inst23|Add0~0 (
// Equation(s):
// \inst23|Add0~0_combout  = \inst11|correta [1] $ (\inst11|correta [0] $ (\inst13|correta [1] $ (\inst13|correta [0])))

	.dataa(\inst11|correta [1]),
	.datab(\inst11|correta [0]),
	.datac(\inst13|correta [1]),
	.datad(\inst13|correta [0]),
	.cin(gnd),
	.combout(\inst23|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add0~0 .lut_mask = 16'h6996;
defparam \inst23|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N2
cycloneii_lcell_comb \inst23|Add1~2 (
// Equation(s):
// \inst23|Add1~2_combout  = (!\inst23|disarm~0_combout  & ((\inst13|correta [2] $ (\inst11|correta [2])) # (!\inst23|Add0~0_combout )))

	.dataa(\inst23|disarm~0_combout ),
	.datab(\inst13|correta [2]),
	.datac(\inst23|Add0~0_combout ),
	.datad(\inst11|correta [2]),
	.cin(gnd),
	.combout(\inst23|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add1~2 .lut_mask = 16'h1545;
defparam \inst23|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N26
cycloneii_lcell_comb \inst23|Add4~3 (
// Equation(s):
// \inst23|Add4~3_combout  = \inst23|Add4~0_combout  $ (\inst23|Add2~2_combout  $ (\inst23|Add1~2_combout ))

	.dataa(\inst23|Add4~0_combout ),
	.datab(\inst23|Add2~2_combout ),
	.datac(vcc),
	.datad(\inst23|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst23|Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add4~3 .lut_mask = 16'h9966;
defparam \inst23|Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N0
cycloneii_lcell_comb \inst23|Add4~2 (
// Equation(s):
// \inst23|Add4~2_combout  = \inst15|result~0_combout  $ (\inst15|result~1_combout  $ (\inst23|Add0~0_combout  $ (\inst23|Add3~0_combout )))

	.dataa(\inst15|result~0_combout ),
	.datab(\inst15|result~1_combout ),
	.datac(\inst23|Add0~0_combout ),
	.datad(\inst23|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst23|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add4~2 .lut_mask = 16'h6996;
defparam \inst23|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N6
cycloneii_lcell_comb \inst23|Add5~0 (
// Equation(s):
// \inst23|Add5~0_combout  = (\inst23|Add4~2_combout  & (\inst13|correta [6] $ (!\inst11|correta [6])))

	.dataa(vcc),
	.datab(\inst23|Add4~2_combout ),
	.datac(\inst13|correta [6]),
	.datad(\inst11|correta [6]),
	.cin(gnd),
	.combout(\inst23|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add5~0 .lut_mask = 16'hC00C;
defparam \inst23|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N16
cycloneii_lcell_comb \inst23|Add5~1 (
// Equation(s):
// \inst23|Add5~1_combout  = \inst23|Add4~2_combout  $ (\inst13|correta [6] $ (\inst11|correta [6]))

	.dataa(vcc),
	.datab(\inst23|Add4~2_combout ),
	.datac(\inst13|correta [6]),
	.datad(\inst11|correta [6]),
	.cin(gnd),
	.combout(\inst23|Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add5~1 .lut_mask = 16'hC33C;
defparam \inst23|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N28
cycloneii_lcell_comb \inst23|Equal7~0 (
// Equation(s):
// \inst23|Equal7~0_combout  = (\inst23|Add4~1_combout  & (!\inst23|Add5~1_combout  & (\inst23|Add4~3_combout  $ (!\inst23|Add5~0_combout ))))

	.dataa(\inst23|Add4~1_combout ),
	.datab(\inst23|Add4~3_combout ),
	.datac(\inst23|Add5~0_combout ),
	.datad(\inst23|Add5~1_combout ),
	.cin(gnd),
	.combout(\inst23|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Equal7~0 .lut_mask = 16'h0082;
defparam \inst23|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N18
cycloneii_lcell_comb \inst21|now[6] (
// Equation(s):
// \inst21|now [6] = (\inst6|explosion~regout ) # (\inst23|Equal7~0_combout )

	.dataa(\inst6|explosion~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst23|Equal7~0_combout ),
	.cin(gnd),
	.combout(\inst21|now [6]),
	.cout());
// synopsys translate_off
defparam \inst21|now[6] .lut_mask = 16'hFFAA;
defparam \inst21|now[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneii_lcell_comb \inst23|Add4~1 (
// Equation(s):
// \inst23|Add4~1_combout  = (\inst23|Add4~0_combout  & (!\inst23|Add2~2_combout  & !\inst23|Add1~2_combout )) # (!\inst23|Add4~0_combout  & ((!\inst23|Add1~2_combout ) # (!\inst23|Add2~2_combout )))

	.dataa(\inst23|Add4~0_combout ),
	.datab(\inst23|Add2~2_combout ),
	.datac(vcc),
	.datad(\inst23|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst23|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add4~1 .lut_mask = 16'h1177;
defparam \inst23|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N4
cycloneii_lcell_comb \inst21|now[5]~2 (
// Equation(s):
// \inst21|now[5]~2_combout  = (\inst6|explosion~regout ) # ((\inst23|Add4~1_combout  & (\inst23|Add5~0_combout  $ (!\inst23|Add4~3_combout ))))

	.dataa(\inst23|Add5~0_combout ),
	.datab(\inst23|Add4~3_combout ),
	.datac(\inst23|Add4~1_combout ),
	.datad(\inst6|explosion~regout ),
	.cin(gnd),
	.combout(\inst21|now[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|now[5]~2 .lut_mask = 16'hFF90;
defparam \inst21|now[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N22
cycloneii_lcell_comb \inst21|now[4]~3 (
// Equation(s):
// \inst21|now[4]~3_combout  = (\inst23|Add5~1_combout  & (\inst23|Add4~1_combout  & (\inst23|Add4~3_combout  $ (!\inst23|Add5~0_combout )))) # (!\inst23|Add5~1_combout  & (\inst23|Add4~1_combout  $ (((!\inst23|Add4~3_combout  & \inst23|Add5~0_combout )))))

	.dataa(\inst23|Add4~1_combout ),
	.datab(\inst23|Add4~3_combout ),
	.datac(\inst23|Add5~0_combout ),
	.datad(\inst23|Add5~1_combout ),
	.cin(gnd),
	.combout(\inst21|now[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|now[4]~3 .lut_mask = 16'h829A;
defparam \inst21|now[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N0
cycloneii_lcell_comb \inst21|now[4]~4 (
// Equation(s):
// \inst21|now[4]~4_combout  = (\inst6|explosion~regout ) # (\inst21|now[4]~3_combout )

	.dataa(\inst6|explosion~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst21|now[4]~3_combout ),
	.cin(gnd),
	.combout(\inst21|now[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|now[4]~4 .lut_mask = 16'hFFAA;
defparam \inst21|now[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N2
cycloneii_lcell_comb \inst21|now[3]~5 (
// Equation(s):
// \inst21|now[3]~5_combout  = (\inst6|explosion~regout ) # (\inst23|Add4~1_combout  $ (((\inst23|Add5~0_combout  & !\inst23|Add4~3_combout ))))

	.dataa(\inst23|Add5~0_combout ),
	.datab(\inst23|Add4~3_combout ),
	.datac(\inst23|Add4~1_combout ),
	.datad(\inst6|explosion~regout ),
	.cin(gnd),
	.combout(\inst21|now[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|now[3]~5 .lut_mask = 16'hFFD2;
defparam \inst21|now[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N12
cycloneii_lcell_comb \inst21|now[2]~6 (
// Equation(s):
// \inst21|now[2]~6_combout  = (\inst23|Add4~1_combout  & ((\inst23|Add4~3_combout ) # ((!\inst23|Add5~0_combout )))) # (!\inst23|Add4~1_combout  & ((\inst23|Add4~3_combout  & (\inst23|Add5~0_combout  & !\inst23|Add5~1_combout )) # (!\inst23|Add4~3_combout  
// & ((\inst23|Add5~0_combout ) # (!\inst23|Add5~1_combout )))))

	.dataa(\inst23|Add4~1_combout ),
	.datab(\inst23|Add4~3_combout ),
	.datac(\inst23|Add5~0_combout ),
	.datad(\inst23|Add5~1_combout ),
	.cin(gnd),
	.combout(\inst21|now[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|now[2]~6 .lut_mask = 16'h9ADB;
defparam \inst21|now[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N26
cycloneii_lcell_comb \inst21|now[2]~7 (
// Equation(s):
// \inst21|now[2]~7_combout  = (\inst6|explosion~regout ) # (\inst21|now[2]~6_combout )

	.dataa(\inst6|explosion~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst21|now[2]~6_combout ),
	.cin(gnd),
	.combout(\inst21|now[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|now[2]~7 .lut_mask = 16'hFFAA;
defparam \inst21|now[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N24
cycloneii_lcell_comb \inst21|now[1] (
// Equation(s):
// \inst21|now [1] = (\inst6|explosion~regout ) # ((\inst23|Add5~0_combout  & ((\inst23|Add4~3_combout ) # (!\inst23|Add4~1_combout ))) # (!\inst23|Add5~0_combout  & ((\inst23|Add4~1_combout ) # (!\inst23|Add4~3_combout ))))

	.dataa(\inst23|Add5~0_combout ),
	.datab(\inst23|Add4~3_combout ),
	.datac(\inst23|Add4~1_combout ),
	.datad(\inst6|explosion~regout ),
	.cin(gnd),
	.combout(\inst21|now [1]),
	.cout());
// synopsys translate_off
defparam \inst21|now[1] .lut_mask = 16'hFFDB;
defparam \inst21|now[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N20
cycloneii_lcell_comb \inst23|leds~0 (
// Equation(s):
// \inst23|leds~0_combout  = (\inst23|Add4~1_combout  & ((\inst23|Add4~3_combout ) # ((!\inst23|Add5~0_combout )))) # (!\inst23|Add4~1_combout  & (((\inst23|Add5~0_combout ) # (!\inst23|Add5~1_combout )) # (!\inst23|Add4~3_combout )))

	.dataa(\inst23|Add4~1_combout ),
	.datab(\inst23|Add4~3_combout ),
	.datac(\inst23|Add5~0_combout ),
	.datad(\inst23|Add5~1_combout ),
	.cin(gnd),
	.combout(\inst23|leds~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|leds~0 .lut_mask = 16'hDBDF;
defparam \inst23|leds~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N10
cycloneii_lcell_comb \inst21|now[0] (
// Equation(s):
// \inst21|now [0] = (\inst23|leds~0_combout ) # (\inst6|explosion~regout )

	.dataa(\inst23|leds~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|explosion~regout ),
	.cin(gnd),
	.combout(\inst21|now [0]),
	.cout());
// synopsys translate_off
defparam \inst21|now[0] .lut_mask = 16'hFFAA;
defparam \inst21|now[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\inst1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\inst1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\inst1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\inst1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\inst1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\inst1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\inst1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\inst3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\inst3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\inst3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\inst3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\inst3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\inst3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\inst3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\inst4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\inst4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\inst4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\inst4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\inst4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\inst4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\inst4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\inst2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\inst2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\inst2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\inst2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\inst2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\inst2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\inst2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\inst13|correta [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(!\inst13|correta [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(!\inst13|correta [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(!\inst13|correta [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(!\inst13|correta [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(!\inst13|correta [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(!\inst13|correta [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(\inst15|Mux0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\inst15|Mux1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\inst15|Mux2~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\inst15|Mux3~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\inst15|Mux4~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\inst15|Mux5~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\inst15|Mux6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX8[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX8[6]));
// synopsys translate_off
defparam \HEX8[6]~I .input_async_reset = "none";
defparam \HEX8[6]~I .input_power_up = "low";
defparam \HEX8[6]~I .input_register_mode = "none";
defparam \HEX8[6]~I .input_sync_reset = "none";
defparam \HEX8[6]~I .oe_async_reset = "none";
defparam \HEX8[6]~I .oe_power_up = "low";
defparam \HEX8[6]~I .oe_register_mode = "none";
defparam \HEX8[6]~I .oe_sync_reset = "none";
defparam \HEX8[6]~I .operation_mode = "output";
defparam \HEX8[6]~I .output_async_reset = "none";
defparam \HEX8[6]~I .output_power_up = "low";
defparam \HEX8[6]~I .output_register_mode = "none";
defparam \HEX8[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX8[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX8[5]));
// synopsys translate_off
defparam \HEX8[5]~I .input_async_reset = "none";
defparam \HEX8[5]~I .input_power_up = "low";
defparam \HEX8[5]~I .input_register_mode = "none";
defparam \HEX8[5]~I .input_sync_reset = "none";
defparam \HEX8[5]~I .oe_async_reset = "none";
defparam \HEX8[5]~I .oe_power_up = "low";
defparam \HEX8[5]~I .oe_register_mode = "none";
defparam \HEX8[5]~I .oe_sync_reset = "none";
defparam \HEX8[5]~I .operation_mode = "output";
defparam \HEX8[5]~I .output_async_reset = "none";
defparam \HEX8[5]~I .output_power_up = "low";
defparam \HEX8[5]~I .output_register_mode = "none";
defparam \HEX8[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX8[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX8[4]));
// synopsys translate_off
defparam \HEX8[4]~I .input_async_reset = "none";
defparam \HEX8[4]~I .input_power_up = "low";
defparam \HEX8[4]~I .input_register_mode = "none";
defparam \HEX8[4]~I .input_sync_reset = "none";
defparam \HEX8[4]~I .oe_async_reset = "none";
defparam \HEX8[4]~I .oe_power_up = "low";
defparam \HEX8[4]~I .oe_register_mode = "none";
defparam \HEX8[4]~I .oe_sync_reset = "none";
defparam \HEX8[4]~I .operation_mode = "output";
defparam \HEX8[4]~I .output_async_reset = "none";
defparam \HEX8[4]~I .output_power_up = "low";
defparam \HEX8[4]~I .output_register_mode = "none";
defparam \HEX8[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX8[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX8[3]));
// synopsys translate_off
defparam \HEX8[3]~I .input_async_reset = "none";
defparam \HEX8[3]~I .input_power_up = "low";
defparam \HEX8[3]~I .input_register_mode = "none";
defparam \HEX8[3]~I .input_sync_reset = "none";
defparam \HEX8[3]~I .oe_async_reset = "none";
defparam \HEX8[3]~I .oe_power_up = "low";
defparam \HEX8[3]~I .oe_register_mode = "none";
defparam \HEX8[3]~I .oe_sync_reset = "none";
defparam \HEX8[3]~I .operation_mode = "output";
defparam \HEX8[3]~I .output_async_reset = "none";
defparam \HEX8[3]~I .output_power_up = "low";
defparam \HEX8[3]~I .output_register_mode = "none";
defparam \HEX8[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX8[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX8[2]));
// synopsys translate_off
defparam \HEX8[2]~I .input_async_reset = "none";
defparam \HEX8[2]~I .input_power_up = "low";
defparam \HEX8[2]~I .input_register_mode = "none";
defparam \HEX8[2]~I .input_sync_reset = "none";
defparam \HEX8[2]~I .oe_async_reset = "none";
defparam \HEX8[2]~I .oe_power_up = "low";
defparam \HEX8[2]~I .oe_register_mode = "none";
defparam \HEX8[2]~I .oe_sync_reset = "none";
defparam \HEX8[2]~I .operation_mode = "output";
defparam \HEX8[2]~I .output_async_reset = "none";
defparam \HEX8[2]~I .output_power_up = "low";
defparam \HEX8[2]~I .output_register_mode = "none";
defparam \HEX8[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX8[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX8[1]));
// synopsys translate_off
defparam \HEX8[1]~I .input_async_reset = "none";
defparam \HEX8[1]~I .input_power_up = "low";
defparam \HEX8[1]~I .input_register_mode = "none";
defparam \HEX8[1]~I .input_sync_reset = "none";
defparam \HEX8[1]~I .oe_async_reset = "none";
defparam \HEX8[1]~I .oe_power_up = "low";
defparam \HEX8[1]~I .oe_register_mode = "none";
defparam \HEX8[1]~I .oe_sync_reset = "none";
defparam \HEX8[1]~I .operation_mode = "output";
defparam \HEX8[1]~I .output_async_reset = "none";
defparam \HEX8[1]~I .output_power_up = "low";
defparam \HEX8[1]~I .output_register_mode = "none";
defparam \HEX8[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX8[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX8[0]));
// synopsys translate_off
defparam \HEX8[0]~I .input_async_reset = "none";
defparam \HEX8[0]~I .input_power_up = "low";
defparam \HEX8[0]~I .input_register_mode = "none";
defparam \HEX8[0]~I .input_sync_reset = "none";
defparam \HEX8[0]~I .oe_async_reset = "none";
defparam \HEX8[0]~I .oe_power_up = "low";
defparam \HEX8[0]~I .oe_register_mode = "none";
defparam \HEX8[0]~I .oe_sync_reset = "none";
defparam \HEX8[0]~I .operation_mode = "output";
defparam \HEX8[0]~I .output_async_reset = "none";
defparam \HEX8[0]~I .output_power_up = "low";
defparam \HEX8[0]~I .output_register_mode = "none";
defparam \HEX8[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\inst24|ledg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\inst6|explosion~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\inst21|now [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\inst21|now[5]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\inst21|now[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\inst21|now[3]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\inst21|now[2]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\inst21|now [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\inst21|now [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
