<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>GAT_compute_one_graph</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>295667</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>975212</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.183 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.901 ms</Worst-caseRealTimeLatency>
            <Interval-min>295668</Interval-min>
            <Interval-max>975213</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_461_1>
                <TripCount>4</TripCount>
                <Latency>35048</Latency>
                <AbsoluteTimeLatency>140192</AbsoluteTimeLatency>
                <IterationLatency>8762</IterationLatency>
            </VITIS_LOOP_461_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>925</BRAM_18K>
            <DSP>499</DSP>
            <FF>115489</FF>
            <LUT>148005</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>GAT_compute_one_graph</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_weights_first_layer_fu_4916</InstName>
                    <ModuleName>load_weights_first_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4916</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>200</ID>
                            <BindInstances>add_ln274_1_fu_381_p2 add_ln274_fu_408_p2 add_ln275_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>239</ID>
                            <BindInstances>add_ln280_1_fu_381_p2 add_ln280_fu_408_p2 add_ln281_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>278</ID>
                            <BindInstances>add_ln286_1_fu_258_p2 add_ln286_fu_285_p2 add_ln287_fu_326_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>303</ID>
                            <BindInstances>add_ln292_1_fu_258_p2 add_ln292_fu_285_p2 add_ln293_fu_326_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_weights_one_layer_fu_5026</InstName>
                    <ModuleName>load_weights_one_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5026</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6_fu_930</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>930</ID>
                            <BindInstances>add_ln316_fu_1203_p2 add_ln316_1_fu_1226_p2 add_ln318_fu_1258_p2 add_ln317_fu_1271_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8_fu_1066</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1066</ID>
                            <BindInstances>add_ln322_fu_1203_p2 add_ln322_1_fu_1226_p2 add_ln324_fu_1258_p2 add_ln323_fu_1271_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln304_fu_1214_p2 add_ln306_fu_1266_p2 add_ln304_1_fu_1297_p2 add_ln305_fu_1338_p2 add_ln310_fu_1303_p2 add_ln312_fu_1363_p2 add_ln310_1_fu_1394_p2 add_ln311_fu_1447_p2 add_ln316_fu_1411_p2 add_ln322_fu_1426_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_misc_weights_fu_5357</InstName>
                    <ModuleName>load_misc_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5357</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_misc_weights_Pipeline_VITIS_LOOP_339_2_fu_75</InstName>
                            <ModuleName>load_misc_weights_Pipeline_VITIS_LOOP_339_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>75</ID>
                            <BindInstances>add_ln339_fu_96_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_graph_fu_5369</InstName>
                    <ModuleName>load_graph</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5369</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2_fu_204</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>204</ID>
                            <BindInstances>add_ln359_1_fu_306_p2 add_ln359_fu_333_p2 add_ln360_fu_390_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_365_3_fu_229</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_365_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>229</ID>
                            <BindInstances>add_ln365_fu_108_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_compute_connectivity_mask_fu_5397</InstName>
                    <ModuleName>compute_connectivity_mask</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5397</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_1_fu_218</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <BindInstances>empty_92_fu_2276_p2 next_mul_fu_2288_p2 next_urem_fu_2411_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_385_1_fu_422</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_385_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>422</ID>
                            <BindInstances>add_ln385_fu_2183_p2 add_ln387_fu_2530_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2_fu_628</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>628</ID>
                            <BindInstances>add_ln390_fu_488_p2 add_ln391_fu_522_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_394_3_VITIS_LOOP_395_4_fu_670</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_394_3_VITIS_LOOP_395_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>670</ID>
                            <BindInstances>add_ln394_1_fu_554_p2 add_ln394_fu_566_p2 add_ln395_fu_617_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>connectivity_mask_19_U connectivity_mask_20_U connectivity_mask_21_U connectivity_mask_22_U connectivity_mask_23_U connectivity_mask_24_U connectivity_mask_25_U connectivity_mask_26_U connectivity_mask_27_U connectivity_mask_28_U connectivity_mask_29_U connectivity_mask_30_U connectivity_mask_31_U connectivity_mask_32_U connectivity_mask_33_U connectivity_mask_34_U connectivity_mask_35_U connectivity_mask_36_U connectivity_mask_37_U connectivity_mask_38_U connectivity_mask_39_U connectivity_mask_40_U connectivity_mask_41_U connectivity_mask_42_U connectivity_mask_43_U connectivity_mask_44_U connectivity_mask_45_U connectivity_mask_46_U connectivity_mask_47_U connectivity_mask_48_U connectivity_mask_49_U connectivity_mask_50_U connectivity_mask_51_U connectivity_mask_52_U connectivity_mask_53_U connectivity_mask_54_U connectivity_mask_55_U connectivity_mask_56_U connectivity_mask_57_U connectivity_mask_58_U connectivity_mask_59_U connectivity_mask_60_U connectivity_mask_61_U connectivity_mask_62_U connectivity_mask_63_U connectivity_mask_64_U connectivity_mask_65_U connectivity_mask_66_U connectivity_mask_67_U connectivity_mask_68_U connectivity_mask_69_U connectivity_mask_70_U connectivity_mask_71_U connectivity_mask_72_U connectivity_mask_73_U connectivity_mask_74_U connectivity_mask_75_U connectivity_mask_76_U connectivity_mask_77_U connectivity_mask_78_U connectivity_mask_79_U connectivity_mask_80_U connectivity_mask_81_U connectivity_mask_82_U connectivity_mask_83_U connectivity_mask_84_U connectivity_mask_85_U connectivity_mask_86_U connectivity_mask_87_U connectivity_mask_88_U connectivity_mask_89_U connectivity_mask_90_U connectivity_mask_91_U connectivity_mask_92_U connectivity_mask_93_U connectivity_mask_94_U connectivity_mask_95_U connectivity_mask_96_U connectivity_mask_97_U connectivity_mask_98_U connectivity_mask_99_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CONV_fu_5603</InstName>
                    <ModuleName>CONV</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5603</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_nodes_features_proj_fu_1522</InstName>
                            <ModuleName>compute_nodes_features_proj</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1522</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_nodes_features_proj_Pipeline_VITIS_LOOP_39_3_fu_10438</InstName>
                                    <ModuleName>compute_nodes_features_proj_Pipeline_VITIS_LOOP_39_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>10438</ID>
                                    <BindInstances>add_ln39_fu_1114_p2 mul_28s_28s_46_3_1_U713 ret_V_fu_1420_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln36_1_fu_10732_p2 add_ln36_fu_10750_p2 add_ln1171_fu_10841_p2 add_ln37_fu_11542_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_source_fu_2394</InstName>
                            <ModuleName>compute_scores_source</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2394</ID>
                            <BindInstances>add_ln55_1_fu_7604_p2 add_ln55_fu_7616_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1311 add_ln55_2_fu_7709_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1311 add_ln1245_fu_9944_p2 add_ln1245_15_fu_9967_p2 add_ln1245_16_fu_10535_p2 add_ln1245_17_fu_10558_p2 add_ln1245_18_fu_11126_p2 add_ln1245_19_fu_11149_p2 add_ln1245_20_fu_11717_p2 add_ln1245_21_fu_11740_p2 add_ln1245_22_fu_12047_p2 add_ln1245_23_fu_12070_p2 add_ln1245_24_fu_12101_p2 add_ln1245_25_fu_12124_p2 add_ln1245_26_fu_12149_p2 add_ln1245_27_fu_12172_p2 add_ln1245_28_fu_12198_p2 add_ln56_fu_7722_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_target_fu_3041</InstName>
                            <ModuleName>compute_scores_target</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3041</ID>
                            <BindInstances>add_ln72_1_fu_8087_p2 add_ln72_fu_8099_p2 add_ln72_2_fu_8208_p2 add_ln1245_fu_10443_p2 add_ln1245_1_fu_10466_p2 add_ln1245_2_fu_11034_p2 add_ln1245_3_fu_11057_p2 add_ln1245_4_fu_11625_p2 add_ln1245_5_fu_11648_p2 add_ln1245_6_fu_12216_p2 add_ln1245_7_fu_12239_p2 add_ln1245_8_fu_12543_p2 add_ln1245_9_fu_12566_p2 add_ln1245_10_fu_12597_p2 add_ln1245_11_fu_12620_p2 add_ln1245_12_fu_12642_p2 add_ln1245_13_fu_12665_p2 add_ln1245_14_fu_12687_p2 add_ln73_fu_8221_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_scores_fu_3724</InstName>
                            <ModuleName>compute_all_scores</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3724</ID>
                            <BindInstances>add_ln89_1_fu_1089_p2 add_ln89_fu_1101_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U2007 mac_muladd_3ns_7ns_5ns_9_4_1_U2007 add_ln712_fu_1263_p2 add_ln1548_fu_1269_p2 mul_mul_28s_16ns_45_4_1_U2008 add_ln1245_fu_1949_p2 add_ln712_37_fu_1283_p2 add_ln1548_1_fu_1289_p2 mul_mul_28s_16ns_45_4_1_U2009 add_ln1245_46_fu_1986_p2 add_ln712_38_fu_1303_p2 add_ln1548_2_fu_1309_p2 mul_mul_28s_16ns_45_4_1_U2010 add_ln1245_47_fu_2023_p2 add_ln712_39_fu_1323_p2 add_ln1548_3_fu_1329_p2 mul_mul_28s_16ns_45_4_1_U2011 add_ln1245_48_fu_2060_p2 add_ln712_40_fu_1343_p2 add_ln1548_4_fu_1349_p2 mul_mul_28s_16ns_45_4_1_U2012 add_ln1245_49_fu_2097_p2 add_ln712_41_fu_1363_p2 add_ln1548_5_fu_1369_p2 mul_mul_28s_16ns_45_4_1_U2013 add_ln1245_50_fu_2134_p2 add_ln712_42_fu_1383_p2 add_ln1548_6_fu_1389_p2 mul_mul_28s_16ns_45_4_1_U2014 add_ln1245_51_fu_2171_p2 add_ln712_43_fu_1403_p2 add_ln1548_7_fu_1409_p2 mul_mul_28s_16ns_45_4_1_U2015 add_ln1245_52_fu_2208_p2 add_ln712_44_fu_1423_p2 add_ln1548_8_fu_1429_p2 mul_mul_28s_16ns_45_4_1_U2016 add_ln1245_53_fu_2245_p2 add_ln712_45_fu_1443_p2 add_ln1548_9_fu_1449_p2 mul_mul_28s_16ns_45_4_1_U2017 add_ln1245_54_fu_2282_p2 add_ln712_46_fu_1463_p2 add_ln1548_10_fu_1469_p2 mul_mul_28s_16ns_45_4_1_U2018 add_ln1245_55_fu_2319_p2 add_ln712_47_fu_1483_p2 add_ln1548_11_fu_1489_p2 mul_mul_28s_16ns_45_4_1_U2019 add_ln1245_56_fu_2356_p2 add_ln712_48_fu_1503_p2 add_ln1548_12_fu_1509_p2 mul_mul_28s_16ns_45_4_1_U2020 add_ln1245_57_fu_2393_p2 add_ln712_49_fu_1523_p2 add_ln1548_13_fu_1529_p2 mul_mul_28s_16ns_45_4_1_U2021 add_ln1245_58_fu_2430_p2 add_ln712_50_fu_1543_p2 add_ln1548_14_fu_1549_p2 mul_mul_28s_16ns_45_4_1_U2022 add_ln1245_59_fu_2467_p2 add_ln712_51_fu_1563_p2 add_ln1548_15_fu_1569_p2 mul_mul_28s_16ns_45_4_1_U2023 add_ln1245_60_fu_2504_p2 add_ln712_52_fu_1583_p2 add_ln1548_16_fu_1589_p2 mul_mul_28s_16ns_45_4_1_U2024 add_ln1245_61_fu_2541_p2 add_ln712_53_fu_1603_p2 add_ln1548_17_fu_1609_p2 mul_mul_28s_16ns_45_4_1_U2025 add_ln1245_62_fu_2578_p2 add_ln712_54_fu_1623_p2 add_ln1548_18_fu_1629_p2 mul_mul_28s_16ns_45_4_1_U2026 add_ln1245_63_fu_2615_p2 add_ln90_fu_1133_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_attention_coefficients_sum_fu_3806</InstName>
                            <ModuleName>compute_attention_coefficients_sum</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3806</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_1676</InstName>
                                    <ModuleName>compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1676</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3575</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3575</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3591</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3591</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3606</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3606</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3621</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3621</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3636</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3636</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3651</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3651</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3666</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3666</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3681</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3681</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3696</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3696</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3711</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3711</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3726</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3726</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3741</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3741</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3756</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3756</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3771</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3771</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3786</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3786</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3801</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3801</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3816</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3816</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3831</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3831</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_3846</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3846</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln105_1_fu_3885_p2 add_ln105_fu_3897_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U2098 mac_muladd_3ns_7ns_5ns_9_4_1_U2098 add_ln712_fu_6542_p2 add_ln712_20_fu_6548_p2 add_ln712_21_fu_6554_p2 add_ln712_22_fu_6560_p2 add_ln712_23_fu_6566_p2 add_ln712_24_fu_6572_p2 add_ln712_25_fu_6578_p2 add_ln712_26_fu_6584_p2 add_ln712_27_fu_6590_p2 add_ln712_28_fu_6596_p2 add_ln712_29_fu_6602_p2 add_ln712_30_fu_6608_p2 add_ln712_31_fu_6614_p2 add_ln712_32_fu_6620_p2 add_ln712_33_fu_6626_p2 add_ln712_34_fu_6632_p2 add_ln712_35_fu_6638_p2 add_ln712_36_fu_6644_p2 add_ln106_fu_3929_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_attention_coefficients_fu_3898</InstName>
                            <ModuleName>compute_all_attention_coefficients</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3898</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_1176</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1176</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mac_muladd_3ns_7ns_5ns_9_4_1_U2524 mac_muladd_3ns_7ns_5ns_9_4_1_U2524 add_ln125_1_fu_1233_p2 add_ln125_fu_1242_p2 mul_3ns_8ns_9_1_1_U2521 mul_3ns_8ns_9_1_1_U2522 add_ln126_fu_1346_p2 add_ln1552_1_fu_1394_p2 add_ln131_fu_1402_p2 add_ln127_fu_1370_p2 add_ln126_1_fu_1265_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_out_nodes_features_fu_3990</InstName>
                            <ModuleName>compute_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3990</ID>
                            <BindInstances>mac_muladd_3ns_7ns_5ns_9_4_1_U2605 mac_muladd_3ns_7ns_5ns_9_4_1_U2605 add_ln146_1_fu_8982_p2 add_ln146_fu_8991_p2 mul_3ns_8ns_9_1_1_U2566 mac_muladd_3ns_7ns_5ns_9_4_1_U2606 add_ln147_fu_9094_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U2606 add_ln1245_fu_9585_p2 add_ln1245_29_fu_9705_p2 add_ln1245_30_fu_9728_p2 add_ln1245_31_fu_9848_p2 add_ln1245_32_fu_9871_p2 add_ln1245_33_fu_9991_p2 add_ln1245_34_fu_10014_p2 add_ln1245_35_fu_10134_p2 add_ln1245_36_fu_10157_p2 add_ln1245_37_fu_10277_p2 add_ln1245_38_fu_10300_p2 add_ln1245_39_fu_10380_p2 add_ln1245_40_fu_10403_p2 add_ln1245_41_fu_10434_p2 add_ln1245_42_fu_10457_p2 add_ln1245_43_fu_10479_p2 add_ln1245_44_fu_10502_p2 add_ln1245_45_fu_10591_p2 add_ln148_fu_9126_p2 add_ln147_1_fu_9022_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prepare_out_nodes_features_fu_4768</InstName>
                            <ModuleName>prepare_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4768</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_prepare_out_nodes_features_Pipeline_VITIS_LOOP_171_3_fu_3262</InstName>
                                    <ModuleName>prepare_out_nodes_features_Pipeline_VITIS_LOOP_171_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3262</ID>
                                    <BindInstances>add_ln171_fu_1114_p2 mul_28s_28s_46_3_1_U2997 ret_V_fu_1420_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln168_1_fu_3556_p2 add_ln168_fu_3574_p2 add_ln1171_fu_3665_p2 add_ln712_fu_3896_p2 add_ln169_fu_3965_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_concat_fu_5158</InstName>
                            <ModuleName>compute_concat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5158</ID>
                            <BindInstances>add_ln201_1_fu_2386_p2 add_ln201_fu_2398_p2 add_ln202_fu_2498_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_activation_fu_5418</InstName>
                            <ModuleName>compute_activation</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5418</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2890</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2890</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln213_1_fu_2929_p2 add_ln213_fu_2941_p2 sum_V_fu_3200_p2 add_ln214_fu_3041_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_not_concat_fu_5688</InstName>
                            <ModuleName>compute_not_concat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5688</ID>
                            <BindInstances>add_ln185_1_fu_1492_p2 add_ln185_fu_1504_p2 add_ln712_fu_1741_p2 add_ln712_20_fu_1747_p2 add_ln712_19_fu_1751_p2 sub_ln1201_fu_1782_p2 sub_ln1201_1_fu_1805_p2 add_ln186_fu_1572_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>out_nodes_features_skip_concat_bias_V_16_U out_nodes_features_skip_concat_bias_V_17_U out_nodes_features_skip_concat_bias_V_18_U out_nodes_features_skip_concat_bias_V_19_U out_nodes_features_skip_concat_bias_V_20_U out_nodes_features_skip_concat_bias_V_21_U out_nodes_features_skip_concat_bias_V_22_U out_nodes_features_skip_concat_bias_V_23_U out_nodes_features_skip_concat_bias_V_24_U out_nodes_features_skip_concat_bias_V_25_U out_nodes_features_skip_concat_bias_V_26_U out_nodes_features_skip_concat_bias_V_27_U out_nodes_features_skip_concat_bias_V_28_U out_nodes_features_skip_concat_bias_V_29_U out_nodes_features_skip_concat_bias_V_30_U out_nodes_features_skip_concat_bias_V_31_U out_nodes_features_skip_concat_bias_V_32_U out_nodes_features_skip_concat_bias_V_33_U out_nodes_features_skip_concat_bias_V_34_U out_nodes_features_skip_concat_bias_V_35_U out_nodes_features_skip_concat_bias_V_36_U out_nodes_features_skip_concat_bias_V_37_U out_nodes_features_skip_concat_bias_V_38_U out_nodes_features_skip_concat_bias_V_39_U out_nodes_features_skip_concat_bias_V_40_U out_nodes_features_skip_concat_bias_V_41_U out_nodes_features_skip_concat_bias_V_42_U out_nodes_features_skip_concat_bias_V_43_U out_nodes_features_skip_concat_bias_V_44_U out_nodes_features_skip_concat_bias_V_45_U out_nodes_features_skip_concat_bias_V_46_U out_nodes_features_skip_concat_bias_V_47_U out_nodes_features_skip_concat_bias_V_48_U out_nodes_features_skip_concat_bias_V_49_U out_nodes_features_skip_concat_bias_V_50_U out_nodes_features_skip_concat_bias_V_51_U out_nodes_features_skip_concat_bias_V_52_U out_nodes_features_skip_concat_bias_V_53_U out_nodes_features_skip_concat_bias_V_54_U out_nodes_features_skip_concat_bias_V_55_U out_nodes_features_skip_concat_bias_V_56_U out_nodes_features_skip_concat_bias_V_57_U out_nodes_features_skip_concat_bias_V_58_U out_nodes_features_skip_concat_bias_V_59_U out_nodes_features_skip_concat_bias_V_60_U out_nodes_features_skip_concat_bias_V_61_U out_nodes_features_skip_concat_bias_V_62_U out_nodes_features_skip_concat_bias_V_63_U nodes_features_proj_V_0_0_U nodes_features_proj_V_0_1_U nodes_features_proj_V_0_2_U nodes_features_proj_V_0_3_U nodes_features_proj_V_0_4_U nodes_features_proj_V_0_5_U nodes_features_proj_V_0_6_U nodes_features_proj_V_0_7_U nodes_features_proj_V_0_8_U nodes_features_proj_V_0_9_U nodes_features_proj_V_0_10_U nodes_features_proj_V_0_11_U nodes_features_proj_V_0_12_U nodes_features_proj_V_0_13_U nodes_features_proj_V_0_14_U nodes_features_proj_V_0_15_U nodes_features_proj_V_1_0_U nodes_features_proj_V_1_1_U nodes_features_proj_V_1_2_U nodes_features_proj_V_1_3_U nodes_features_proj_V_1_4_U nodes_features_proj_V_1_5_U nodes_features_proj_V_1_6_U nodes_features_proj_V_1_7_U nodes_features_proj_V_1_8_U nodes_features_proj_V_1_9_U nodes_features_proj_V_1_10_U nodes_features_proj_V_1_11_U nodes_features_proj_V_1_12_U nodes_features_proj_V_1_13_U nodes_features_proj_V_1_14_U nodes_features_proj_V_1_15_U nodes_features_proj_V_2_0_U nodes_features_proj_V_2_1_U nodes_features_proj_V_2_2_U nodes_features_proj_V_2_3_U nodes_features_proj_V_2_4_U nodes_features_proj_V_2_5_U nodes_features_proj_V_2_6_U nodes_features_proj_V_2_7_U nodes_features_proj_V_2_8_U nodes_features_proj_V_2_9_U nodes_features_proj_V_2_10_U nodes_features_proj_V_2_11_U nodes_features_proj_V_2_12_U nodes_features_proj_V_2_13_U nodes_features_proj_V_2_14_U nodes_features_proj_V_2_15_U nodes_features_proj_V_3_0_U nodes_features_proj_V_3_1_U nodes_features_proj_V_3_2_U nodes_features_proj_V_3_3_U nodes_features_proj_V_3_4_U nodes_features_proj_V_3_5_U nodes_features_proj_V_3_6_U nodes_features_proj_V_3_7_U nodes_features_proj_V_3_8_U nodes_features_proj_V_3_9_U nodes_features_proj_V_3_10_U nodes_features_proj_V_3_11_U nodes_features_proj_V_3_12_U nodes_features_proj_V_3_13_U nodes_features_proj_V_3_14_U nodes_features_proj_V_3_15_U nodes_features_proj_V_4_0_U nodes_features_proj_V_4_1_U nodes_features_proj_V_4_2_U nodes_features_proj_V_4_3_U nodes_features_proj_V_4_4_U nodes_features_proj_V_4_5_U nodes_features_proj_V_4_6_U nodes_features_proj_V_4_7_U nodes_features_proj_V_4_8_U nodes_features_proj_V_4_9_U nodes_features_proj_V_4_10_U nodes_features_proj_V_4_11_U nodes_features_proj_V_4_12_U nodes_features_proj_V_4_13_U nodes_features_proj_V_4_14_U nodes_features_proj_V_4_15_U nodes_features_proj_V_5_0_U nodes_features_proj_V_5_1_U nodes_features_proj_V_5_2_U nodes_features_proj_V_5_3_U nodes_features_proj_V_5_4_U nodes_features_proj_V_5_5_U nodes_features_proj_V_5_6_U nodes_features_proj_V_5_7_U nodes_features_proj_V_5_8_U nodes_features_proj_V_5_9_U nodes_features_proj_V_5_10_U nodes_features_proj_V_5_11_U nodes_features_proj_V_5_12_U nodes_features_proj_V_5_13_U nodes_features_proj_V_5_14_U nodes_features_proj_V_5_15_U nodes_features_proj_V_6_0_U nodes_features_proj_V_6_1_U nodes_features_proj_V_6_2_U nodes_features_proj_V_6_3_U nodes_features_proj_V_6_4_U nodes_features_proj_V_6_5_U nodes_features_proj_V_6_6_U nodes_features_proj_V_6_7_U nodes_features_proj_V_6_8_U nodes_features_proj_V_6_9_U nodes_features_proj_V_6_10_U nodes_features_proj_V_6_11_U nodes_features_proj_V_6_12_U nodes_features_proj_V_6_13_U nodes_features_proj_V_6_14_U nodes_features_proj_V_6_15_U nodes_features_proj_V_7_0_U nodes_features_proj_V_7_1_U nodes_features_proj_V_7_2_U nodes_features_proj_V_7_3_U nodes_features_proj_V_7_4_U nodes_features_proj_V_7_5_U nodes_features_proj_V_7_6_U nodes_features_proj_V_7_7_U nodes_features_proj_V_7_8_U nodes_features_proj_V_7_9_U nodes_features_proj_V_7_10_U nodes_features_proj_V_7_11_U nodes_features_proj_V_7_12_U nodes_features_proj_V_7_13_U nodes_features_proj_V_7_14_U nodes_features_proj_V_7_15_U nodes_features_proj_V_8_0_U nodes_features_proj_V_8_1_U nodes_features_proj_V_8_2_U nodes_features_proj_V_8_3_U nodes_features_proj_V_8_4_U nodes_features_proj_V_8_5_U nodes_features_proj_V_8_6_U nodes_features_proj_V_8_7_U nodes_features_proj_V_8_8_U nodes_features_proj_V_8_9_U nodes_features_proj_V_8_10_U nodes_features_proj_V_8_11_U nodes_features_proj_V_8_12_U nodes_features_proj_V_8_13_U nodes_features_proj_V_8_14_U nodes_features_proj_V_8_15_U nodes_features_proj_V_9_0_U nodes_features_proj_V_9_1_U nodes_features_proj_V_9_2_U nodes_features_proj_V_9_3_U nodes_features_proj_V_9_4_U nodes_features_proj_V_9_5_U nodes_features_proj_V_9_6_U nodes_features_proj_V_9_7_U nodes_features_proj_V_9_8_U nodes_features_proj_V_9_9_U nodes_features_proj_V_9_10_U nodes_features_proj_V_9_11_U nodes_features_proj_V_9_12_U nodes_features_proj_V_9_13_U nodes_features_proj_V_9_14_U nodes_features_proj_V_9_15_U nodes_features_proj_V_10_0_U nodes_features_proj_V_10_1_U nodes_features_proj_V_10_2_U nodes_features_proj_V_10_3_U nodes_features_proj_V_10_4_U nodes_features_proj_V_10_5_U nodes_features_proj_V_10_6_U nodes_features_proj_V_10_7_U nodes_features_proj_V_10_8_U nodes_features_proj_V_10_9_U nodes_features_proj_V_10_10_U nodes_features_proj_V_10_11_U nodes_features_proj_V_10_12_U nodes_features_proj_V_10_13_U nodes_features_proj_V_10_14_U nodes_features_proj_V_10_15_U nodes_features_proj_V_11_0_U nodes_features_proj_V_11_1_U nodes_features_proj_V_11_2_U nodes_features_proj_V_11_3_U nodes_features_proj_V_11_4_U nodes_features_proj_V_11_5_U nodes_features_proj_V_11_6_U nodes_features_proj_V_11_7_U nodes_features_proj_V_11_8_U nodes_features_proj_V_11_9_U nodes_features_proj_V_11_10_U nodes_features_proj_V_11_11_U nodes_features_proj_V_11_12_U nodes_features_proj_V_11_13_U nodes_features_proj_V_11_14_U nodes_features_proj_V_11_15_U nodes_features_proj_V_12_0_U nodes_features_proj_V_12_1_U nodes_features_proj_V_12_2_U nodes_features_proj_V_12_3_U nodes_features_proj_V_12_4_U nodes_features_proj_V_12_5_U nodes_features_proj_V_12_6_U nodes_features_proj_V_12_7_U nodes_features_proj_V_12_8_U nodes_features_proj_V_12_9_U nodes_features_proj_V_12_10_U nodes_features_proj_V_12_11_U nodes_features_proj_V_12_12_U nodes_features_proj_V_12_13_U nodes_features_proj_V_12_14_U nodes_features_proj_V_12_15_U nodes_features_proj_V_13_0_U nodes_features_proj_V_13_1_U nodes_features_proj_V_13_2_U nodes_features_proj_V_13_3_U nodes_features_proj_V_13_4_U nodes_features_proj_V_13_5_U nodes_features_proj_V_13_6_U nodes_features_proj_V_13_7_U nodes_features_proj_V_13_8_U nodes_features_proj_V_13_9_U nodes_features_proj_V_13_10_U nodes_features_proj_V_13_11_U nodes_features_proj_V_13_12_U nodes_features_proj_V_13_13_U nodes_features_proj_V_13_14_U nodes_features_proj_V_13_15_U nodes_features_proj_V_14_0_U nodes_features_proj_V_14_1_U nodes_features_proj_V_14_2_U nodes_features_proj_V_14_3_U nodes_features_proj_V_14_4_U nodes_features_proj_V_14_5_U nodes_features_proj_V_14_6_U nodes_features_proj_V_14_7_U nodes_features_proj_V_14_8_U nodes_features_proj_V_14_9_U nodes_features_proj_V_14_10_U nodes_features_proj_V_14_11_U nodes_features_proj_V_14_12_U nodes_features_proj_V_14_13_U nodes_features_proj_V_14_14_U nodes_features_proj_V_14_15_U nodes_features_proj_V_15_0_U nodes_features_proj_V_15_1_U nodes_features_proj_V_15_2_U nodes_features_proj_V_15_3_U nodes_features_proj_V_15_4_U nodes_features_proj_V_15_5_U nodes_features_proj_V_15_6_U nodes_features_proj_V_15_7_U nodes_features_proj_V_15_8_U nodes_features_proj_V_15_9_U nodes_features_proj_V_15_10_U nodes_features_proj_V_15_11_U nodes_features_proj_V_15_12_U nodes_features_proj_V_15_13_U nodes_features_proj_V_15_14_U nodes_features_proj_V_15_15_U nodes_features_proj_V_16_0_U nodes_features_proj_V_16_1_U nodes_features_proj_V_16_2_U nodes_features_proj_V_16_3_U nodes_features_proj_V_16_4_U nodes_features_proj_V_16_5_U nodes_features_proj_V_16_6_U nodes_features_proj_V_16_7_U nodes_features_proj_V_16_8_U nodes_features_proj_V_16_9_U nodes_features_proj_V_16_10_U nodes_features_proj_V_16_11_U nodes_features_proj_V_16_12_U nodes_features_proj_V_16_13_U nodes_features_proj_V_16_14_U nodes_features_proj_V_16_15_U nodes_features_proj_V_17_0_U nodes_features_proj_V_17_1_U nodes_features_proj_V_17_2_U nodes_features_proj_V_17_3_U nodes_features_proj_V_17_4_U nodes_features_proj_V_17_5_U nodes_features_proj_V_17_6_U nodes_features_proj_V_17_7_U nodes_features_proj_V_17_8_U nodes_features_proj_V_17_9_U nodes_features_proj_V_17_10_U nodes_features_proj_V_17_11_U nodes_features_proj_V_17_12_U nodes_features_proj_V_17_13_U nodes_features_proj_V_17_14_U nodes_features_proj_V_17_15_U nodes_features_proj_V_18_0_U nodes_features_proj_V_18_1_U nodes_features_proj_V_18_2_U nodes_features_proj_V_18_3_U nodes_features_proj_V_18_4_U nodes_features_proj_V_18_5_U nodes_features_proj_V_18_6_U nodes_features_proj_V_18_7_U nodes_features_proj_V_18_8_U nodes_features_proj_V_18_9_U nodes_features_proj_V_18_10_U nodes_features_proj_V_18_11_U nodes_features_proj_V_18_12_U nodes_features_proj_V_18_13_U nodes_features_proj_V_18_14_U nodes_features_proj_V_18_15_U scores_source_V_U scores_target_V_0_U scores_target_V_1_U scores_target_V_2_U scores_target_V_3_U scores_target_V_4_U scores_target_V_5_U scores_target_V_6_U scores_target_V_7_U scores_target_V_8_U scores_target_V_9_U scores_target_V_10_U scores_target_V_11_U scores_target_V_12_U scores_target_V_13_U scores_target_V_14_U scores_target_V_15_U scores_target_V_16_U scores_target_V_17_U scores_target_V_18_U all_scores_V_0_U all_scores_V_1_U all_scores_V_2_U all_scores_V_3_U all_scores_V_4_U all_scores_V_5_U all_scores_V_6_U all_scores_V_7_U all_scores_V_8_U all_scores_V_9_U all_scores_V_10_U all_scores_V_11_U all_scores_V_12_U all_scores_V_13_U all_scores_V_14_U all_scores_V_15_U all_scores_V_16_U all_scores_V_17_U all_scores_V_18_U attention_coefficients_sum_V_U all_attention_coefficients_V_0_U all_attention_coefficients_V_1_U all_attention_coefficients_V_2_U all_attention_coefficients_V_3_U all_attention_coefficients_V_4_U all_attention_coefficients_V_5_U all_attention_coefficients_V_6_U all_attention_coefficients_V_7_U all_attention_coefficients_V_8_U all_attention_coefficients_V_9_U all_attention_coefficients_V_10_U all_attention_coefficients_V_11_U all_attention_coefficients_V_12_U all_attention_coefficients_V_13_U all_attention_coefficients_V_14_U all_attention_coefficients_V_15_U all_attention_coefficients_V_16_U all_attention_coefficients_V_17_U all_attention_coefficients_V_18_U out_nodes_features_V_0_0_U out_nodes_features_V_0_1_U out_nodes_features_V_0_2_U out_nodes_features_V_0_3_U out_nodes_features_V_0_4_U out_nodes_features_V_0_5_U out_nodes_features_V_0_6_U out_nodes_features_V_0_7_U out_nodes_features_V_0_8_U out_nodes_features_V_0_9_U out_nodes_features_V_0_10_U out_nodes_features_V_0_11_U out_nodes_features_V_0_12_U out_nodes_features_V_0_13_U out_nodes_features_V_0_14_U out_nodes_features_V_0_15_U out_nodes_features_V_1_0_U out_nodes_features_V_1_1_U out_nodes_features_V_1_2_U out_nodes_features_V_1_3_U out_nodes_features_V_1_4_U out_nodes_features_V_1_5_U out_nodes_features_V_1_6_U out_nodes_features_V_1_7_U out_nodes_features_V_1_8_U out_nodes_features_V_1_9_U out_nodes_features_V_1_10_U out_nodes_features_V_1_11_U out_nodes_features_V_1_12_U out_nodes_features_V_1_13_U out_nodes_features_V_1_14_U out_nodes_features_V_1_15_U out_nodes_features_V_2_0_U out_nodes_features_V_2_1_U out_nodes_features_V_2_2_U out_nodes_features_V_2_3_U out_nodes_features_V_2_4_U out_nodes_features_V_2_5_U out_nodes_features_V_2_6_U out_nodes_features_V_2_7_U out_nodes_features_V_2_8_U out_nodes_features_V_2_9_U out_nodes_features_V_2_10_U out_nodes_features_V_2_11_U out_nodes_features_V_2_12_U out_nodes_features_V_2_13_U out_nodes_features_V_2_14_U out_nodes_features_V_2_15_U out_nodes_features_V_3_0_U out_nodes_features_V_3_1_U out_nodes_features_V_3_2_U out_nodes_features_V_3_3_U out_nodes_features_V_3_4_U out_nodes_features_V_3_5_U out_nodes_features_V_3_6_U out_nodes_features_V_3_7_U out_nodes_features_V_3_8_U out_nodes_features_V_3_9_U out_nodes_features_V_3_10_U out_nodes_features_V_3_11_U out_nodes_features_V_3_12_U out_nodes_features_V_3_13_U out_nodes_features_V_3_14_U out_nodes_features_V_3_15_U out_nodes_features_concat_V_0_U out_nodes_features_concat_V_1_U out_nodes_features_concat_V_2_U out_nodes_features_concat_V_3_U out_nodes_features_concat_V_4_U out_nodes_features_concat_V_5_U out_nodes_features_concat_V_6_U out_nodes_features_concat_V_7_U out_nodes_features_concat_V_8_U out_nodes_features_concat_V_9_U out_nodes_features_concat_V_10_U out_nodes_features_concat_V_11_U out_nodes_features_concat_V_12_U out_nodes_features_concat_V_13_U out_nodes_features_concat_V_14_U out_nodes_features_concat_V_15_U out_nodes_features_concat_V_16_U out_nodes_features_concat_V_17_U out_nodes_features_concat_V_18_U out_nodes_features_concat_V_19_U out_nodes_features_concat_V_20_U out_nodes_features_concat_V_21_U out_nodes_features_concat_V_22_U out_nodes_features_concat_V_23_U out_nodes_features_concat_V_24_U out_nodes_features_concat_V_25_U out_nodes_features_concat_V_26_U out_nodes_features_concat_V_27_U out_nodes_features_concat_V_28_U out_nodes_features_concat_V_29_U out_nodes_features_concat_V_30_U out_nodes_features_concat_V_31_U out_nodes_features_concat_V_32_U out_nodes_features_concat_V_33_U out_nodes_features_concat_V_34_U out_nodes_features_concat_V_35_U out_nodes_features_concat_V_36_U out_nodes_features_concat_V_37_U out_nodes_features_concat_V_38_U out_nodes_features_concat_V_39_U out_nodes_features_concat_V_40_U out_nodes_features_concat_V_41_U out_nodes_features_concat_V_42_U out_nodes_features_concat_V_43_U out_nodes_features_concat_V_44_U out_nodes_features_concat_V_45_U out_nodes_features_concat_V_46_U out_nodes_features_concat_V_47_U out_nodes_features_concat_V_48_U out_nodes_features_concat_V_49_U out_nodes_features_concat_V_50_U out_nodes_features_concat_V_51_U out_nodes_features_concat_V_52_U out_nodes_features_concat_V_53_U out_nodes_features_concat_V_54_U out_nodes_features_concat_V_55_U out_nodes_features_concat_V_56_U out_nodes_features_concat_V_57_U out_nodes_features_concat_V_58_U out_nodes_features_concat_V_59_U out_nodes_features_concat_V_60_U out_nodes_features_concat_V_61_U out_nodes_features_concat_V_62_U out_nodes_features_concat_V_63_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_global_mean_pooling_fu_7094</InstName>
                    <ModuleName>global_mean_pooling</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7094</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_global_mean_pooling_Pipeline_VITIS_LOOP_249_1_fu_1196</InstName>
                            <ModuleName>global_mean_pooling_Pipeline_VITIS_LOOP_249_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1196</ID>
                            <BindInstances>add_ln249_fu_2529_p2 add_ln712_fu_5070_p2 add_ln712_1_fu_4993_p2 add_ln712_2_fu_5074_p2 add_ln712_3_fu_4999_p2 add_ln712_4_fu_5005_p2 add_ln712_5_fu_5011_p2 add_ln712_6_fu_5017_p2 add_ln712_7_fu_5079_p2 add_ln712_8_fu_5023_p2 add_ln712_9_fu_5029_p2 add_ln712_10_fu_5035_p2 add_ln712_11_fu_5084_p2 add_ln712_12_fu_5041_p2 add_ln712_13_fu_5047_p2 add_ln712_14_fu_5053_p2 add_ln712_15_fu_5059_p2 add_ln712_16_fu_5088_p2 add_ln712_17_fu_5093_p2 mul_46s_48ns_93_5_1_U3904 sub_ln1201_fu_5134_p2 sub_ln1201_1_fu_5162_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_global_graph_prediction_fu_7132</InstName>
                    <ModuleName>global_graph_prediction</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7132</ID>
                    <BindInstances>add_ln264_fu_186_p2 mul_28s_28s_46_3_1_U4228 ret_V_fu_223_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer_3_fu_7160_p2 scoring_fn_target_V_0_U scoring_fn_target_V_1_U scoring_fn_target_V_2_U scoring_fn_target_V_3_U scoring_fn_target_V_4_U scoring_fn_target_V_5_U scoring_fn_target_V_6_U scoring_fn_target_V_7_U scoring_fn_target_V_8_U scoring_fn_target_V_9_U scoring_fn_target_V_10_U scoring_fn_target_V_11_U scoring_fn_target_V_12_U scoring_fn_target_V_13_U scoring_fn_target_V_14_U scoring_fn_target_V_15_U scoring_fn_source_V_0_U scoring_fn_source_V_1_U scoring_fn_source_V_2_U scoring_fn_source_V_3_U scoring_fn_source_V_4_U scoring_fn_source_V_5_U scoring_fn_source_V_6_U scoring_fn_source_V_7_U scoring_fn_source_V_8_U scoring_fn_source_V_9_U scoring_fn_source_V_10_U scoring_fn_source_V_11_U scoring_fn_source_V_12_U scoring_fn_source_V_13_U scoring_fn_source_V_14_U scoring_fn_source_V_15_U linear_proj_weight_V_0_U linear_proj_weight_V_1_U linear_proj_weight_V_2_U linear_proj_weight_V_3_U linear_proj_weight_V_4_U linear_proj_weight_V_5_U linear_proj_weight_V_6_U linear_proj_weight_V_7_U linear_proj_weight_V_8_U skip_proj_weight_V_0_U skip_proj_weight_V_1_U skip_proj_weight_V_2_U skip_proj_weight_V_3_U skip_proj_weight_V_4_U skip_proj_weight_V_5_U skip_proj_weight_V_6_U skip_proj_weight_V_7_U skip_proj_weight_V_8_U linear_proj_weight_V_9_U linear_proj_weight_V_10_U linear_proj_weight_V_11_U linear_proj_weight_V_12_U linear_proj_weight_V_13_U linear_proj_weight_V_14_U linear_proj_weight_V_15_U linear_proj_weight_V_16_U linear_proj_weight_V_17_U linear_proj_weight_V_18_U linear_proj_weight_V_19_U linear_proj_weight_V_20_U linear_proj_weight_V_21_U linear_proj_weight_V_22_U linear_proj_weight_V_23_U linear_proj_weight_V_24_U linear_proj_weight_V_25_U linear_proj_weight_V_26_U linear_proj_weight_V_27_U linear_proj_weight_V_28_U linear_proj_weight_V_29_U linear_proj_weight_V_30_U linear_proj_weight_V_31_U linear_proj_weight_V_32_U linear_proj_weight_V_33_U linear_proj_weight_V_34_U linear_proj_weight_V_35_U linear_proj_weight_V_36_U linear_proj_weight_V_37_U linear_proj_weight_V_38_U linear_proj_weight_V_39_U linear_proj_weight_V_40_U linear_proj_weight_V_41_U linear_proj_weight_V_42_U linear_proj_weight_V_43_U linear_proj_weight_V_44_U linear_proj_weight_V_45_U linear_proj_weight_V_46_U linear_proj_weight_V_47_U linear_proj_weight_V_48_U linear_proj_weight_V_49_U linear_proj_weight_V_50_U linear_proj_weight_V_51_U linear_proj_weight_V_52_U linear_proj_weight_V_53_U linear_proj_weight_V_54_U linear_proj_weight_V_55_U linear_proj_weight_V_56_U linear_proj_weight_V_57_U linear_proj_weight_V_58_U linear_proj_weight_V_59_U linear_proj_weight_V_60_U linear_proj_weight_V_61_U linear_proj_weight_V_62_U linear_proj_weight_V_63_U skip_proj_weight_V_9_U skip_proj_weight_V_10_U skip_proj_weight_V_11_U skip_proj_weight_V_12_U skip_proj_weight_V_13_U skip_proj_weight_V_14_U skip_proj_weight_V_15_U skip_proj_weight_V_16_U skip_proj_weight_V_17_U skip_proj_weight_V_18_U skip_proj_weight_V_19_U skip_proj_weight_V_20_U skip_proj_weight_V_21_U skip_proj_weight_V_22_U skip_proj_weight_V_23_U skip_proj_weight_V_24_U skip_proj_weight_V_25_U skip_proj_weight_V_26_U skip_proj_weight_V_27_U skip_proj_weight_V_28_U skip_proj_weight_V_29_U skip_proj_weight_V_30_U skip_proj_weight_V_31_U skip_proj_weight_V_32_U skip_proj_weight_V_33_U skip_proj_weight_V_34_U skip_proj_weight_V_35_U skip_proj_weight_V_36_U skip_proj_weight_V_37_U skip_proj_weight_V_38_U skip_proj_weight_V_39_U skip_proj_weight_V_40_U skip_proj_weight_V_41_U skip_proj_weight_V_42_U skip_proj_weight_V_43_U skip_proj_weight_V_44_U skip_proj_weight_V_45_U skip_proj_weight_V_46_U skip_proj_weight_V_47_U skip_proj_weight_V_48_U skip_proj_weight_V_49_U skip_proj_weight_V_50_U skip_proj_weight_V_51_U skip_proj_weight_V_52_U skip_proj_weight_V_53_U skip_proj_weight_V_54_U skip_proj_weight_V_55_U skip_proj_weight_V_56_U skip_proj_weight_V_57_U skip_proj_weight_V_58_U skip_proj_weight_V_59_U skip_proj_weight_V_60_U skip_proj_weight_V_61_U skip_proj_weight_V_62_U skip_proj_weight_V_63_U pred_linear_weight_V_U out_nodes_features_skip_concat_bias_V_0_U out_nodes_features_skip_concat_bias_V_1_U out_nodes_features_skip_concat_bias_V_2_U out_nodes_features_skip_concat_bias_V_3_U out_nodes_features_skip_concat_bias_V_4_U out_nodes_features_skip_concat_bias_V_5_U out_nodes_features_skip_concat_bias_V_6_U out_nodes_features_skip_concat_bias_V_7_U out_nodes_features_skip_concat_bias_V_8_U edge_list_U connectivity_mask_0_U connectivity_mask_1_U connectivity_mask_2_U connectivity_mask_3_U connectivity_mask_4_U connectivity_mask_5_U connectivity_mask_6_U connectivity_mask_7_U connectivity_mask_8_U connectivity_mask_9_U connectivity_mask_10_U connectivity_mask_11_U connectivity_mask_12_U connectivity_mask_13_U connectivity_mask_14_U connectivity_mask_15_U connectivity_mask_16_U connectivity_mask_17_U connectivity_mask_18_U out_nodes_features_skip_concat_bias_V_9_U out_nodes_features_skip_concat_bias_V_10_U out_nodes_features_skip_concat_bias_V_11_U out_nodes_features_skip_concat_bias_V_12_U out_nodes_features_skip_concat_bias_V_13_U out_nodes_features_skip_concat_bias_V_14_U out_nodes_features_skip_concat_bias_V_15_U h_graph_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2</Name>
            <Loops>
                <VITIS_LOOP_274_1_VITIS_LOOP_275_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_274_1_VITIS_LOOP_275_2>
                        <Name>VITIS_LOOP_274_1_VITIS_LOOP_275_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_274_1_VITIS_LOOP_275_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_274_1_VITIS_LOOP_275_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_1_fu_381_p2" SOURCE="GAT_compute.cc:274" URAM="0" VARIABLE="add_ln274_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_274_1_VITIS_LOOP_275_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_408_p2" SOURCE="GAT_compute.cc:274" URAM="0" VARIABLE="add_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_274_1_VITIS_LOOP_275_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_460_p2" SOURCE="GAT_compute.cc:275" URAM="0" VARIABLE="add_ln275"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4</Name>
            <Loops>
                <VITIS_LOOP_280_3_VITIS_LOOP_281_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_280_3_VITIS_LOOP_281_4>
                        <Name>VITIS_LOOP_280_3_VITIS_LOOP_281_4</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_280_3_VITIS_LOOP_281_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_280_3_VITIS_LOOP_281_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_1_fu_381_p2" SOURCE="GAT_compute.cc:280" URAM="0" VARIABLE="add_ln280_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_280_3_VITIS_LOOP_281_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_408_p2" SOURCE="GAT_compute.cc:280" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_280_3_VITIS_LOOP_281_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_460_p2" SOURCE="GAT_compute.cc:281" URAM="0" VARIABLE="add_ln281"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6</Name>
            <Loops>
                <VITIS_LOOP_286_5_VITIS_LOOP_287_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>579</Best-caseLatency>
                    <Average-caseLatency>579</Average-caseLatency>
                    <Worst-caseLatency>579</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.316 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.316 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.316 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>579</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_286_5_VITIS_LOOP_287_6>
                        <Name>VITIS_LOOP_286_5_VITIS_LOOP_287_6</Name>
                        <TripCount>576</TripCount>
                        <Latency>577</Latency>
                        <AbsoluteTimeLatency>2.308 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_286_5_VITIS_LOOP_287_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5_VITIS_LOOP_287_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_1_fu_258_p2" SOURCE="GAT_compute.cc:286" URAM="0" VARIABLE="add_ln286_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5_VITIS_LOOP_287_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_285_p2" SOURCE="GAT_compute.cc:286" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5_VITIS_LOOP_287_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_326_p2" SOURCE="GAT_compute.cc:287" URAM="0" VARIABLE="add_ln287"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8</Name>
            <Loops>
                <VITIS_LOOP_292_7_VITIS_LOOP_293_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>579</Best-caseLatency>
                    <Average-caseLatency>579</Average-caseLatency>
                    <Worst-caseLatency>579</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.316 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.316 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.316 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>579</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_292_7_VITIS_LOOP_293_8>
                        <Name>VITIS_LOOP_292_7_VITIS_LOOP_293_8</Name>
                        <TripCount>576</TripCount>
                        <Latency>577</Latency>
                        <AbsoluteTimeLatency>2.308 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_292_7_VITIS_LOOP_293_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_7_VITIS_LOOP_293_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_1_fu_258_p2" SOURCE="GAT_compute.cc:292" URAM="0" VARIABLE="add_ln292_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_7_VITIS_LOOP_293_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_285_p2" SOURCE="GAT_compute.cc:292" URAM="0" VARIABLE="add_ln292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_7_VITIS_LOOP_293_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_326_p2" SOURCE="GAT_compute.cc:293" URAM="0" VARIABLE="add_ln293"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1327</Best-caseLatency>
                    <Average-caseLatency>1327</Average-caseLatency>
                    <Worst-caseLatency>1327</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.308 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.308 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.308 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1327</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>496</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1106</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6</Name>
            <Loops>
                <VITIS_LOOP_316_5_VITIS_LOOP_317_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_316_5_VITIS_LOOP_317_6>
                        <Name>VITIS_LOOP_316_5_VITIS_LOOP_317_6</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_316_5_VITIS_LOOP_317_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_5_VITIS_LOOP_317_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_1203_p2" SOURCE="GAT_compute.cc:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_5_VITIS_LOOP_317_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_1_fu_1226_p2" SOURCE="GAT_compute.cc:316" URAM="0" VARIABLE="add_ln316_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_5_VITIS_LOOP_317_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_1258_p2" SOURCE="GAT_compute.cc:318" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_5_VITIS_LOOP_317_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_1271_p2" SOURCE="GAT_compute.cc:317" URAM="0" VARIABLE="add_ln317"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8</Name>
            <Loops>
                <VITIS_LOOP_322_7_VITIS_LOOP_323_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_322_7_VITIS_LOOP_323_8>
                        <Name>VITIS_LOOP_322_7_VITIS_LOOP_323_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_322_7_VITIS_LOOP_323_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_7_VITIS_LOOP_323_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_1203_p2" SOURCE="GAT_compute.cc:322" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_7_VITIS_LOOP_323_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_1_fu_1226_p2" SOURCE="GAT_compute.cc:322" URAM="0" VARIABLE="add_ln322_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_7_VITIS_LOOP_323_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_1258_p2" SOURCE="GAT_compute.cc:324" URAM="0" VARIABLE="add_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_7_VITIS_LOOP_323_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_1271_p2" SOURCE="GAT_compute.cc:323" URAM="0" VARIABLE="add_ln323"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer</Name>
            <Loops>
                <VITIS_LOOP_304_1>
                    <VITIS_LOOP_305_2/>
                </VITIS_LOOP_304_1>
                <VITIS_LOOP_310_3>
                    <VITIS_LOOP_311_4/>
                </VITIS_LOOP_310_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8760</Best-caseLatency>
                    <Average-caseLatency>8760</Average-caseLatency>
                    <Worst-caseLatency>8760</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8760</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_304_1>
                        <Name>VITIS_LOOP_304_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_305_2>
                            <Name>VITIS_LOOP_305_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_305_2>
                    </VITIS_LOOP_304_1>
                    <VITIS_LOOP_310_3>
                        <Name>VITIS_LOOP_310_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_311_4>
                            <Name>VITIS_LOOP_311_4</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_311_4>
                    </VITIS_LOOP_310_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>714</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1215</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_1214_p2" SOURCE="GAT_compute.cc:304" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_fu_1266_p2" SOURCE="GAT_compute.cc:306" URAM="0" VARIABLE="add_ln306"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_1_fu_1297_p2" SOURCE="GAT_compute.cc:304" URAM="0" VARIABLE="add_ln304_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_1338_p2" SOURCE="GAT_compute.cc:305" URAM="0" VARIABLE="add_ln305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_1303_p2" SOURCE="GAT_compute.cc:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_fu_1363_p2" SOURCE="GAT_compute.cc:312" URAM="0" VARIABLE="add_ln312"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_1_fu_1394_p2" SOURCE="GAT_compute.cc:310" URAM="0" VARIABLE="add_ln310_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_1447_p2" SOURCE="GAT_compute.cc:311" URAM="0" VARIABLE="add_ln311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_1411_p2" SOURCE="GAT_compute.cc:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_1426_p2" SOURCE="GAT_compute.cc:322" URAM="0" VARIABLE="add_ln322"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights_Pipeline_VITIS_LOOP_339_2</Name>
            <Loops>
                <VITIS_LOOP_339_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>76.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_339_2>
                        <Name>VITIS_LOOP_339_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>68.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_339_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_339_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_96_p2" SOURCE="GAT_compute.cc:339" URAM="0" VARIABLE="add_ln339"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>299</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2</Name>
            <Loops>
                <VITIS_LOOP_359_1_VITIS_LOOP_360_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>174</Best-caseLatency>
                    <Average-caseLatency>174</Average-caseLatency>
                    <Worst-caseLatency>174</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.696 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.696 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>174</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_359_1_VITIS_LOOP_360_2>
                        <Name>VITIS_LOOP_359_1_VITIS_LOOP_360_2</Name>
                        <TripCount>171</TripCount>
                        <Latency>172</Latency>
                        <AbsoluteTimeLatency>0.688 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_359_1_VITIS_LOOP_360_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_1_VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_1_fu_306_p2" SOURCE="GAT_compute.cc:359" URAM="0" VARIABLE="add_ln359_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_1_VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_333_p2" SOURCE="GAT_compute.cc:359" URAM="0" VARIABLE="add_ln359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_1_VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_390_p2" SOURCE="GAT_compute.cc:360" URAM="0" VARIABLE="add_ln360"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_365_3</Name>
            <Loops>
                <VITIS_LOOP_365_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.332 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.332 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.332 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_365_3>
                        <Name>VITIS_LOOP_365_3</Name>
                        <TripCount>80</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.324 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_365_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_fu_108_p2" SOURCE="GAT_compute.cc:365" URAM="0" VARIABLE="add_ln365"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>274</Best-caseLatency>
                    <Average-caseLatency>274</Average-caseLatency>
                    <Worst-caseLatency>274</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.096 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.096 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.096 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>274</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>236</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.889</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10002</Best-caseLatency>
                    <Average-caseLatency>10002</Average-caseLatency>
                    <Worst-caseLatency>10002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.008 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.008 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.008 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>10000</TripCount>
                        <Latency>10000</Latency>
                        <AbsoluteTimeLatency>40.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_2276_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_2288_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_2411_p2" SOURCE="" URAM="0" VARIABLE="next_urem"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_385_1</Name>
            <Loops>
                <VITIS_LOOP_385_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>122</Average-caseLatency>
                    <Worst-caseLatency>122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.488 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.488 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_385_1>
                        <Name>VITIS_LOOP_385_1</Name>
                        <TripCount>40</TripCount>
                        <Latency>120</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_385_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>758</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>644</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_2183_p2" SOURCE="GAT_compute.cc:385" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_2530_p2" SOURCE="GAT_compute.cc:387" URAM="0" VARIABLE="add_ln387"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2</Name>
            <Loops>
                <VITIS_LOOP_390_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.555</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_390_2>
                        <Name>VITIS_LOOP_390_2</Name>
                        <TripCount>19</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_390_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>275</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>202</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln390_fu_488_p2" SOURCE="GAT_compute.cc:390" URAM="0" VARIABLE="add_ln390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_390_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_fu_522_p2" SOURCE="GAT_compute.cc:391" URAM="0" VARIABLE="add_ln391"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_394_3_VITIS_LOOP_395_4</Name>
            <Loops>
                <VITIS_LOOP_394_3_VITIS_LOOP_395_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>364</Best-caseLatency>
                    <Average-caseLatency>364</Average-caseLatency>
                    <Worst-caseLatency>364</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.456 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.456 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.456 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>364</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_394_3_VITIS_LOOP_395_4>
                        <Name>VITIS_LOOP_394_3_VITIS_LOOP_395_4</Name>
                        <TripCount>361</TripCount>
                        <Latency>362</Latency>
                        <AbsoluteTimeLatency>1.448 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_394_3_VITIS_LOOP_395_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>289</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>592</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_3_VITIS_LOOP_395_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_1_fu_554_p2" SOURCE="GAT_compute.cc:394" URAM="0" VARIABLE="add_ln394_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_3_VITIS_LOOP_395_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_566_p2" SOURCE="GAT_compute.cc:394" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_3_VITIS_LOOP_395_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_617_p2" SOURCE="GAT_compute.cc:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.889</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10517</Best-caseLatency>
                    <Average-caseLatency>10517</Average-caseLatency>
                    <Worst-caseLatency>10517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.068 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>42.068 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.068 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>81</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>18</UTIL_BRAM>
                    <FF>1393</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9650</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_19_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_20_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_21_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_22_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_23_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_24_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_25_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_26_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_27_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_28_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_29_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_30_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_31_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_32_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_33_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_34_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_35_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_36_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_37_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_38_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_39_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_40_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_41_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_42_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_43_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_44_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_45_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_46_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_47_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_48_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_49_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_50_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_51_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_52_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_53_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_54_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_55_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_56_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_57_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_58_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_59_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_60_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_61_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_62_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_63_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_64_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_64"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_65_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_65"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_66_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_66"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_67_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_67"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_68_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_68"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_69_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_69"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_70_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_70"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_71_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_71"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_72_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_72"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_73_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_73"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_74_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_74"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_75_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_75"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_76_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_76"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_77_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_77"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_78_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_78"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_79_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_79"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_80_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_80"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_81_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_81"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_82_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_82"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_83_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_83"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_84_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_84"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_85_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_85"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_86_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_86"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_87_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_87"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_88_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_88"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_89_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_89"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_90_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_90"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_91_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_91"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_92_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_92"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_93_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_93"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_94_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_94"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_95_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_95"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_96_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_96"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_97_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_97"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_98_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_98"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_99_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask_99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_nodes_features_proj_Pipeline_VITIS_LOOP_39_3</Name>
            <Loops>
                <VITIS_LOOP_39_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.683</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.276 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 69</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_39_3</Name>
                        <TripCount>
                            <range>
                                <min>9</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>12 ~ 67</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 0.268 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_39_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>361</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>743</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1114_p2" SOURCE="GAT_compute.cc:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_39_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U713" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1420_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_nodes_features_proj</Name>
            <Loops>
                <VITIS_LOOP_36_1_VITIS_LOOP_37_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.710</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23105</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>89985</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23105 ~ 89985</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1_VITIS_LOOP_37_2>
                        <Name>VITIS_LOOP_36_1_VITIS_LOOP_37_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>23104 ~ 89984</Latency>
                        <AbsoluteTimeLatency>92.416 us ~ 0.360 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>19</min>
                                <max>74</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>19 ~ 74</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_36_1_VITIS_LOOP_37_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4008</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>901</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_10732_p2" SOURCE="GAT_compute.cc:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_10750_p2" SOURCE="GAT_compute.cc:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_10841_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_11542_p2" SOURCE="GAT_compute.cc:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_source</Name>
            <Loops>
                <VITIS_LOOP_55_1_VITIS_LOOP_56_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.356 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.356 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.356 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_1_VITIS_LOOP_56_2>
                        <Name>VITIS_LOOP_55_1_VITIS_LOOP_56_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.348 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_55_1_VITIS_LOOP_56_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2284</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>11335</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_7604_p2" SOURCE="GAT_compute.cc:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_7616_p2" SOURCE="GAT_compute.cc:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1311" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="mul_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_7709_p2" SOURCE="GAT_compute.cc:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1311" SOURCE="GAT_compute.cc:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_9944_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_15_fu_9967_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_16_fu_10535_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_17_fu_10558_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_18_fu_11126_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_19_fu_11149_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_20_fu_11717_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_21_fu_11740_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_22_fu_12047_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_23_fu_12070_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_24_fu_12101_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_25_fu_12124_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_26_fu_12149_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_27_fu_12172_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_28_fu_12198_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_7722_p2" SOURCE="GAT_compute.cc:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_target</Name>
            <Loops>
                <VITIS_LOOP_72_1_VITIS_LOOP_73_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.356 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.356 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.356 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_72_1_VITIS_LOOP_73_2>
                        <Name>VITIS_LOOP_72_1_VITIS_LOOP_73_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.348 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_72_1_VITIS_LOOP_73_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3470</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>11913</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_8087_p2" SOURCE="GAT_compute.cc:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_8099_p2" SOURCE="GAT_compute.cc:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_2_fu_8208_p2" SOURCE="GAT_compute.cc:72" URAM="0" VARIABLE="add_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_10443_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_1_fu_10466_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_2_fu_11034_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_3_fu_11057_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_4_fu_11625_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_5_fu_11648_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_6_fu_12216_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_7_fu_12239_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_8_fu_12543_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_9_fu_12566_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_10_fu_12597_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_11_fu_12620_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_12_fu_12642_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_13_fu_12665_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_14_fu_12687_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_1_VITIS_LOOP_73_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_8221_p2" SOURCE="GAT_compute.cc:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_all_scores</Name>
            <Loops>
                <VITIS_LOOP_89_1_VITIS_LOOP_90_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86</Best-caseLatency>
                    <Average-caseLatency>86</Average-caseLatency>
                    <Worst-caseLatency>86</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.344 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.344 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.344 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>86</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_1_VITIS_LOOP_90_2>
                        <Name>VITIS_LOOP_89_1_VITIS_LOOP_90_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>84</Latency>
                        <AbsoluteTimeLatency>0.336 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_89_1_VITIS_LOOP_90_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>4231</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_1089_p2" SOURCE="GAT_compute.cc:89" URAM="0" VARIABLE="add_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1101_p2" SOURCE="GAT_compute.cc:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2007" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2007" SOURCE="GAT_compute.cc:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_1263_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_1269_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2008" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_1949_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_37_fu_1283_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_1_fu_1289_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2009" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_46_fu_1986_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_38_fu_1303_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_2_fu_1309_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2010" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_47_fu_2023_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_39_fu_1323_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_3_fu_1329_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2011" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_48_fu_2060_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_40_fu_1343_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_4_fu_1349_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2012" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_49_fu_2097_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_41_fu_1363_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_5_fu_1369_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2013" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_50_fu_2134_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_42_fu_1383_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_6_fu_1389_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2014" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_51_fu_2171_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_43_fu_1403_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_7_fu_1409_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2015" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_52_fu_2208_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_44_fu_1423_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_8_fu_1429_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2016" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_53_fu_2245_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_45_fu_1443_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_9_fu_1449_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2017" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_54_fu_2282_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_46_fu_1463_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_10_fu_1469_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2018" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_55_fu_2319_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_47_fu_1483_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_11_fu_1489_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2019" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_56_fu_2356_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_48_fu_1503_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_12_fu_1509_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2020" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_57_fu_2393_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_49_fu_1523_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_13_fu_1529_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2021" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_58_fu_2430_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_50_fu_1543_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_14_fu_1549_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2022" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_59_fu_2467_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_51_fu_1563_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_15_fu_1569_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2023" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_60_fu_2504_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_52_fu_1583_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_16_fu_1589_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2024" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_61_fu_2541_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_53_fu_1603_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_17_fu_1609_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2025" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_62_fu_2578_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_54_fu_1623_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_18_fu_1629_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U2026" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_63_fu_2615_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1_VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1133_p2" SOURCE="GAT_compute.cc:90" URAM="0" VARIABLE="add_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_28_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.742</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>19</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>2153</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1099</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2</Name>
            <Loops>
                <VITIS_LOOP_105_1_VITIS_LOOP_106_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>112</Best-caseLatency>
                    <Average-caseLatency>112</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.448 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.448 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.448 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_1_VITIS_LOOP_106_2>
                        <Name>VITIS_LOOP_105_1_VITIS_LOOP_106_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>110</Latency>
                        <AbsoluteTimeLatency>0.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_105_1_VITIS_LOOP_106_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>95</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>21</UTIL_BRAM>
                    <DSP>381</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>105</UTIL_DSP>
                    <FF>54923</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>38</UTIL_FF>
                    <LUT>35774</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>50</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_3885_p2" SOURCE="GAT_compute.cc:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_3897_p2" SOURCE="GAT_compute.cc:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2098" SOURCE="GAT_compute.cc:105" URAM="0" VARIABLE="mul_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2098" SOURCE="GAT_compute.cc:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_6542_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_20_fu_6548_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_21_fu_6554_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_22_fu_6560_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_23_fu_6566_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_24_fu_6572_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_25_fu_6578_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_26_fu_6584_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_27_fu_6590_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_28_fu_6596_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_29_fu_6602_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_30_fu_6608_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_31_fu_6614_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_32_fu_6620_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_33_fu_6626_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_34_fu_6632_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_35_fu_6638_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_36_fu_6644_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1_VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_3929_p2" SOURCE="GAT_compute.cc:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_attention_coefficients_sum</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>123</Best-caseLatency>
                    <Average-caseLatency>123</Average-caseLatency>
                    <Worst-caseLatency>123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>95</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>21</UTIL_BRAM>
                    <DSP>381</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>105</UTIL_DSP>
                    <FF>66488</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>47</UTIL_FF>
                    <LUT>37986</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>53</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_all_attention_coefficients</Name>
            <Loops>
                <VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.742</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1519</Best-caseLatency>
                    <Average-caseLatency>1519</Average-caseLatency>
                    <Worst-caseLatency>1519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.076 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.076 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.076 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1519</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3>
                        <Name>VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3</Name>
                        <TripCount>1444</TripCount>
                        <Latency>1517</Latency>
                        <AbsoluteTimeLatency>6.068 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5478</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4512</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2524" SOURCE="GAT_compute.cc:125" URAM="0" VARIABLE="mul_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2524" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1552" URAM="0" VARIABLE="add_ln1552"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_1233_p2" SOURCE="GAT_compute.cc:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1242_p2" SOURCE="GAT_compute.cc:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U2521" SOURCE="GAT_compute.cc:125" URAM="0" VARIABLE="mul_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U2522" SOURCE="GAT_compute.cc:125" URAM="0" VARIABLE="mul_ln125_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_1346_p2" SOURCE="GAT_compute.cc:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1552_1_fu_1394_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1552" URAM="0" VARIABLE="add_ln1552_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_1402_p2" SOURCE="GAT_compute.cc:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_1370_p2" SOURCE="GAT_compute.cc:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_1_fu_1265_p2" SOURCE="GAT_compute.cc:126" URAM="0" VARIABLE="add_ln126_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features</Name>
            <Loops>
                <VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.683</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1234</Best-caseLatency>
                    <Average-caseLatency>1234</Average-caseLatency>
                    <Worst-caseLatency>1234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.936 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.936 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.936 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3>
                        <Name>VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1232</Latency>
                        <AbsoluteTimeLatency>4.928 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2803</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2745</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2605" SOURCE="GAT_compute.cc:146" URAM="0" VARIABLE="mul_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2605" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_1_fu_8982_p2" SOURCE="GAT_compute.cc:146" URAM="0" VARIABLE="add_ln146_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_8991_p2" SOURCE="GAT_compute.cc:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U2566" SOURCE="GAT_compute.cc:146" URAM="0" VARIABLE="mul_ln146_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2606" SOURCE="GAT_compute.cc:146" URAM="0" VARIABLE="mul_ln146_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_9094_p2" SOURCE="GAT_compute.cc:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U2606" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_9585_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_29_fu_9705_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_30_fu_9728_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_31_fu_9848_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_32_fu_9871_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_33_fu_9991_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_34_fu_10014_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_35_fu_10134_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_36_fu_10157_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_37_fu_10277_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_38_fu_10300_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_39_fu_10380_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_40_fu_10403_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_41_fu_10434_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_42_fu_10457_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_43_fu_10479_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_44_fu_10502_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_45_fu_10591_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_9126_p2" SOURCE="GAT_compute.cc:148" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_9022_p2" SOURCE="GAT_compute.cc:147" URAM="0" VARIABLE="add_ln147_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_out_nodes_features_Pipeline_VITIS_LOOP_171_3</Name>
            <Loops>
                <VITIS_LOOP_171_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.683</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.276 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 69</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_3>
                        <Name>VITIS_LOOP_171_3</Name>
                        <TripCount>
                            <range>
                                <min>9</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>12 ~ 67</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 0.268 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_171_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>361</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>743</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_1114_p2" SOURCE="GAT_compute.cc:171" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_171_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U2997" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1420_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_out_nodes_features</Name>
            <Loops>
                <VITIS_LOOP_168_1_VITIS_LOOP_169_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.710</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23105</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>89985</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23105 ~ 89985</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_168_1_VITIS_LOOP_169_2>
                        <Name>VITIS_LOOP_168_1_VITIS_LOOP_169_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>23104 ~ 89984</Latency>
                        <AbsoluteTimeLatency>92.416 us ~ 0.360 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>19</min>
                                <max>74</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>19 ~ 74</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_168_1_VITIS_LOOP_169_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4367</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1209</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_1_VITIS_LOOP_169_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_3556_p2" SOURCE="GAT_compute.cc:168" URAM="0" VARIABLE="add_ln168_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_1_VITIS_LOOP_169_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_3574_p2" SOURCE="GAT_compute.cc:168" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_1_VITIS_LOOP_169_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_3665_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_1_VITIS_LOOP_169_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_3896_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_1_VITIS_LOOP_169_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_3965_p2" SOURCE="GAT_compute.cc:169" URAM="0" VARIABLE="add_ln169"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_concat</Name>
            <Loops>
                <VITIS_LOOP_201_1_VITIS_LOOP_202_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.710</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1219</Best-caseLatency>
                    <Average-caseLatency>1219</Average-caseLatency>
                    <Worst-caseLatency>1219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.876 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.876 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.876 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_201_1_VITIS_LOOP_202_2>
                        <Name>VITIS_LOOP_201_1_VITIS_LOOP_202_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1217</Latency>
                        <AbsoluteTimeLatency>4.868 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_201_1_VITIS_LOOP_202_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>425</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_1_VITIS_LOOP_202_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_1_fu_2386_p2" SOURCE="GAT_compute.cc:201" URAM="0" VARIABLE="add_ln201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_1_VITIS_LOOP_202_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_2398_p2" SOURCE="GAT_compute.cc:201" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_1_VITIS_LOOP_202_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_2498_p2" SOURCE="GAT_compute.cc:202" URAM="0" VARIABLE="add_ln202"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_activation</Name>
            <Loops>
                <VITIS_LOOP_213_1_VITIS_LOOP_214_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.913</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1238</Best-caseLatency>
                    <Average-caseLatency>1238</Average-caseLatency>
                    <Worst-caseLatency>1238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_213_1_VITIS_LOOP_214_2>
                        <Name>VITIS_LOOP_213_1_VITIS_LOOP_214_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1236</Latency>
                        <AbsoluteTimeLatency>4.944 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_213_1_VITIS_LOOP_214_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>363</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2526</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1_VITIS_LOOP_214_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_1_fu_2929_p2" SOURCE="GAT_compute.cc:213" URAM="0" VARIABLE="add_ln213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1_VITIS_LOOP_214_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_2941_p2" SOURCE="GAT_compute.cc:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1_VITIS_LOOP_214_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_fu_3200_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_1_VITIS_LOOP_214_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_3041_p2" SOURCE="GAT_compute.cc:214" URAM="0" VARIABLE="add_ln214"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_not_concat</Name>
            <Loops>
                <VITIS_LOOP_185_1_VITIS_LOOP_186_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>309</Best-caseLatency>
                    <Average-caseLatency>309</Average-caseLatency>
                    <Worst-caseLatency>309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.236 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.236 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.236 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>309</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_185_1_VITIS_LOOP_186_2>
                        <Name>VITIS_LOOP_185_1_VITIS_LOOP_186_2</Name>
                        <TripCount>304</TripCount>
                        <Latency>307</Latency>
                        <AbsoluteTimeLatency>1.228 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_185_1_VITIS_LOOP_186_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>303</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>673</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_1_fu_1492_p2" SOURCE="GAT_compute.cc:185" URAM="0" VARIABLE="add_ln185_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_1504_p2" SOURCE="GAT_compute.cc:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_1741_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_20_fu_1747_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_19_fu_1751_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_1782_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_1805_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_185_1_VITIS_LOOP_186_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_1572_p2" SOURCE="GAT_compute.cc:186" URAM="0" VARIABLE="add_ln186"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONV</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49677</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>185586</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.199 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.742 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49677 ~ 185586</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>639</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>147</UTIL_BRAM>
                    <DSP>488</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>135</UTIL_DSP>
                    <FF>98910</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>70</UTIL_FF>
                    <LUT>114061</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>161</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_source_V_U" SOURCE="" URAM="0" VARIABLE="scores_source_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_0_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_1_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_2_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_3_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_4_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_5_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_6_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_7_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_8_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_9_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_10_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_11_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_12_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_13_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_14_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_15_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_16_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_17_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_18_U" SOURCE="" URAM="0" VARIABLE="scores_target_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_0_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_1_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_2_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_3_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_4_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_5_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_6_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_7_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_8_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_9_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_10_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_11_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_12_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_13_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_14_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_15_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_16_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_17_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_18_U" SOURCE="" URAM="0" VARIABLE="all_scores_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="attention_coefficients_sum_V_U" SOURCE="" URAM="0" VARIABLE="attention_coefficients_sum_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_0_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_1_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_2_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_3_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_4_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_5_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_6_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_7_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_8_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_9_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_10_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_11_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_12_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_13_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_14_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_15_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_16_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_17_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_18_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_concat_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_concat_V_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling_Pipeline_VITIS_LOOP_249_1</Name>
            <Loops>
                <VITIS_LOOP_249_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.881</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_249_1>
                        <Name>VITIS_LOOP_249_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>23</Latency>
                        <AbsoluteTimeLatency>92.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_249_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>849</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5889</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_2529_p2" SOURCE="GAT_compute.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_5070_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_4993_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_2_fu_5074_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_3_fu_4999_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_4_fu_5005_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_5_fu_5011_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_6_fu_5017_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_7_fu_5079_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_8_fu_5023_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_9_fu_5029_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_10_fu_5035_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_11_fu_5084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_5041_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_13_fu_5047_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_14_fu_5053_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_15_fu_5059_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_16_fu_5088_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_17_fu_5093_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_46s_48ns_93_5_1_U3904" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="mul_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_5134_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_5162_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.881</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.148 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.148 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.148 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>9375</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>7762</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>global_graph_prediction</Name>
            <Loops>
                <VITIS_LOOP_264_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_264_2>
                        <Name>VITIS_LOOP_264_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_264_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>364</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_186_p2" SOURCE="GAT_compute.cc:264" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_264_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_3_1_U4228" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_223_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GAT_compute_one_graph</Name>
            <Loops>
                <VITIS_LOOP_461_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>295667</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>975212</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.183 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.901 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>295668 ~ 975213</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_461_1>
                        <Name>VITIS_LOOP_461_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>35048</Latency>
                        <AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
                        <IterationLatency>8762</IterationLatency>
                        <PipelineDepth>8762</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_461_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>925</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>214</UTIL_BRAM>
                    <DSP>499</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>138</UTIL_DSP>
                    <FF>115489</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>81</UTIL_FF>
                    <LUT>148005</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>209</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="add" PRAGMA="" RTLNAME="layer_3_fu_7160_p2" SOURCE="GAT_compute.cc:461" URAM="0" VARIABLE="layer_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pred_linear_weight_V_U" SOURCE="" URAM="0" VARIABLE="pred_linear_weight_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_0_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_1_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_2_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_3_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_4_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_5_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_6_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_7_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_8_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="edge_list_U" SOURCE="GAT_compute.cc:432" URAM="0" VARIABLE="edge_list"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_0_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_1_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_2_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_3_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_4_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_5_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_6_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_7_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_8_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_9_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_10_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_11_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_12_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_13_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_14_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_15_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_16_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_17_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_18_U" SOURCE="GAT_compute.cc:436" URAM="0" VARIABLE="connectivity_mask_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_9_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_10_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_11_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_12_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_13_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_14_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_15_U" SOURCE="GAT_compute.cc:444" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="h_graph_V_U" SOURCE="GAT_compute.cc:435" URAM="0" VARIABLE="h_graph_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="node_feature_in" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edge_list_in" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_attr" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="num_heads_per_layer_in" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="num_heads_per_layer_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="num_heads_per_layer_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="num_features_per_layer_in" index="4" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="num_features_per_layer_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="num_features_per_layer_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="task_tb" index="5" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_weight_fixed" index="6" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_bias_fixed" index="7" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_target_fixed" index="8" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_source_fixed" index="9" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_linear_proj_weight_fixed" index="10" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_skip_proj_weight_fixed" index="11" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="node_feature_in_1" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 31 to 0 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="node_feature_in_2" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 63 to 32 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="edge_list_in_1" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 31 to 0 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x20" name="edge_list_in_2" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 63 to 32 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x28" name="graph_attr_1" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 31 to 0 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x2c" name="graph_attr_2" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 63 to 32 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x34" name="num_heads_per_layer_in_1" access="W" description="Data signal of num_heads_per_layer_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="num_heads_per_layer_in" access="W" description="Bit 31 to 0 of num_heads_per_layer_in"/>
                    </fields>
                </register>
                <register offset="0x38" name="num_heads_per_layer_in_2" access="W" description="Data signal of num_heads_per_layer_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="num_heads_per_layer_in" access="W" description="Bit 63 to 32 of num_heads_per_layer_in"/>
                    </fields>
                </register>
                <register offset="0x40" name="num_features_per_layer_in_1" access="W" description="Data signal of num_features_per_layer_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="num_features_per_layer_in" access="W" description="Bit 31 to 0 of num_features_per_layer_in"/>
                    </fields>
                </register>
                <register offset="0x44" name="num_features_per_layer_in_2" access="W" description="Data signal of num_features_per_layer_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="num_features_per_layer_in" access="W" description="Bit 63 to 32 of num_features_per_layer_in"/>
                    </fields>
                </register>
                <register offset="0x4c" name="task_tb_1" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 31 to 0 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x50" name="task_tb_2" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 63 to 32 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x58" name="graph_pred_linear_weight_fixed_1" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x5c" name="graph_pred_linear_weight_fixed_2" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x64" name="graph_pred_linear_bias_fixed_1" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x68" name="graph_pred_linear_bias_fixed_2" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x70" name="gat_net_scoring_fn_target_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x74" name="gat_net_scoring_fn_target_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x7c" name="gat_net_scoring_fn_source_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x80" name="gat_net_scoring_fn_source_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x88" name="gat_net_linear_proj_weight_fixed_1" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x8c" name="gat_net_linear_proj_weight_fixed_2" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x94" name="gat_net_skip_proj_weight_fixed_1" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x98" name="gat_net_skip_proj_weight_fixed_2" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="num_heads_per_layer_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="num_features_per_layer_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_feature_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="edge_list_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_attr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="num_heads_per_layer_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="num_heads_per_layer_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="num_features_per_layer_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="num_features_per_layer_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="task_tb"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_skip_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_mem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="node_feature_in">inout, int*</column>
                    <column name="edge_list_in">inout, int*</column>
                    <column name="graph_attr">inout, int*</column>
                    <column name="num_heads_per_layer_in">inout, int*</column>
                    <column name="num_features_per_layer_in">inout, int*</column>
                    <column name="task_tb">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_bias_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_target_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_source_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_linear_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_skip_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="node_feature_in">m_axi_mem, interface, , </column>
                    <column name="node_feature_in">s_axi_control node_feature_in_1, register, offset, offset=0x10 range=32</column>
                    <column name="node_feature_in">s_axi_control node_feature_in_2, register, offset, offset=0x14 range=32</column>
                    <column name="edge_list_in">m_axi_mem, interface, , </column>
                    <column name="edge_list_in">s_axi_control edge_list_in_1, register, offset, offset=0x1c range=32</column>
                    <column name="edge_list_in">s_axi_control edge_list_in_2, register, offset, offset=0x20 range=32</column>
                    <column name="graph_attr">m_axi_mem, interface, , </column>
                    <column name="graph_attr">s_axi_control graph_attr_1, register, offset, offset=0x28 range=32</column>
                    <column name="graph_attr">s_axi_control graph_attr_2, register, offset, offset=0x2c range=32</column>
                    <column name="num_heads_per_layer_in">m_axi_mem, interface, , </column>
                    <column name="num_heads_per_layer_in">s_axi_control num_heads_per_layer_in_1, register, offset, offset=0x34 range=32</column>
                    <column name="num_heads_per_layer_in">s_axi_control num_heads_per_layer_in_2, register, offset, offset=0x38 range=32</column>
                    <column name="num_features_per_layer_in">m_axi_mem, interface, , </column>
                    <column name="num_features_per_layer_in">s_axi_control num_features_per_layer_in_1, register, offset, offset=0x40 range=32</column>
                    <column name="num_features_per_layer_in">s_axi_control num_features_per_layer_in_2, register, offset, offset=0x44 range=32</column>
                    <column name="task_tb">m_axi_mem, interface, , </column>
                    <column name="task_tb">s_axi_control task_tb_1, register, offset, offset=0x4c range=32</column>
                    <column name="task_tb">s_axi_control task_tb_2, register, offset, offset=0x50 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_1, register, offset, offset=0x58 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_2, register, offset, offset=0x5c range=32</column>
                    <column name="graph_pred_linear_bias_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_1, register, offset, offset=0x64 range=32</column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_2, register, offset, offset=0x68 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_1, register, offset, offset=0x70 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_2, register, offset, offset=0x74 range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_1, register, offset, offset=0x7c range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_2, register, offset, offset=0x80 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_1, register, offset, offset=0x88 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_2, register, offset, offset=0x8c range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_1, register, offset, offset=0x94 range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_2, register, offset, offset=0x98 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_mem">VITIS_LOOP_274_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:274:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_280_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:280:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_286_5, Multiple burst reads of length 576 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:286:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_292_7, Multiple burst reads of length 576 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:292:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_304_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:304:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_310_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:310:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_316_5, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:316:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_322_7, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:322:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_339_2, Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:339:21</column>
                    <column name="m_axi_mem">VITIS_LOOP_359_1, Multiple burst reads of length 171 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:359:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_365_3, Multiple burst reads of length 80 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cc:365:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

