
*** Running vivado
    with args -log vga_bitmap.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_bitmap.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source vga_bitmap.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vga_bitmap
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6eb61b0bd5d6107f to dir: P:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.runs/vga_bitmap_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file p:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.cache/ip/2022.2/6/e/6eb61b0bd5d6107f/vga_bitmap.dcp to P:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.runs/vga_bitmap_synth_1/vga_bitmap.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file p:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.cache/ip/2022.2/6/e/6eb61b0bd5d6107f/vga_bitmap_sim_netlist.v to P:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.runs/vga_bitmap_synth_1/vga_bitmap_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file p:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.cache/ip/2022.2/6/e/6eb61b0bd5d6107f/vga_bitmap_sim_netlist.vhdl to P:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.runs/vga_bitmap_synth_1/vga_bitmap_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file p:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.cache/ip/2022.2/6/e/6eb61b0bd5d6107f/vga_bitmap_stub.v to P:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.runs/vga_bitmap_synth_1/vga_bitmap_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file p:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.cache/ip/2022.2/6/e/6eb61b0bd5d6107f/vga_bitmap_stub.vhdl to P:/IUP/Projekty/Laby/IUP_Laby/VGA/VGA.runs/vga_bitmap_synth_1/vga_bitmap_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP vga_bitmap, cache-ID = 6eb61b0bd5d6107f.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 20:53:11 2023...
