{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "bd9e8911",
   "metadata": {},
   "outputs": [],
   "source": [
    "import hls4ml\n",
    "from tensorflow.keras.models import load_model\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "import tensorflow as tf \n",
    "from util import create_config\n",
    "\n",
    "root_dir  = f'models/deeppicar-stats/models/1011-000_64x64x1_0.1'\n",
    "model_name = f'2-1011-000-0.1-100-30-50-70.h5'\n",
    "model_name = f'{root_dir}/{model_name}'\n",
    "\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "model = load_model(model_name, custom_objects=co)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58fe2c73",
   "metadata": {},
   "source": [
    "## Print Model Summary"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "68d8045d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential_8\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " q_activation_28 (QActivatio  (None, 64, 64, 1)        0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " conv1 (QConv2D)             (None, 30, 30, 2)         52        \n",
      "                                                                 \n",
      " q_activation_29 (QActivatio  (None, 30, 30, 2)        0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_conv2d_32 (QConv2D)       (None, 13, 13, 4)         204       \n",
      "                                                                 \n",
      " q_activation_30 (QActivatio  (None, 13, 13, 4)        0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_conv2d_34 (QConv2D)       (None, 11, 11, 6)         222       \n",
      "                                                                 \n",
      " q_activation_31 (QActivatio  (None, 11, 11, 6)        0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_conv2d_35 (QConv2D)       (None, 9, 9, 6)           330       \n",
      "                                                                 \n",
      " q_activation_32 (QActivatio  (None, 9, 9, 6)          0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " flatten_8 (Flatten)         (None, 486)               0         \n",
      "                                                                 \n",
      " output_1 (QDense)           (None, 1)                 487       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 1,295\n",
      "Trainable params: 1,295\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "674a7050",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 64, 64, 1]], output shape: [None, 64, 64, 1]\n",
      "Layer name: q_activation_28, layer type: Activation, input shapes: [[None, 64, 64, 1]], output shape: [None, 64, 64, 1]\n",
      "Layer name: conv1, layer type: QConv2D, input shapes: [[None, 64, 64, 1]], output shape: [None, 30, 30, 2]\n",
      "Layer name: q_activation_29, layer type: Activation, input shapes: [[None, 30, 30, 2]], output shape: [None, 30, 30, 2]\n",
      "Layer name: q_conv2d_32, layer type: QConv2D, input shapes: [[None, 30, 30, 2]], output shape: [None, 13, 13, 4]\n",
      "Layer name: q_activation_30, layer type: Activation, input shapes: [[None, 13, 13, 4]], output shape: [None, 13, 13, 4]\n",
      "Layer name: q_conv2d_34, layer type: QConv2D, input shapes: [[None, 13, 13, 4]], output shape: [None, 11, 11, 6]\n",
      "Layer name: q_activation_31, layer type: Activation, input shapes: [[None, 11, 11, 6]], output shape: [None, 11, 11, 6]\n",
      "Layer name: q_conv2d_35, layer type: QConv2D, input shapes: [[None, 11, 11, 6]], output shape: [None, 9, 9, 6]\n",
      "Layer name: q_activation_32, layer type: Activation, input shapes: [[None, 9, 9, 6]], output shape: [None, 9, 9, 6]\n",
      "Layer name: flatten_8, layer type: Reshape, input shapes: [[None, 9, 9, 6]], output shape: [None, 486]\n",
      "Layer name: output_1, layer type: QDense, input shapes: [[None, 486]], output shape: [None, 1]\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 64, 64, 1]], output shape: [None, 64, 64, 1]\n",
      "Layer name: q_activation_28, layer type: Activation, input shapes: [[None, 64, 64, 1]], output shape: [None, 64, 64, 1]\n",
      "Layer name: conv1, layer type: QConv2D, input shapes: [[None, 64, 64, 1]], output shape: [None, 30, 30, 2]\n",
      "Layer name: q_activation_29, layer type: Activation, input shapes: [[None, 30, 30, 2]], output shape: [None, 30, 30, 2]\n",
      "Layer name: q_conv2d_32, layer type: QConv2D, input shapes: [[None, 30, 30, 2]], output shape: [None, 13, 13, 4]\n",
      "Layer name: q_activation_30, layer type: Activation, input shapes: [[None, 13, 13, 4]], output shape: [None, 13, 13, 4]\n",
      "Layer name: q_conv2d_34, layer type: QConv2D, input shapes: [[None, 13, 13, 4]], output shape: [None, 11, 11, 6]\n",
      "Layer name: q_activation_31, layer type: Activation, input shapes: [[None, 11, 11, 6]], output shape: [None, 11, 11, 6]\n",
      "Layer name: q_conv2d_35, layer type: QConv2D, input shapes: [[None, 11, 11, 6]], output shape: [None, 9, 9, 6]\n",
      "Layer name: q_activation_32, layer type: Activation, input shapes: [[None, 9, 9, 6]], output shape: [None, 9, 9, 6]\n",
      "Layer name: flatten_8, layer type: Reshape, input shapes: [[None, 9, 9, 6]], output shape: [None, 486]\n",
      "Layer name: output_1, layer type: QDense, input shapes: [[None, 486]], output shape: [None, 1]\n",
      "Creating HLS model\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"conv1\".Using ReuseFactor=50 instead. Valid ReuseFactor(s): 1,5,25,50.\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"q_conv2d_32\".Using ReuseFactor=50 instead. Valid ReuseFactor(s): 1,2,5,10,25,50,100,200.\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"q_conv2d_34\".Using ReuseFactor=72 instead. Valid ReuseFactor(s): 1,2,3,4,6,9,12,18,36,72,108,216.\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"q_conv2d_35\".Using ReuseFactor=54 instead. Valid ReuseFactor(s): 1,2,3,6,9,18,27,54,108,162,324.\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"output_1\".Using ReuseFactor=54 instead. Valid ReuseFactor(s): 1,2,3,6,9,18,27,54,81,162,243,486.\n",
      "{'Model': {'Precision': {'default': 'ap_fixed<4,0>'}, 'ReuseFactor': 64, 'Strategy': 'Resource', 'BramFactor': 1000000000, 'TraceOutput': False}, 'LayerName': {'input_1': {'Trace': False, 'Precision': {'result': 'ap_uint<8>'}}, 'q_activation_28': {'Trace': False, 'Precision': {'result': 'fixed<8,1,RND_CONV,SAT,0>', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'conv1': {'Trace': False, 'Precision': {'result': 'auto', 'weight': 'fixed<6,2,TRN,WRAP,0>', 'bias': 'fixed<6,2,TRN,WRAP,0>', 'accum': 'auto'}, 'ReuseFactor': 64, 'ParallelizationFactor': 1, 'ConvImplementation': 'LineBuffer'}, 'conv1_linear': {'Trace': False, 'Precision': {'result': 'auto', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'q_activation_29': {'Trace': False, 'Precision': {'result': 'ufixed<6,0,RND_CONV,SAT,0>', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'q_conv2d_32': {'Trace': False, 'Precision': {'result': 'auto', 'weight': 'fixed<6,2,TRN,WRAP,0>', 'bias': 'fixed<6,2,TRN,WRAP,0>', 'accum': 'auto'}, 'ReuseFactor': 64, 'ParallelizationFactor': 1, 'ConvImplementation': 'LineBuffer'}, 'q_conv2d_32_linear': {'Trace': False, 'Precision': {'result': 'auto', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'q_activation_30': {'Trace': False, 'Precision': {'result': 'ufixed<6,0,RND_CONV,SAT,0>', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'q_conv2d_34': {'Trace': False, 'Precision': {'result': 'auto', 'weight': 'fixed<6,2,TRN,WRAP,0>', 'bias': 'fixed<6,2,TRN,WRAP,0>', 'accum': 'auto'}, 'ReuseFactor': 64, 'ParallelizationFactor': 1, 'ConvImplementation': 'LineBuffer'}, 'q_conv2d_34_linear': {'Trace': False, 'Precision': {'result': 'auto', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'q_activation_31': {'Trace': False, 'Precision': {'result': 'ufixed<6,0,RND_CONV,SAT,0>', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'q_conv2d_35': {'Trace': False, 'Precision': {'result': 'auto', 'weight': 'fixed<6,2,TRN,WRAP,0>', 'bias': 'fixed<6,2,TRN,WRAP,0>', 'accum': 'auto'}, 'ReuseFactor': 64, 'ParallelizationFactor': 1, 'ConvImplementation': 'LineBuffer'}, 'q_conv2d_35_linear': {'Trace': False, 'Precision': {'result': 'auto', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'q_activation_32': {'Trace': False, 'Precision': {'result': 'ufixed<6,0,RND_CONV,SAT,0>', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}, 'flatten_8': {'Trace': False, 'Precision': {'result': 'auto'}}, 'output_1': {'Trace': False, 'Precision': {'result': 'auto', 'weight': 'fixed<6,2,TRN,WRAP,0>', 'bias': 'fixed<6,2,TRN,WRAP,0>', 'accum': 'auto'}, 'ReuseFactor': 64}, 'output_1_linear': {'Trace': False, 'Precision': {'result': 'ap_fixed<16,6>', 'table': 'fixed<18,8,TRN,WRAP,0>'}, 'ReuseFactor': 64, 'TableSize': 1024}}}\n"
     ]
    }
   ],
   "source": [
    "### Create HLS Model\n",
    "directory = './tmp/tmp_prj'\n",
    "config, hls_model = create_config(model, output_dir=directory)\n",
    "print(config)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "b6166a46",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing HLS project\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "8455aabf",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "HLS MSE: 0.10809890180826187\n",
      "Accuracy: 0.7604\n",
      "79/79 [==============================] - 0s 3ms/step\n",
      "QKeras MSE: 0.03689606487751007\n",
      "Accuracy: 0.8472\n"
     ]
    }
   ],
   "source": [
    "### Check to see if it has the similar error\n",
    "from get_dataset import get_dataset\n",
    "from util import calculate_accuracy\n",
    "import numpy as np\n",
    "\n",
    "imgs_train, imgs_test, vals_train, vals_test = get_dataset('./deeppicar')\n",
    "\n",
    "preds = hls_model.predict(imgs_test.astype(np.float32))\n",
    "vals_test = np.array(vals_test)\n",
    "\n",
    "# mse\n",
    "print(f'HLS MSE: {np.mean(((preds.reshape(-1) - vals_test.reshape(-1)) ** 2))}')\n",
    "print(f'Accuracy: {calculate_accuracy(preds, vals_test)}')\n",
    "\n",
    "preds = model.predict(imgs_test.astype(np.float32))\n",
    "vals_test = np.array(vals_test)\n",
    "\n",
    "# mse\n",
    "print(f'QKeras MSE: {np.mean(((preds.reshape(-1) - vals_test.reshape(-1)) ** 2))}')\n",
    "print(f'Accuracy: {calculate_accuracy(preds, vals_test)}')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a04122f",
   "metadata": {},
   "source": [
    "## Build Accelerator"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "eaac079d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)\n",
      "  **** SW Build 5238294 on Nov  8 2024\n",
      "  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024\n",
      "  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024\n",
      "  **** Start of session at: Sun May  4 12:29:19 2025\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] For user 'petertso' on host 'pop-os' (Linux_x86_64 version 6.9.3-76060903-generic) on Sun May 04 12:29:19 CDT 2025\n",
      "INFO: [HLS 200-10] On os Pop!_OS 22.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj'\n",
      "WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Opening project '/home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Opening solution '/home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 8.1ns.\n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.\n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.\n",
      "\u001b[1msyn.array_partition.complete_threshold\u001b[0m=\u001b[1msyn.array_partition.throughput_driven\u001b[0m=\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 30 -name default \n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.621 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)\n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)\n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:44:78)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:44:82)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:60:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:60:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:93)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:75:74)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:75:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)\n",
      "WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h:47:9)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.49 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.87 seconds; current allocated memory: 268.844 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 8,349 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 5,697 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,109 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 2,714 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 2,419 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,564 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,972 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,003 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,767 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 6,553 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,668 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,031 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,910 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,907 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,749 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,019 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/753-FPGA/deepfpgamicro/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:259:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>(nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type (*) [config3::n_chan], nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>(nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_mult::weight_t*, config3_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:145:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>::dense(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>(nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], hls::stream<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>(hls::stream<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config3::weight_t*, config3::bias_t*) (.20)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>(hls::stream<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type (*) [config6::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config6::weight_t*, config6::bias_t*) (.16)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type (*) [config9::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9_mult::weight_t*, config9_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:145:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_gt_nin_rem0<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config9::in_width> (*) [config9::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config9::weight_t*, config9::bias_t*) (.12)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type (*) [config12::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config12::weight_t*, config12::bias_t*) (.10)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) (.7)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config16>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*) (.6)' (firmware/nnet_utils/nnet_dense_stream.h:39:39)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*) (.5)' into 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*) (.4)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.3)' into 'void nnet::res_write<nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>(nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config16>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*) (.6)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>(nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*) (.4)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)\n",
      "INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:55:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:205:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:208:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:189:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:192:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:236:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:239:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:228:5)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:142:9)\n",
      "INFO: [HLS 214-291] Loop 'LinearPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:27:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 9 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config11>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:162:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:142:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:114:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:162:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:142:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:114:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27:9) in function 'nnet::linear<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, linear_config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, linear_config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, linear_config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config3>(nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(config3_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_mult::weight_t*, config3_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>(nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], hls::stream<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config5>(hls::stream<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config5>(hls::stream<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config6>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(config6_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(config9_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9_mult::weight_t*, config9_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:89:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config9::in_width> (*) [config9::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config11>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config11>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config12>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(config12_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config14>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config14>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(config16::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_o_mode0ELi0EELj1EEENS1_IS2_ILi20ELi9ELS3_5ELS4_3ELi0EELj2EEE7config3EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (firmware/weights/b6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (firmware/weights/b12.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b16': Complete partitioning on dimension 1. (firmware/weights/b16.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_o_mode0ELi0EELj1EEENS1_IS2_ILi20ELi9ELS3_5ELS4_3ELi0EELj2EEE7config3EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:110:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:274:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 36-bits (firmware/myproject.cpp:70:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 36-bits (firmware/myproject.cpp:62:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 114-bits (firmware/myproject.cpp:66:39)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 114-bits (firmware/myproject.cpp:58:39)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 24-bits (firmware/myproject.cpp:54:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 76-bits (firmware/myproject.cpp:50:39)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 12-bits (firmware/myproject.cpp:46:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 40-bits (firmware/myproject.cpp:42:33)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 8-bits (firmware/myproject.cpp:38:24)\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>(hls::stream<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config3::weight_t*, config3::bias_t*)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 6-bits\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w6': Block reshaping with factor 4 on dimension 1. (firmware/weights/w6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w9': Block reshaping with factor 3 on dimension 1. (firmware/weights/w9.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w12': Block reshaping with factor 6 on dimension 1. (firmware/weights/w12.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w16': Block reshaping with factor 9 on dimension 1. (firmware/weights/w16.h:12:0)\n",
      "INFO: [HLS 214-449] Automatically partitioning array 'alloca' dimension 1 completely based on constant index.\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.44 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.8 seconds; current allocated memory: 283.934 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 283.934 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 293.477 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 302.062 MB.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 10 process function(s): \n",
      "\t 'nnet::linear<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, linear_config2>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config5>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config11>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config14>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config5>'... converting 9 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config14>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config11>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'... converting 17 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:135:25) to (firmware/nnet_utils/nnet_dense_resource.h:135:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>'... converting 11 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:135:25) to (firmware/nnet_utils/nnet_dense_resource.h:135:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>'... converting 6 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<22, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:46:5)...9 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 334.059 MB.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config12>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config3>'.\n",
      "WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<22,12,5,3,0>,config16>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.\n",
      "WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config6_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.\n",
      "WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config12_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.\n",
      "WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:135:5) in function 'dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<19,9,5,3,0>,config9_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.\n",
      "WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:135:5) in function 'dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<20,9,5,3,0>,config3_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<22,12,5,3,0>,config16>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config6_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config12_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:135) in function 'dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<19,9,5,3,0>,config9_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:135) in function 'dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<20,9,5,3,0>,config3_mult>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 586.949 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array<ap_uint,1u>,array<ap_fixed<8,1,4,0,0>,1u>,linear_config2>' to 'linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 1u>, config3>' to 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<20,9,5,3,0>,config3_mult>' to 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,9,5,3,0>,2u>,config3>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_9_5_3_0_2u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,9,5,3,0>,2u>,config3>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>' to 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config6>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config6_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config6_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config6>' to 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config9>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<19,9,5,3,0>,config9_mult>' to 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config9>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config9>' to 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config11>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config12>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config12_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config12>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>' to 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config14>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<22,12,5,3,0>,1u>,config16>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_22_12_5_3_0_1u_config16_Pipeline_DataPrepare'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<22,12,5,3,0>,config16>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,6u>,array<ap_fixed<22,12,5,3,0>,1u>,config16>' to 'dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LinearActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 590.387 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 590.387 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 1u>, config3>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 1u>, config3>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 590.516 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 590.574 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 592.977 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 592.977 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_9_5_3_0_2u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 592.977 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 592.977 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 593.113 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 593.113 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 593.559 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 593.559 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config6>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config6>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 594.000 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 594.375 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 597.879 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 597.879 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 597.879 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 597.879 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 597.879 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 597.879 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 598.531 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 598.766 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config9>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config9>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 599.277 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 599.516 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 602.566 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 602.566 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 602.566 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 602.566 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 602.734 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 602.734 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 603.789 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 604.312 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config12>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config12>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 604.965 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 605.340 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 609.156 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 609.156 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 609.156 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 609.156 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 609.156 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 609.156 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 610.121 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 610.590 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_22_12_5_3_0_1u_config16_Pipeline_DataPrepare' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DataPrepare'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 624.859 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 624.859 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_rbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_rcud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_rdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s_void_conv_2d_buffer_reOg' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_1u_config3_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s_outidx_ROM_AUTO_1R' to 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s_outfYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s_w3_ROM_NP_BRAM_1R' to 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s_w3_g8j' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_5s_20s_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_5_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s_outfYi' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_20_9_5_3_0_config3_mult_s_w3_g8j' using block ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_9_5_3_0_2u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9a' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_9_5_3_0_2u_config3_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s_p_ZZN4nnet26conv_2d_ocq' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.242 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config6_mult_s_w6_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config6_mult_s_w6_ROMpcA' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_16s_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_18s_18_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_101_6_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config6_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config6_mult_s_w6_ROMpcA' using block ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 661.578 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 667.836 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 669.516 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 670.957 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s_p_ZZN4nnet26conv_2d_xdS' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 673.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s_outidx_41_ROM_AUTO_1R' to 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s_ouyd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s_w9_ROM_NP_BRAM_1R' to 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s_w9zec' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5s_19s_20_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_19s_20_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_73_6_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s_ouyd2' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config9_mult_s_w9zec' using block ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 677.383 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 682.859 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 684.531 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 686.328 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s_p_ZZN4nnet26conv_2dLf8' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 690.543 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s_w12_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s_w12_RMgi' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_16s_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_18s_18_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_109_6_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s_w12_RMgi' using block ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 695.043 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 702.230 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 704.137 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 706.027 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_22_12_5_3_0_1u_config16_Pipeline_DataPrepare' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_22_12_5_3_0_1u_config16_Pipeline_DataPrepare'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 716.500 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s_w16_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s_w16_ROM_NNgs' due to the length limit 80\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s' is 5832, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_4089_p6 == 1'd1), (ap_phi_mux_do_init_phi_fu_4089_p6 == 1'd0)\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_3s_12s_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_13s_14_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_109_6_6_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_22_12_5_3_0_config16_s_w16_ROM_NNgs' using block ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 757.336 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 800.363 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "WARNING: [HLS 200-656] Deadlocks can occur since process linear<array<ap_uint,1u>,array<ap_fixed<8,1,4,0,0>,1u>,linear_config2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.\n",
      "Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12OgC' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w8_d4096_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_U(myproject_fifo_w40_d900_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w12_d900_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w76_d169_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w24_d169_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w114_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w36_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w114_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w36_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_U0_U(myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_U0_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0_U(myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_U0_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12OgC_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12OgC)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_U0_U(myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 812.898 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 814.801 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 831.828 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 47.53 MHz\n",
      "INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:21; Allocated memory: 571.488 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m21s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 18.91 seconds. Total CPU system time: 1.35 seconds. Total elapsed time: 23.07 seconds; peak allocated memory: 834.109 MB.\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '30.00',\n",
       "  'EstimatedClockPeriod': '21.039',\n",
       "  'BestLatency': '225244',\n",
       "  'WorstLatency': '225312',\n",
       "  'IntervalMin': '16386',\n",
       "  'IntervalMax': '225282',\n",
       "  'BRAM_18K': '37',\n",
       "  'DSP': '19',\n",
       "  'FF': '14158',\n",
       "  'LUT': '28217',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '100',\n",
       "  'AvailableDSP': '90',\n",
       "  'AvailableFF': '41600',\n",
       "  'AvailableLUT': '20800',\n",
       "  'AvailableURAM': '0'}}"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b47deb18",
   "metadata": {},
   "source": [
    "## Read Vitis Report"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "fdabbbb4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in tmp/tmp_prj/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vitis HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Sun May  4 12:29:41 2025\n",
      "\n",
      "* Version:        2024.2 (Build 5238294 on Nov  8 2024)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1 (Vivado IP Flow Target)\n",
      "* Product family: artix7\n",
      "* Target device:  xc7a35t-cpg236-1\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+----------+-----------+------------+\n",
      "    |  Clock |  Target  | Estimated | Uncertainty|\n",
      "    +--------+----------+-----------+------------+\n",
      "    |ap_clk  |  30.00 ns|  21.039 ns|     8.10 ns|\n",
      "    +--------+----------+-----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+-------+--------+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |\n",
      "    +---------+---------+----------+----------+-------+--------+----------+\n",
      "    |   225244|   225312|  6.757 ms|  6.759 ms|  16386|  225282|  dataflow|\n",
      "    +---------+---------+----------+----------+-------+--------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+------------------------------------------------+\n",
      "        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |    Interval    |                    Pipeline                    |\n",
      "        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    |  min  |   max  |                      Type                      |\n",
      "        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+------------------------------------------------+\n",
      "        |linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_U0   |linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_s   |     4097|     4097|   0.123 ms|   0.123 ms|   4096|    4096|  loop auto-rewind stp (delay=0 clock cycles(s))|\n",
      "        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_s    |    16385|   225281|   0.492 ms|   6.758 ms|  16385|  225281|                                              no|\n",
      "        |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_U0     |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s     |      901|      901|  27.030 us|  27.030 us|    900|     900|  loop auto-rewind stp (delay=0 clock cycles(s))|\n",
      "        |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_U0   |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_s   |     3601|    49501|   0.108 ms|   1.485 ms|   3601|   49501|                                              no|\n",
      "        |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0     |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s     |      170|      170|   5.100 us|   5.100 us|    169|     169|  loop auto-rewind stp (delay=0 clock cycles(s))|\n",
      "        |conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_U0   |conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_s   |      677|    13014|  20.310 us|   0.390 ms|    677|   13014|                                              no|\n",
      "        |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_U0    |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_s    |      122|      122|   3.660 us|   3.660 us|    121|     121|  loop auto-rewind stp (delay=0 clock cycles(s))|\n",
      "        |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_U0  |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_s  |      485|     7140|  14.550 us|   0.214 ms|    485|    7140|                                              no|\n",
      "        |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_U0    |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_s    |       82|       82|   2.460 us|   2.460 us|     81|      81|  loop auto-rewind stp (delay=0 clock cycles(s))|\n",
      "        |dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_U0      |dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_s      |      141|      142|   4.230 us|   4.260 us|    141|     142|                                              no|\n",
      "        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+------------------------------------------------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+----+-------+-------+-----+\n",
      "|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|\n",
      "+-----------------+---------+----+-------+-------+-----+\n",
      "|DSP              |        -|   -|      -|      -|    -|\n",
      "|Expression       |        -|   -|      0|      2|    -|\n",
      "|FIFO             |       31|   -|   1455|    772|    -|\n",
      "|Instance         |        6|  19|  12703|  27443|    -|\n",
      "|Memory           |        -|   -|      -|      -|    -|\n",
      "|Multiplexer      |        -|   -|      -|      -|    -|\n",
      "|Register         |        -|   -|      -|      -|    -|\n",
      "+-----------------+---------+----+-------+-------+-----+\n",
      "|Total            |       37|  19|  14158|  28217|    0|\n",
      "+-----------------+---------+----+-------+-------+-----+\n",
      "|Available        |      100|  90|  41600|  20800|    0|\n",
      "+-----------------+---------+----+-------+-------+-----+\n",
      "|Utilization (%)  |       37|  21|     34|    135|    0|\n",
      "+-----------------+---------+----+-------+-------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |                                Instance                                |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT  | URAM|\n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_9_5_3_0_2u_config3_s    |        1|   1|  1148|   1903|    0|\n",
      "    |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_U0   |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config6_s   |        1|   4|  1738|   2496|    0|\n",
      "    |conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_U0   |conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config9_s   |        1|   3|  1613|   2740|    0|\n",
      "    |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_U0  |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config12_s  |        1|   6|  2161|   2768|    0|\n",
      "    |dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_U0      |dense_array_ap_ufixed_6u_array_ap_fixed_22_12_5_3_0_1u_config16_s      |        2|   5|  5984|  15142|    0|\n",
      "    |linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_U0   |linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_s   |        0|   0|    15|    118|    0|\n",
      "    |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_U0     |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s     |        0|   0|    13|    310|    0|\n",
      "    |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0     |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s     |        0|   0|    11|    514|    0|\n",
      "    |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_U0    |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config11_s    |        0|   0|    10|    726|    0|\n",
      "    |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_U0    |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config14_s    |        0|   0|    10|    726|    0|\n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |Total                                                                   |                                                                       |        6|  19| 12703|  27443|    0|\n",
      "    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "\n",
      "    * DSP: \n",
      "    N/A\n",
      "\n",
      "    * Memory: \n",
      "    N/A\n",
      "\n",
      "    * FIFO: \n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |layer11_out_U  |        2|  158|   0|    -|   121|   36|     4356|\n",
      "    |layer12_out_U  |        7|  160|   0|    -|    81|  114|     9234|\n",
      "    |layer14_out_U  |        2|  160|   0|    -|    81|   36|     2916|\n",
      "    |layer2_out_U   |        2|  163|   0|    -|  4096|    8|    32768|\n",
      "    |layer3_out_U   |        3|  165|   0|    -|   900|   40|    36000|\n",
      "    |layer5_out_U   |        1|  165|   0|    -|   900|   12|    10800|\n",
      "    |layer6_out_U   |        5|  163|   0|    -|   169|   76|    12844|\n",
      "    |layer8_out_U   |        2|  163|   0|    -|   169|   24|     4056|\n",
      "    |layer9_out_U   |        7|  158|   0|    -|   121|  114|    13794|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |Total          |       31| 1455|   0|    0|  6638|  460|   126768|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "\n",
      "    * Expression: \n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |ap_idle       |       and|   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |Total         |          |   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "\n",
      "    * Multiplexer: \n",
      "    N/A\n",
      "\n",
      "    * Register: \n",
      "    N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Interface\n",
      "================================================================\n",
      "* Summary: \n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |\n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "|input_1_TDATA       |   in|    8|        axis|       input_1|       pointer|\n",
      "|input_1_TVALID      |   in|    1|        axis|       input_1|       pointer|\n",
      "|input_1_TREADY      |  out|    1|        axis|       input_1|       pointer|\n",
      "|layer16_out_TDATA   |  out|   32|        axis|   layer16_out|       pointer|\n",
      "|layer16_out_TVALID  |  out|    1|        axis|   layer16_out|       pointer|\n",
      "|layer16_out_TREADY  |   in|    1|        axis|   layer16_out|       pointer|\n",
      "|ap_clk              |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_rst_n            |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_start            |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_done             |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_ready            |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_idle             |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report('tmp/tmp_prj')"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
