<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_AA64ZFR0_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ID_AA64ZFR0_EL1, SVE Feature ID register 0</h1><p>The ID_AA64ZFR0_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides additional information about the implemented features of the AArch64 Scalable Vector Extension, when the <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.SVE field is not zero.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">Principles of the ID scheme for fields in ID registers</span>.</p>
      <h2>Configuration</h2><p>This register is present only
    when SVE is implemented.
      
    Otherwise, direct accesses to ID_AA64ZFR0_EL1 are <span class="arm-defined-word">RAZ</span>.</p>
        <div class="note"><span class="note-header">Note</span><p>Prior to the introduction of the features described by this register, this register was unnamed and reserved, <span class="arm-defined-word">RES0</span> from EL1, EL2, and EL3.</p></div>
      <h2>Attributes</h2>
            <p>ID_AA64ZFR0_EL1 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The ID_AA64ZFR0_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#0_63">RES0</a></td><td class="lr" colspan="4"><a href="#F64MM_59">F64MM</a></td><td class="lr" colspan="4"><a href="#F32MM_55">F32MM</a></td><td class="lr" colspan="4"><a href="#0_51">RES0</a></td><td class="lr" colspan="4"><a href="#I8MM_47">I8MM</a></td><td class="lr" colspan="12"><a href="#0_43">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#0_43">RES0</a></td><td class="lr" colspan="4"><a href="#BF16_23">BF16</a></td><td class="lr" colspan="16"><a href="#0_19">RES0</a></td><td class="lr" colspan="4"><a href="#SVEver_3">SVEver</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:60]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="F64MM_59">F64MM, bits [59:56]
                  </h4>
          
  <p>Indicates support for SVE FP64 double-precision floating-point matrix multiplication instructions. Defined values are:</p>

          <table class="valuetable"><tr><th>F64MM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>FP64 matrix multiplication and related instructions are not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>FMMLA, and LD1RO* instructions are implemented. The 128-bit element variations of TRN1, TRN2, UZP1, UZP2, ZIP1, and ZIP2 are also implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>ARMv8.2-F64MM implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Arm v8.2, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

          <h4 id="F32MM_55">F32MM, bits [55:52]
                  </h4>
          
  <p>Indicates support for the SVE FP32 single-precision floating-point matrix multiplication instruction. Defined values are:</p>

          <table class="valuetable"><tr><th>F32MM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>FP32 matrix multiplication instruction is not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>FMMLA instruction is implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>ARMv8.2-F32MM implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Arm v8.2, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

          <h4 id="0_51">
                Bits [51:48]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="I8MM_47">I8MM, bits [47:44]
                  </h4>
          
  <p>Indicates support for SVE Int8 matrix multiplication instructions. Defined values are:</p>

          <table class="valuetable"><tr><th>I8MM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Int8 matrix multiplication instructions are not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.2-I8MM</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>When Advanced SIMD and SVE are both implemented, this field must return the same value as <a href="AArch64-id_aa64isar1_el1.html">ID_AA64ISAR1_EL1</a>.I8MM.</p>
<p>From Armv8.6, the only permitted value is <span class="binarynumber">0b0001</span>.</p>

          <h4 id="0_43">
                Bits [43:24]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="BF16_23">BF16, bits [23:20]
                  </h4>
          
  <p>Indicates support for SVE BFloat16 instructions. Defined values are:</p>

          <table class="valuetable"><tr><th>BF16</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>BFloat16 instructions are not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>BFCVT, BFCVTNT, BFDOT, BFMLALB, BFMLALT, and BFMMLA instructions are implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.2-BF16</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>When Advanced SIMD and SVE are both implemented, this field must return the same value as <a href="AArch64-id_aa64isar1_el1.html">ID_AA64ISAR1_EL1</a>.BF16.</p>
<p>From ARMv8.6, the only permitted value is <span class="binarynumber">0b0001</span>.</p>

          <h4 id="0_19">
                Bits [19:4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="SVEver_3">SVEver, bits [3:0]
                  </h4>
          
  <p>Scalable Vector Extension instruction set version. Defined values are:</p>

          <table class="valuetable"><tr><th>SVEver</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>SVE instructions are implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved. This field is only valid if the <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.SVE field is not zero.</p>

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ID_AA64ZFR0_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64ZFR0_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0100</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("ARMv8.4-IDST") then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!IsZero(ID_AA64ZFR0_EL1) || boolean IMPLEMENTATION_DEFINED "ID_AA64ZFR0_EL1 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_AA64ZFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_AA64ZFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_AA64ZFR0_EL1;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
