
Test03_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038e0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003a68  08003a68  00013a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08003aa8  08003aa8  00013aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003ab0  08003ab0  00013ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000042c  20000000  08003ab4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002042c  2**0
                  CONTENTS
  7 .bss          000000d0  2000042c  2000042c  0002042c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200004fc  200004fc  0002042c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
 10 .debug_line   0000392e  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00007b93  00000000  00000000  00023d8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000014d9  00000000  00000000  0002b91d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000648  00000000  00000000  0002cdf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000580  00000000  00000000  0002d440  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000310c  00000000  00000000  0002d9c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00001f7d  00000000  00000000  00030acc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000006e  00000000  00000000  00032a49  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001738  00000000  00000000  00032ab8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	1a1b      	subs	r3, r3, r0
 800018e:	2b06      	cmp	r3, #6
 8000190:	d902      	bls.n	8000198 <deregister_tm_clones+0x10>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	b103      	cbz	r3, 8000198 <deregister_tm_clones+0x10>
 8000196:	4718      	bx	r3
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	2000042f 	.word	0x2000042f
 80001a0:	2000042c 	.word	0x2000042c
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4905      	ldr	r1, [pc, #20]	; (80001c0 <register_tm_clones+0x18>)
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	1089      	asrs	r1, r1, #2
 80001b0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001b4:	1049      	asrs	r1, r1, #1
 80001b6:	d002      	beq.n	80001be <register_tm_clones+0x16>
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <register_tm_clones+0x20>)
 80001ba:	b103      	cbz	r3, 80001be <register_tm_clones+0x16>
 80001bc:	4718      	bx	r3
 80001be:	4770      	bx	lr
 80001c0:	2000042c 	.word	0x2000042c
 80001c4:	2000042c 	.word	0x2000042c
 80001c8:	00000000 	.word	0x00000000

080001cc <__do_global_dtors_aux>:
 80001cc:	b510      	push	{r4, lr}
 80001ce:	4c06      	ldr	r4, [pc, #24]	; (80001e8 <__do_global_dtors_aux+0x1c>)
 80001d0:	7823      	ldrb	r3, [r4, #0]
 80001d2:	b943      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x1a>
 80001d4:	f7ff ffd8 	bl	8000188 <deregister_tm_clones>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x20>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x16>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x24>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000042c 	.word	0x2000042c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003a50 	.word	0x08003a50

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <frame_dummy+0x24>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4908      	ldr	r1, [pc, #32]	; (800021c <frame_dummy+0x28>)
 80001fc:	4808      	ldr	r0, [pc, #32]	; (8000220 <frame_dummy+0x2c>)
 80001fe:	f3af 8000 	nop.w
 8000202:	4808      	ldr	r0, [pc, #32]	; (8000224 <frame_dummy+0x30>)
 8000204:	6803      	ldr	r3, [r0, #0]
 8000206:	b913      	cbnz	r3, 800020e <frame_dummy+0x1a>
 8000208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020c:	e7cc      	b.n	80001a8 <register_tm_clones>
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <frame_dummy+0x34>)
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <frame_dummy+0x14>
 8000214:	4798      	blx	r3
 8000216:	e7f7      	b.n	8000208 <frame_dummy+0x14>
 8000218:	00000000 	.word	0x00000000
 800021c:	20000430 	.word	0x20000430
 8000220:	08003a50 	.word	0x08003a50
 8000224:	2000042c 	.word	0x2000042c
 8000228:	00000000 	.word	0x00000000

0800022c <__libc_init_array>:
 800022c:	b570      	push	{r4, r5, r6, lr}
 800022e:	4e0f      	ldr	r6, [pc, #60]	; (800026c <__libc_init_array+0x40>)
 8000230:	4d0f      	ldr	r5, [pc, #60]	; (8000270 <__libc_init_array+0x44>)
 8000232:	1b76      	subs	r6, r6, r5
 8000234:	10b6      	asrs	r6, r6, #2
 8000236:	bf18      	it	ne
 8000238:	2400      	movne	r4, #0
 800023a:	d005      	beq.n	8000248 <__libc_init_array+0x1c>
 800023c:	3401      	adds	r4, #1
 800023e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000242:	4798      	blx	r3
 8000244:	42a6      	cmp	r6, r4
 8000246:	d1f9      	bne.n	800023c <__libc_init_array+0x10>
 8000248:	4e0a      	ldr	r6, [pc, #40]	; (8000274 <__libc_init_array+0x48>)
 800024a:	4d0b      	ldr	r5, [pc, #44]	; (8000278 <__libc_init_array+0x4c>)
 800024c:	1b76      	subs	r6, r6, r5
 800024e:	f003 fbff 	bl	8003a50 <_init>
 8000252:	10b6      	asrs	r6, r6, #2
 8000254:	bf18      	it	ne
 8000256:	2400      	movne	r4, #0
 8000258:	d006      	beq.n	8000268 <__libc_init_array+0x3c>
 800025a:	3401      	adds	r4, #1
 800025c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000260:	4798      	blx	r3
 8000262:	42a6      	cmp	r6, r4
 8000264:	d1f9      	bne.n	800025a <__libc_init_array+0x2e>
 8000266:	bd70      	pop	{r4, r5, r6, pc}
 8000268:	bd70      	pop	{r4, r5, r6, pc}
 800026a:	bf00      	nop
 800026c:	08003aa8 	.word	0x08003aa8
 8000270:	08003aa8 	.word	0x08003aa8
 8000274:	08003ab0 	.word	0x08003ab0
 8000278:	08003aa8 	.word	0x08003aa8

0800027c <register_fini>:
 800027c:	4b02      	ldr	r3, [pc, #8]	; (8000288 <register_fini+0xc>)
 800027e:	b113      	cbz	r3, 8000286 <register_fini+0xa>
 8000280:	4802      	ldr	r0, [pc, #8]	; (800028c <register_fini+0x10>)
 8000282:	f000 b805 	b.w	8000290 <atexit>
 8000286:	4770      	bx	lr
 8000288:	00000000 	.word	0x00000000
 800028c:	0800029d 	.word	0x0800029d

08000290 <atexit>:
 8000290:	2300      	movs	r3, #0
 8000292:	4601      	mov	r1, r0
 8000294:	461a      	mov	r2, r3
 8000296:	4618      	mov	r0, r3
 8000298:	f000 b814 	b.w	80002c4 <__register_exitproc>

0800029c <__libc_fini_array>:
 800029c:	b538      	push	{r3, r4, r5, lr}
 800029e:	4d07      	ldr	r5, [pc, #28]	; (80002bc <__libc_fini_array+0x20>)
 80002a0:	4c07      	ldr	r4, [pc, #28]	; (80002c0 <__libc_fini_array+0x24>)
 80002a2:	1b2c      	subs	r4, r5, r4
 80002a4:	10a4      	asrs	r4, r4, #2
 80002a6:	d005      	beq.n	80002b4 <__libc_fini_array+0x18>
 80002a8:	3c01      	subs	r4, #1
 80002aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80002ae:	4798      	blx	r3
 80002b0:	2c00      	cmp	r4, #0
 80002b2:	d1f9      	bne.n	80002a8 <__libc_fini_array+0xc>
 80002b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80002b8:	f003 bbd0 	b.w	8003a5c <_fini>
 80002bc:	08003ab4 	.word	0x08003ab4
 80002c0:	08003ab0 	.word	0x08003ab0

080002c4 <__register_exitproc>:
 80002c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c8:	4c25      	ldr	r4, [pc, #148]	; (8000360 <__register_exitproc+0x9c>)
 80002ca:	6825      	ldr	r5, [r4, #0]
 80002cc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80002d0:	4606      	mov	r6, r0
 80002d2:	4688      	mov	r8, r1
 80002d4:	4692      	mov	sl, r2
 80002d6:	4699      	mov	r9, r3
 80002d8:	b3c4      	cbz	r4, 800034c <__register_exitproc+0x88>
 80002da:	6860      	ldr	r0, [r4, #4]
 80002dc:	281f      	cmp	r0, #31
 80002de:	dc17      	bgt.n	8000310 <__register_exitproc+0x4c>
 80002e0:	1c43      	adds	r3, r0, #1
 80002e2:	b176      	cbz	r6, 8000302 <__register_exitproc+0x3e>
 80002e4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80002e8:	2201      	movs	r2, #1
 80002ea:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80002ee:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
 80002f2:	4082      	lsls	r2, r0
 80002f4:	4311      	orrs	r1, r2
 80002f6:	2e02      	cmp	r6, #2
 80002f8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
 80002fc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 8000300:	d01e      	beq.n	8000340 <__register_exitproc+0x7c>
 8000302:	3002      	adds	r0, #2
 8000304:	6063      	str	r3, [r4, #4]
 8000306:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 800030a:	2000      	movs	r0, #0
 800030c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000310:	4b14      	ldr	r3, [pc, #80]	; (8000364 <__register_exitproc+0xa0>)
 8000312:	b303      	cbz	r3, 8000356 <__register_exitproc+0x92>
 8000314:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000318:	f3af 8000 	nop.w
 800031c:	4604      	mov	r4, r0
 800031e:	b1d0      	cbz	r0, 8000356 <__register_exitproc+0x92>
 8000320:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8000324:	2700      	movs	r7, #0
 8000326:	e880 0088 	stmia.w	r0, {r3, r7}
 800032a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 800032e:	4638      	mov	r0, r7
 8000330:	2301      	movs	r3, #1
 8000332:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8000336:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 800033a:	2e00      	cmp	r6, #0
 800033c:	d0e1      	beq.n	8000302 <__register_exitproc+0x3e>
 800033e:	e7d1      	b.n	80002e4 <__register_exitproc+0x20>
 8000340:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8000344:	430a      	orrs	r2, r1
 8000346:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800034a:	e7da      	b.n	8000302 <__register_exitproc+0x3e>
 800034c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8000350:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8000354:	e7c1      	b.n	80002da <__register_exitproc+0x16>
 8000356:	f04f 30ff 	mov.w	r0, #4294967295
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	bf00      	nop
 8000360:	08003a6c 	.word	0x08003a6c
 8000364:	00000000 	.word	0x00000000

08000368 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000368:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003a0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800036c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800036e:	e003      	b.n	8000378 <LoopCopyDataInit>

08000370 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000370:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000372:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000374:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000376:	3104      	adds	r1, #4

08000378 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000378:	480b      	ldr	r0, [pc, #44]	; (80003a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <LoopForever+0xe>)
	adds	r2, r0, r1
 800037c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800037e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000380:	d3f6      	bcc.n	8000370 <CopyDataInit>
	ldr	r2, =_sbss
 8000382:	4a0b      	ldr	r2, [pc, #44]	; (80003b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000384:	e002      	b.n	800038c <LoopFillZerobss>

08000386 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000386:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000388:	f842 3b04 	str.w	r3, [r2], #4

0800038c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <LoopForever+0x16>)
	cmp	r2, r3
 800038e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000390:	d3f9      	bcc.n	8000386 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000392:	f000 f9db 	bl	800074c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000396:	f7ff ff49 	bl	800022c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800039a:	f000 f80f 	bl	80003bc <main>

0800039e <LoopForever>:

LoopForever:
    b LoopForever
 800039e:	e7fe      	b.n	800039e <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003a0:	20003000 	.word	0x20003000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 80003a4:	08003ab4 	.word	0x08003ab4
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80003a8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80003ac:	2000042c 	.word	0x2000042c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80003b0:	2000042c 	.word	0x2000042c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80003b4:	200004fc 	.word	0x200004fc

080003b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003b8:	e7fe      	b.n	80003b8 <ADC1_2_IRQHandler>
	...

080003bc <main>:
uint8_t RXBuffer[RXBUFFSIZE];
uint8_t Uartready=0;
/* USER CODE END 0 */

int main(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c0:	f000 faaa 	bl	8000918 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80003c4:	f000 f83c 	bl	8000440 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003c8:	f000 f8e6 	bl	8000598 <MX_GPIO_Init>
  MX_DMA_Init();
 80003cc:	f000 f8cc 	bl	8000568 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80003d0:	f000 f89a 	bl	8000508 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80003d4:	f000 f884 	bl	80004e0 <MX_NVIC_Init>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
		if(HAL_UART_Transmit_IT(&huart1, (uint8_t*)RXBuffer, sizeof(RXBuffer))!= HAL_OK)
 80003d8:	2201      	movs	r2, #1
 80003da:	4915      	ldr	r1, [pc, #84]	; (8000430 <main+0x74>)
 80003dc:	4815      	ldr	r0, [pc, #84]	; (8000434 <main+0x78>)
 80003de:	f000 ff2f 	bl	8001240 <HAL_UART_Transmit_IT>
		{
		//  Error_Handler();
		}
		
		while (Uartready!=1){
 80003e2:	e006      	b.n	80003f2 <main+0x36>
			HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80003e4:	2108      	movs	r1, #8
 80003e6:	4814      	ldr	r0, [pc, #80]	; (8000438 <main+0x7c>)
 80003e8:	f001 fe62 	bl	80020b0 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 80003ec:	2064      	movs	r0, #100	; 0x64
 80003ee:	f000 fadf 	bl	80009b0 <HAL_Delay>
		if(HAL_UART_Transmit_IT(&huart1, (uint8_t*)RXBuffer, sizeof(RXBuffer))!= HAL_OK)
		{
		//  Error_Handler();
		}
		
		while (Uartready!=1){
 80003f2:	4b12      	ldr	r3, [pc, #72]	; (800043c <main+0x80>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d1f4      	bne.n	80003e4 <main+0x28>
			HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
			HAL_Delay(100);
		}
		
		Uartready = 0;
 80003fa:	4b10      	ldr	r3, [pc, #64]	; (800043c <main+0x80>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	701a      	strb	r2, [r3, #0]

		HAL_UART_Receive_DMA(&huart1, (uint8_t *)RXBuffer, RXBUFFSIZE);
 8000400:	2201      	movs	r2, #1
 8000402:	490b      	ldr	r1, [pc, #44]	; (8000430 <main+0x74>)
 8000404:	480b      	ldr	r0, [pc, #44]	; (8000434 <main+0x78>)
 8000406:	f000 ff63 	bl	80012d0 <HAL_UART_Receive_DMA>
		
		while(Uartready != 1){
 800040a:	e004      	b.n	8000416 <main+0x5a>
			HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 800040c:	2200      	movs	r2, #0
 800040e:	2108      	movs	r1, #8
 8000410:	4809      	ldr	r0, [pc, #36]	; (8000438 <main+0x7c>)
 8000412:	f001 fe35 	bl	8002080 <HAL_GPIO_WritePin>
		
		Uartready = 0;

		HAL_UART_Receive_DMA(&huart1, (uint8_t *)RXBuffer, RXBUFFSIZE);
		
		while(Uartready != 1){
 8000416:	4b09      	ldr	r3, [pc, #36]	; (800043c <main+0x80>)
 8000418:	781b      	ldrb	r3, [r3, #0]
 800041a:	2b01      	cmp	r3, #1
 800041c:	d1f6      	bne.n	800040c <main+0x50>
			HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
		}
		
		Uartready = 0;
 800041e:	4b07      	ldr	r3, [pc, #28]	; (800043c <main+0x80>)
 8000420:	2200      	movs	r2, #0
 8000422:	701a      	strb	r2, [r3, #0]
		
		HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8000424:	2108      	movs	r1, #8
 8000426:	4804      	ldr	r0, [pc, #16]	; (8000438 <main+0x7c>)
 8000428:	f001 fe42 	bl	80020b0 <HAL_GPIO_TogglePin>
  }
 800042c:	e7d4      	b.n	80003d8 <main+0x1c>
 800042e:	bf00      	nop
 8000430:	200004f4 	.word	0x200004f4
 8000434:	20000448 	.word	0x20000448
 8000438:	48000400 	.word	0x48000400
 800043c:	200004f5 	.word	0x200004f5

08000440 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b096      	sub	sp, #88	; 0x58
 8000444:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000446:	2302      	movs	r3, #2
 8000448:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800044a:	2301      	movs	r3, #1
 800044c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800044e:	2310      	movs	r3, #16
 8000450:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000452:	2300      	movs	r3, #0
 8000454:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000456:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800045a:	4618      	mov	r0, r3
 800045c:	f001 fe3a 	bl	80020d4 <HAL_RCC_OscConfig>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <SystemClock_Config+0x2a>
  {
    Error_Handler();
 8000466:	f000 f90f 	bl	8000688 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800046a:	230f      	movs	r3, #15
 800046c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800046e:	2300      	movs	r3, #0
 8000470:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000472:	2300      	movs	r3, #0
 8000474:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000476:	2300      	movs	r3, #0
 8000478:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800047a:	2300      	movs	r3, #0
 800047c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800047e:	f107 031c 	add.w	r3, r7, #28
 8000482:	2100      	movs	r1, #0
 8000484:	4618      	mov	r0, r3
 8000486:	f002 fee7 	bl	8003258 <HAL_RCC_ClockConfig>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000490:	f000 f8fa 	bl	8000688 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000494:	2301      	movs	r3, #1
 8000496:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000498:	2300      	movs	r3, #0
 800049a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	4618      	mov	r0, r3
 80004a0:	f003 f990 	bl	80037c4 <HAL_RCCEx_PeriphCLKConfig>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80004aa:	f000 f8ed 	bl	8000688 <Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80004ae:	f003 f939 	bl	8003724 <HAL_RCC_GetHCLKFreq>
 80004b2:	4602      	mov	r2, r0
 80004b4:	4b09      	ldr	r3, [pc, #36]	; (80004dc <SystemClock_Config+0x9c>)
 80004b6:	fba3 2302 	umull	r2, r3, r3, r2
 80004ba:	099b      	lsrs	r3, r3, #6
 80004bc:	4618      	mov	r0, r3
 80004be:	f000 fb8b 	bl	8000bd8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80004c2:	2004      	movs	r0, #4
 80004c4:	f000 fb94 	bl	8000bf0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2100      	movs	r1, #0
 80004cc:	f04f 30ff 	mov.w	r0, #4294967295
 80004d0:	f000 fb58 	bl	8000b84 <HAL_NVIC_SetPriority>
}
 80004d4:	bf00      	nop
 80004d6:	3758      	adds	r7, #88	; 0x58
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	10624dd3 	.word	0x10624dd3

080004e0 <MX_NVIC_Init>:

/** NVIC Configuration
*/
static void MX_NVIC_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2100      	movs	r1, #0
 80004e8:	2025      	movs	r0, #37	; 0x25
 80004ea:	f000 fb4b 	bl	8000b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80004ee:	2025      	movs	r0, #37	; 0x25
 80004f0:	f000 fb64 	bl	8000bbc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2100      	movs	r1, #0
 80004f8:	200f      	movs	r0, #15
 80004fa:	f000 fb43 	bl	8000b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80004fe:	200f      	movs	r0, #15
 8000500:	f000 fb5c 	bl	8000bbc <HAL_NVIC_EnableIRQ>
}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}

08000508 <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800050c:	4b14      	ldr	r3, [pc, #80]	; (8000560 <MX_USART1_UART_Init+0x58>)
 800050e:	4a15      	ldr	r2, [pc, #84]	; (8000564 <MX_USART1_UART_Init+0x5c>)
 8000510:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000512:	4b13      	ldr	r3, [pc, #76]	; (8000560 <MX_USART1_UART_Init+0x58>)
 8000514:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000518:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800051a:	4b11      	ldr	r3, [pc, #68]	; (8000560 <MX_USART1_UART_Init+0x58>)
 800051c:	2200      	movs	r2, #0
 800051e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000520:	4b0f      	ldr	r3, [pc, #60]	; (8000560 <MX_USART1_UART_Init+0x58>)
 8000522:	2200      	movs	r2, #0
 8000524:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000526:	4b0e      	ldr	r3, [pc, #56]	; (8000560 <MX_USART1_UART_Init+0x58>)
 8000528:	2200      	movs	r2, #0
 800052a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <MX_USART1_UART_Init+0x58>)
 800052e:	220c      	movs	r2, #12
 8000530:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000532:	4b0b      	ldr	r3, [pc, #44]	; (8000560 <MX_USART1_UART_Init+0x58>)
 8000534:	2200      	movs	r2, #0
 8000536:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000538:	4b09      	ldr	r3, [pc, #36]	; (8000560 <MX_USART1_UART_Init+0x58>)
 800053a:	2200      	movs	r2, #0
 800053c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800053e:	4b08      	ldr	r3, [pc, #32]	; (8000560 <MX_USART1_UART_Init+0x58>)
 8000540:	2200      	movs	r2, #0
 8000542:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <MX_USART1_UART_Init+0x58>)
 8000546:	2200      	movs	r2, #0
 8000548:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800054a:	4805      	ldr	r0, [pc, #20]	; (8000560 <MX_USART1_UART_Init+0x58>)
 800054c:	f000 fe26 	bl	800119c <HAL_UART_Init>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000556:	f000 f897 	bl	8000688 <Error_Handler>
  }

}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	20000448 	.word	0x20000448
 8000564:	40013800 	.word	0x40013800

08000568 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800056e:	4a09      	ldr	r2, [pc, #36]	; (8000594 <MX_DMA_Init+0x2c>)
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <MX_DMA_Init+0x2c>)
 8000572:	695b      	ldr	r3, [r3, #20]
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6153      	str	r3, [r2, #20]
 800057a:	4b06      	ldr	r3, [pc, #24]	; (8000594 <MX_DMA_Init+0x2c>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]

}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	40021000 	.word	0x40021000

08000598 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b088      	sub	sp, #32
 800059c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059e:	4a23      	ldr	r2, [pc, #140]	; (800062c <MX_GPIO_Init+0x94>)
 80005a0:	4b22      	ldr	r3, [pc, #136]	; (800062c <MX_GPIO_Init+0x94>)
 80005a2:	695b      	ldr	r3, [r3, #20]
 80005a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a8:	6153      	str	r3, [r2, #20]
 80005aa:	4b20      	ldr	r3, [pc, #128]	; (800062c <MX_GPIO_Init+0x94>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005b2:	60bb      	str	r3, [r7, #8]
 80005b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b6:	4a1d      	ldr	r2, [pc, #116]	; (800062c <MX_GPIO_Init+0x94>)
 80005b8:	4b1c      	ldr	r3, [pc, #112]	; (800062c <MX_GPIO_Init+0x94>)
 80005ba:	695b      	ldr	r3, [r3, #20]
 80005bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005c0:	6153      	str	r3, [r2, #20]
 80005c2:	4b1a      	ldr	r3, [pc, #104]	; (800062c <MX_GPIO_Init+0x94>)
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d8:	f001 fd52 	bl	8002080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	2108      	movs	r1, #8
 80005e0:	4813      	ldr	r0, [pc, #76]	; (8000630 <MX_GPIO_Init+0x98>)
 80005e2:	f001 fd4d 	bl	8002080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80005e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ec:	2301      	movs	r3, #1
 80005ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	4619      	mov	r1, r3
 80005fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000602:	f001 fbc7 	bl	8001d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000606:	2308      	movs	r3, #8
 8000608:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800060a:	2301      	movs	r3, #1
 800060c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000612:	2300      	movs	r3, #0
 8000614:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000616:	f107 030c 	add.w	r3, r7, #12
 800061a:	4619      	mov	r1, r3
 800061c:	4804      	ldr	r0, [pc, #16]	; (8000630 <MX_GPIO_Init+0x98>)
 800061e:	f001 fbb9 	bl	8001d94 <HAL_GPIO_Init>

}
 8000622:	bf00      	nop
 8000624:	3720      	adds	r7, #32
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40021000 	.word	0x40021000
 8000630:	48000400 	.word	0x48000400

08000634 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
	Uartready = 1;
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <HAL_UART_TxCpltCallback+0x1c>)
 800063e:	2201      	movs	r2, #1
 8000640:	701a      	strb	r2, [r3, #0]
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	200004f5 	.word	0x200004f5

08000654 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	Uartready = 1;
 800065c:	4b04      	ldr	r3, [pc, #16]	; (8000670 <HAL_UART_RxCpltCallback+0x1c>)
 800065e:	2201      	movs	r2, #1
 8000660:	701a      	strb	r2, [r3, #0]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	200004f5 	.word	0x200004f5

08000674 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
    Error_Handler();
 800067c:	f000 f804 	bl	8000688 <Error_Handler>
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
		HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 800068c:	2201      	movs	r2, #1
 800068e:	2108      	movs	r1, #8
 8000690:	4807      	ldr	r0, [pc, #28]	; (80006b0 <Error_Handler+0x28>)
 8000692:	f001 fcf5 	bl	8002080 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000696:	2032      	movs	r0, #50	; 0x32
 8000698:	f000 f98a 	bl	80009b0 <HAL_Delay>
		HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	2108      	movs	r1, #8
 80006a0:	4803      	ldr	r0, [pc, #12]	; (80006b0 <Error_Handler+0x28>)
 80006a2:	f001 fced 	bl	8002080 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 80006a6:	2032      	movs	r0, #50	; 0x32
 80006a8:	f000 f982 	bl	80009b0 <HAL_Delay>
  }
 80006ac:	e7ee      	b.n	800068c <Error_Handler+0x4>
 80006ae:	bf00      	nop
 80006b0:	48000400 	.word	0x48000400

080006b4 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop

080006c4 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
  }
 80006c8:	e7fe      	b.n	80006c8 <HardFault_Handler+0x4>
 80006ca:	bf00      	nop

080006cc <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
  }
 80006d0:	e7fe      	b.n	80006d0 <MemManage_Handler+0x4>
 80006d2:	bf00      	nop

080006d4 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
  }
 80006d8:	e7fe      	b.n	80006d8 <BusFault_Handler+0x4>
 80006da:	bf00      	nop

080006dc <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
  }
 80006e0:	e7fe      	b.n	80006e0 <UsageFault_Handler+0x4>
 80006e2:	bf00      	nop

080006e4 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop

080006f4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006f8:	bf00      	nop
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop

08000704 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000708:	bf00      	nop
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop

08000714 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000718:	f000 f930 	bl	800097c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800071c:	f000 fa84 	bl	8000c28 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}

08000724 <DMA1_Channel5_IRQHandler>:

/**
* @brief This function handles DMA1 channel5 global interrupt.
*/
void DMA1_Channel5_IRQHandler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000728:	4802      	ldr	r0, [pc, #8]	; (8000734 <DMA1_Channel5_IRQHandler+0x10>)
 800072a:	f000 fb21 	bl	8000d70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200004b8 	.word	0x200004b8

08000738 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
*/
void USART1_IRQHandler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800073c:	4802      	ldr	r0, [pc, #8]	; (8000748 <USART1_IRQHandler+0x10>)
 800073e:	f000 fe29 	bl	8001394 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000448 	.word	0x20000448

0800074c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000750:	4a1f      	ldr	r2, [pc, #124]	; (80007d0 <SystemInit+0x84>)
 8000752:	4b1f      	ldr	r3, [pc, #124]	; (80007d0 <SystemInit+0x84>)
 8000754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000758:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800075c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000760:	4a1c      	ldr	r2, [pc, #112]	; (80007d4 <SystemInit+0x88>)
 8000762:	4b1c      	ldr	r3, [pc, #112]	; (80007d4 <SystemInit+0x88>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	f043 0301 	orr.w	r3, r3, #1
 800076a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800076c:	4919      	ldr	r1, [pc, #100]	; (80007d4 <SystemInit+0x88>)
 800076e:	4b19      	ldr	r3, [pc, #100]	; (80007d4 <SystemInit+0x88>)
 8000770:	685a      	ldr	r2, [r3, #4]
 8000772:	4b19      	ldr	r3, [pc, #100]	; (80007d8 <SystemInit+0x8c>)
 8000774:	4013      	ands	r3, r2
 8000776:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000778:	4a16      	ldr	r2, [pc, #88]	; (80007d4 <SystemInit+0x88>)
 800077a:	4b16      	ldr	r3, [pc, #88]	; (80007d4 <SystemInit+0x88>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000786:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000788:	4a12      	ldr	r2, [pc, #72]	; (80007d4 <SystemInit+0x88>)
 800078a:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <SystemInit+0x88>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000792:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000794:	4a0f      	ldr	r2, [pc, #60]	; (80007d4 <SystemInit+0x88>)
 8000796:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <SystemInit+0x88>)
 8000798:	685b      	ldr	r3, [r3, #4]
 800079a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800079e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80007a0:	4a0c      	ldr	r2, [pc, #48]	; (80007d4 <SystemInit+0x88>)
 80007a2:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <SystemInit+0x88>)
 80007a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007a6:	f023 030f 	bic.w	r3, r3, #15
 80007aa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80007ac:	4909      	ldr	r1, [pc, #36]	; (80007d4 <SystemInit+0x88>)
 80007ae:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <SystemInit+0x88>)
 80007b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007b2:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <SystemInit+0x90>)
 80007b4:	4013      	ands	r3, r2
 80007b6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80007b8:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <SystemInit+0x88>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007be:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <SystemInit+0x84>)
 80007c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007c4:	609a      	str	r2, [r3, #8]
#endif
}
 80007c6:	bf00      	nop
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	e000ed00 	.word	0xe000ed00
 80007d4:	40021000 	.word	0x40021000
 80007d8:	f87fc00c 	.word	0xf87fc00c
 80007dc:	ff00fccc 	.word	0xff00fccc

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e6:	4a1e      	ldr	r2, [pc, #120]	; (8000860 <HAL_MspInit+0x80>)
 80007e8:	4b1d      	ldr	r3, [pc, #116]	; (8000860 <HAL_MspInit+0x80>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6193      	str	r3, [r2, #24]
 80007f2:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <HAL_MspInit+0x80>)
 80007f4:	699b      	ldr	r3, [r3, #24]
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007fe:	2003      	movs	r0, #3
 8000800:	f000 f9b4 	bl	8000b6c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000804:	2200      	movs	r2, #0
 8000806:	2100      	movs	r1, #0
 8000808:	f06f 000b 	mvn.w	r0, #11
 800080c:	f000 f9ba 	bl	8000b84 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000810:	2200      	movs	r2, #0
 8000812:	2100      	movs	r1, #0
 8000814:	f06f 000a 	mvn.w	r0, #10
 8000818:	f000 f9b4 	bl	8000b84 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2100      	movs	r1, #0
 8000820:	f06f 0009 	mvn.w	r0, #9
 8000824:	f000 f9ae 	bl	8000b84 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000828:	2200      	movs	r2, #0
 800082a:	2100      	movs	r1, #0
 800082c:	f06f 0004 	mvn.w	r0, #4
 8000830:	f000 f9a8 	bl	8000b84 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000834:	2200      	movs	r2, #0
 8000836:	2100      	movs	r1, #0
 8000838:	f06f 0003 	mvn.w	r0, #3
 800083c:	f000 f9a2 	bl	8000b84 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	2100      	movs	r1, #0
 8000844:	f06f 0001 	mvn.w	r0, #1
 8000848:	f000 f99c 	bl	8000b84 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800084c:	2200      	movs	r2, #0
 800084e:	2100      	movs	r1, #0
 8000850:	f04f 30ff 	mov.w	r0, #4294967295
 8000854:	f000 f996 	bl	8000b84 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40021000 	.word	0x40021000

08000864 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a25      	ldr	r2, [pc, #148]	; (8000908 <HAL_UART_MspInit+0xa4>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d143      	bne.n	80008fe <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000876:	4a25      	ldr	r2, [pc, #148]	; (800090c <HAL_UART_MspInit+0xa8>)
 8000878:	4b24      	ldr	r3, [pc, #144]	; (800090c <HAL_UART_MspInit+0xa8>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000880:	6193      	str	r3, [r2, #24]
 8000882:	4b22      	ldr	r3, [pc, #136]	; (800090c <HAL_UART_MspInit+0xa8>)
 8000884:	699b      	ldr	r3, [r3, #24]
 8000886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800088e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000892:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000894:	2302      	movs	r3, #2
 8000896:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000898:	2301      	movs	r3, #1
 800089a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800089c:	2303      	movs	r3, #3
 800089e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008a0:	2307      	movs	r3, #7
 80008a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a4:	f107 030c 	add.w	r3, r7, #12
 80008a8:	4619      	mov	r1, r3
 80008aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ae:	f001 fa71 	bl	8001d94 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80008b2:	4b17      	ldr	r3, [pc, #92]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008b4:	4a17      	ldr	r2, [pc, #92]	; (8000914 <HAL_UART_MspInit+0xb0>)
 80008b6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008b8:	4b15      	ldr	r3, [pc, #84]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008be:	4b14      	ldr	r3, [pc, #80]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80008c4:	4b12      	ldr	r3, [pc, #72]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008c6:	2280      	movs	r2, #128	; 0x80
 80008c8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80008ca:	4b11      	ldr	r3, [pc, #68]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80008d0:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80008d6:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008d8:	2220      	movs	r2, #32
 80008da:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80008dc:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80008e2:	480b      	ldr	r0, [pc, #44]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008e4:	f000 f9ae 	bl	8000c44 <HAL_DMA_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <HAL_UART_MspInit+0x8e>
    {
      Error_Handler();
 80008ee:	f7ff fecb 	bl	8000688 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a06      	ldr	r2, [pc, #24]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008f6:	665a      	str	r2, [r3, #100]	; 0x64
 80008f8:	4a05      	ldr	r2, [pc, #20]	; (8000910 <HAL_UART_MspInit+0xac>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008fe:	bf00      	nop
 8000900:	3720      	adds	r7, #32
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40013800 	.word	0x40013800
 800090c:	40021000 	.word	0x40021000
 8000910:	200004b8 	.word	0x200004b8
 8000914:	40020058 	.word	0x40020058

08000918 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800091c:	4a08      	ldr	r2, [pc, #32]	; (8000940 <HAL_Init+0x28>)
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <HAL_Init+0x28>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f043 0310 	orr.w	r3, r3, #16
 8000926:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000928:	2003      	movs	r0, #3
 800092a:	f000 f91f 	bl	8000b6c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800092e:	2000      	movs	r0, #0
 8000930:	f000 f808 	bl	8000944 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000934:	f7ff ff54 	bl	80007e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40022000 	.word	0x40022000

08000944 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 800094c:	4b09      	ldr	r3, [pc, #36]	; (8000974 <HAL_InitTick+0x30>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a09      	ldr	r2, [pc, #36]	; (8000978 <HAL_InitTick+0x34>)
 8000952:	fba2 2303 	umull	r2, r3, r2, r3
 8000956:	099b      	lsrs	r3, r3, #6
 8000958:	4618      	mov	r0, r3
 800095a:	f000 f93d 	bl	8000bd8 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800095e:	2200      	movs	r2, #0
 8000960:	6879      	ldr	r1, [r7, #4]
 8000962:	f04f 30ff 	mov.w	r0, #4294967295
 8000966:	f000 f90d 	bl	8000b84 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000428 	.word	0x20000428
 8000978:	10624dd3 	.word	0x10624dd3

0800097c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  uwTick++;
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <HAL_IncTick+0x18>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	3301      	adds	r3, #1
 8000986:	4a03      	ldr	r2, [pc, #12]	; (8000994 <HAL_IncTick+0x18>)
 8000988:	6013      	str	r3, [r2, #0]
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	200004f8 	.word	0x200004f8

08000998 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  return uwTick;  
 800099c:	4b03      	ldr	r3, [pc, #12]	; (80009ac <HAL_GetTick+0x14>)
 800099e:	681b      	ldr	r3, [r3, #0]
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	200004f8 	.word	0x200004f8

080009b0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009b8:	f7ff ffee 	bl	8000998 <HAL_GetTick>
 80009bc:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80009be:	bf00      	nop
 80009c0:	f7ff ffea 	bl	8000998 <HAL_GetTick>
 80009c4:	4602      	mov	r2, r0
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	1ad2      	subs	r2, r2, r3
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d3f7      	bcc.n	80009c0 <HAL_Delay+0x10>
  {
  }
}
 80009d0:	bf00      	nop
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e8:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <NVIC_SetPriorityGrouping+0x44>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009f4:	4013      	ands	r3, r2
 80009f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000a00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a08:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000a0a:	4a04      	ldr	r2, [pc, #16]	; (8000a1c <NVIC_SetPriorityGrouping+0x44>)
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	60d3      	str	r3, [r2, #12]
}
 8000a10:	bf00      	nop
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a24:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <NVIC_GetPriorityGrouping+0x18>)
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000a2c:	0a1b      	lsrs	r3, r3, #8
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	e000ed00 	.word	0xe000ed00

08000a3c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000a46:	4909      	ldr	r1, [pc, #36]	; (8000a6c <NVIC_EnableIRQ+0x30>)
 8000a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4c:	095b      	lsrs	r3, r3, #5
 8000a4e:	79fa      	ldrb	r2, [r7, #7]
 8000a50:	f002 021f 	and.w	r2, r2, #31
 8000a54:	2001      	movs	r0, #1
 8000a56:	fa00 f202 	lsl.w	r2, r0, r2
 8000a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000e100 	.word	0xe000e100

08000a70 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	6039      	str	r1, [r7, #0]
 8000a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	da0b      	bge.n	8000a9c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a84:	490d      	ldr	r1, [pc, #52]	; (8000abc <NVIC_SetPriority+0x4c>)
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	f003 030f 	and.w	r3, r3, #15
 8000a8c:	3b04      	subs	r3, #4
 8000a8e:	683a      	ldr	r2, [r7, #0]
 8000a90:	b2d2      	uxtb	r2, r2
 8000a92:	0112      	lsls	r2, r2, #4
 8000a94:	b2d2      	uxtb	r2, r2
 8000a96:	440b      	add	r3, r1
 8000a98:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a9a:	e009      	b.n	8000ab0 <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9c:	4908      	ldr	r1, [pc, #32]	; (8000ac0 <NVIC_SetPriority+0x50>)
 8000a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa2:	683a      	ldr	r2, [r7, #0]
 8000aa4:	b2d2      	uxtb	r2, r2
 8000aa6:	0112      	lsls	r2, r2, #4
 8000aa8:	b2d2      	uxtb	r2, r2
 8000aaa:	440b      	add	r3, r1
 8000aac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000ed00 	.word	0xe000ed00
 8000ac0:	e000e100 	.word	0xe000e100

08000ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b089      	sub	sp, #36	; 0x24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	f003 0307 	and.w	r3, r3, #7
 8000ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	f1c3 0307 	rsb	r3, r3, #7
 8000ade:	2b04      	cmp	r3, #4
 8000ae0:	bf28      	it	cs
 8000ae2:	2304      	movcs	r3, #4
 8000ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	3304      	adds	r3, #4
 8000aea:	2b06      	cmp	r3, #6
 8000aec:	d902      	bls.n	8000af4 <NVIC_EncodePriority+0x30>
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3b03      	subs	r3, #3
 8000af2:	e000      	b.n	8000af6 <NVIC_EncodePriority+0x32>
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af8:	2201      	movs	r2, #1
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	fa02 f303 	lsl.w	r3, r2, r3
 8000b00:	1e5a      	subs	r2, r3, #1
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	401a      	ands	r2, r3
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b12:	1e59      	subs	r1, r3, #1
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000b18:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3724      	adds	r7, #36	; 0x24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b38:	d301      	bcc.n	8000b3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e00f      	b.n	8000b5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	; (8000b68 <SysTick_Config+0x40>)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b46:	210f      	movs	r1, #15
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f7ff ff90 	bl	8000a70 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b50:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <SysTick_Config+0x40>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b56:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <SysTick_Config+0x40>)
 8000b58:	2207      	movs	r2, #7
 8000b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	e000e010 	.word	0xe000e010

08000b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f7ff ff2f 	bl	80009d8 <NVIC_SetPriorityGrouping>
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop

08000b84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
 8000b90:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b96:	f7ff ff43 	bl	8000a20 <NVIC_GetPriorityGrouping>
 8000b9a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	68b9      	ldr	r1, [r7, #8]
 8000ba0:	6978      	ldr	r0, [r7, #20]
 8000ba2:	f7ff ff8f 	bl	8000ac4 <NVIC_EncodePriority>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bac:	4611      	mov	r1, r2
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff ff5e 	bl	8000a70 <NVIC_SetPriority>
}
 8000bb4:	bf00      	nop
 8000bb6:	3718      	adds	r7, #24
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff ff36 	bl	8000a3c <NVIC_EnableIRQ>
}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f7ff ffa1 	bl	8000b28 <SysTick_Config>
 8000be6:	4603      	mov	r3, r0
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b04      	cmp	r3, #4
 8000bfc:	d106      	bne.n	8000c0c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bfe:	4a09      	ldr	r2, [pc, #36]	; (8000c24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c00:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f043 0304 	orr.w	r3, r3, #4
 8000c08:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000c0a:	e005      	b.n	8000c18 <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000c0c:	4a05      	ldr	r2, [pc, #20]	; (8000c24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f023 0304 	bic.w	r3, r3, #4
 8000c16:	6013      	str	r3, [r2, #0]
  }
}
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	e000e010 	.word	0xe000e010

08000c28 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000c2c:	f000 f802 	bl	8000c34 <HAL_SYSTICK_Callback>
}
 8000c30:	bf00      	nop
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop

08000c44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e039      	b.n	8000cce <HAL_DMA_Init+0x8a>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d103      	bne.n	8000c6c <HAL_DMA_Init+0x28>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2200      	movs	r2, #0
 8000c68:	f883 2020 	strb.w	r2, [r3, #32]
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2202      	movs	r2, #2
 8000c70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000c82:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000c86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	689b      	ldr	r3, [r3, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	691b      	ldr	r3, [r3, #16]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	699b      	ldr	r3, [r3, #24]
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ca8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	69db      	ldr	r3, [r3, #28]
 8000cae:	4313      	orrs	r3, r2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000cb0:	68fa      	ldr	r2, [r7, #12]
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	60fb      	str	r3, [r7, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	601a      	str	r2, [r3, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  return HAL_OK;
 8000ccc:	2300      	movs	r3, #0
}  
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop

08000cdc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
 8000ce8:	603b      	str	r3, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdma);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d101      	bne.n	8000cf8 <HAL_DMA_Start_IT+0x1c>
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	e036      	b.n	8000d66 <HAL_DMA_Start_IT+0x8a>
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Change DMA peripheral state */  
  hdma->State = HAL_DMA_STATE_BUSY;  
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	2202      	movs	r2, #2
 8000d04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	68fa      	ldr	r2, [r7, #12]
 8000d0e:	6812      	ldr	r2, [r2, #0]
 8000d10:	6812      	ldr	r2, [r2, #0]
 8000d12:	f022 0201 	bic.w	r2, r2, #1
 8000d16:	601a      	str	r2, [r3, #0]
  
  /* Configure the source, destination address and the data length */  
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	68b9      	ldr	r1, [r7, #8]
 8000d1e:	68f8      	ldr	r0, [r7, #12]
 8000d20:	f000 fa16 	bl	8001150 <DMA_SetConfig>
  
  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	68fa      	ldr	r2, [r7, #12]
 8000d2a:	6812      	ldr	r2, [r2, #0]
 8000d2c:	6812      	ldr	r2, [r2, #0]
 8000d2e:	f042 0202 	orr.w	r2, r2, #2
 8000d32:	601a      	str	r2, [r3, #0]

  /* Enable the Half transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	6812      	ldr	r2, [r2, #0]
 8000d3c:	6812      	ldr	r2, [r2, #0]
 8000d3e:	f042 0204 	orr.w	r2, r2, #4
 8000d42:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	68fa      	ldr	r2, [r7, #12]
 8000d4a:	6812      	ldr	r2, [r2, #0]
 8000d4c:	6812      	ldr	r2, [r2, #0]
 8000d4e:	f042 0208 	orr.w	r2, r2, #8
 8000d52:	601a      	str	r2, [r3, #0]
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);   
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	68fa      	ldr	r2, [r7, #12]
 8000d5a:	6812      	ldr	r2, [r2, #0]
 8000d5c:	6812      	ldr	r2, [r2, #0]
 8000d5e:	f042 0201 	orr.w	r2, r2, #1
 8000d62:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;    
 8000d64:	2300      	movs	r3, #0
} 
 8000d66:	4618      	mov	r0, r3
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop

08000d70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{        
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8000d78:	4b8f      	ldr	r3, [pc, #572]	; (8000fb8 <HAL_DMA_IRQHandler+0x248>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4619      	mov	r1, r3
 8000d82:	4b8e      	ldr	r3, [pc, #568]	; (8000fbc <HAL_DMA_IRQHandler+0x24c>)
 8000d84:	4299      	cmp	r1, r3
 8000d86:	d02e      	beq.n	8000de6 <HAL_DMA_IRQHandler+0x76>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4b8c      	ldr	r3, [pc, #560]	; (8000fc0 <HAL_DMA_IRQHandler+0x250>)
 8000d90:	4299      	cmp	r1, r3
 8000d92:	d026      	beq.n	8000de2 <HAL_DMA_IRQHandler+0x72>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4b8a      	ldr	r3, [pc, #552]	; (8000fc4 <HAL_DMA_IRQHandler+0x254>)
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d01d      	beq.n	8000ddc <HAL_DMA_IRQHandler+0x6c>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4619      	mov	r1, r3
 8000da6:	4b88      	ldr	r3, [pc, #544]	; (8000fc8 <HAL_DMA_IRQHandler+0x258>)
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d014      	beq.n	8000dd6 <HAL_DMA_IRQHandler+0x66>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4619      	mov	r1, r3
 8000db2:	4b86      	ldr	r3, [pc, #536]	; (8000fcc <HAL_DMA_IRQHandler+0x25c>)
 8000db4:	4299      	cmp	r1, r3
 8000db6:	d00b      	beq.n	8000dd0 <HAL_DMA_IRQHandler+0x60>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4b84      	ldr	r3, [pc, #528]	; (8000fd0 <HAL_DMA_IRQHandler+0x260>)
 8000dc0:	4299      	cmp	r1, r3
 8000dc2:	d102      	bne.n	8000dca <HAL_DMA_IRQHandler+0x5a>
 8000dc4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000dc8:	e00e      	b.n	8000de8 <HAL_DMA_IRQHandler+0x78>
 8000dca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dce:	e00b      	b.n	8000de8 <HAL_DMA_IRQHandler+0x78>
 8000dd0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000dd4:	e008      	b.n	8000de8 <HAL_DMA_IRQHandler+0x78>
 8000dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000dda:	e005      	b.n	8000de8 <HAL_DMA_IRQHandler+0x78>
 8000ddc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000de0:	e002      	b.n	8000de8 <HAL_DMA_IRQHandler+0x78>
 8000de2:	2380      	movs	r3, #128	; 0x80
 8000de4:	e000      	b.n	8000de8 <HAL_DMA_IRQHandler+0x78>
 8000de6:	2308      	movs	r3, #8
 8000de8:	4013      	ands	r3, r2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d05c      	beq.n	8000ea8 <HAL_DMA_IRQHandler+0x138>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0308 	and.w	r3, r3, #8
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d055      	beq.n	8000ea8 <HAL_DMA_IRQHandler+0x138>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	6812      	ldr	r2, [r2, #0]
 8000e04:	6812      	ldr	r2, [r2, #0]
 8000e06:	f022 0208 	bic.w	r2, r2, #8
 8000e0a:	601a      	str	r2, [r3, #0]
    
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8000e0c:	4a6a      	ldr	r2, [pc, #424]	; (8000fb8 <HAL_DMA_IRQHandler+0x248>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4619      	mov	r1, r3
 8000e14:	4b69      	ldr	r3, [pc, #420]	; (8000fbc <HAL_DMA_IRQHandler+0x24c>)
 8000e16:	4299      	cmp	r1, r3
 8000e18:	d02e      	beq.n	8000e78 <HAL_DMA_IRQHandler+0x108>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4b67      	ldr	r3, [pc, #412]	; (8000fc0 <HAL_DMA_IRQHandler+0x250>)
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d026      	beq.n	8000e74 <HAL_DMA_IRQHandler+0x104>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4b65      	ldr	r3, [pc, #404]	; (8000fc4 <HAL_DMA_IRQHandler+0x254>)
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d01d      	beq.n	8000e6e <HAL_DMA_IRQHandler+0xfe>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4619      	mov	r1, r3
 8000e38:	4b63      	ldr	r3, [pc, #396]	; (8000fc8 <HAL_DMA_IRQHandler+0x258>)
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	d014      	beq.n	8000e68 <HAL_DMA_IRQHandler+0xf8>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4619      	mov	r1, r3
 8000e44:	4b61      	ldr	r3, [pc, #388]	; (8000fcc <HAL_DMA_IRQHandler+0x25c>)
 8000e46:	4299      	cmp	r1, r3
 8000e48:	d00b      	beq.n	8000e62 <HAL_DMA_IRQHandler+0xf2>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4b5f      	ldr	r3, [pc, #380]	; (8000fd0 <HAL_DMA_IRQHandler+0x260>)
 8000e52:	4299      	cmp	r1, r3
 8000e54:	d102      	bne.n	8000e5c <HAL_DMA_IRQHandler+0xec>
 8000e56:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000e5a:	e00e      	b.n	8000e7a <HAL_DMA_IRQHandler+0x10a>
 8000e5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e60:	e00b      	b.n	8000e7a <HAL_DMA_IRQHandler+0x10a>
 8000e62:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000e66:	e008      	b.n	8000e7a <HAL_DMA_IRQHandler+0x10a>
 8000e68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e6c:	e005      	b.n	8000e7a <HAL_DMA_IRQHandler+0x10a>
 8000e6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e72:	e002      	b.n	8000e7a <HAL_DMA_IRQHandler+0x10a>
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	e000      	b.n	8000e7a <HAL_DMA_IRQHandler+0x10a>
 8000e78:	2308      	movs	r3, #8
 8000e7a:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e80:	f043 0201 	orr.w	r2, r3, #1
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	639a      	str	r2, [r3, #56]	; 0x38

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;    
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2204      	movs	r2, #4
 8000e8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 2020 	strb.w	r2, [r3, #32]
    
      if (hdma->XferErrorCallback != NULL)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d003      	beq.n	8000ea8 <HAL_DMA_IRQHandler+0x138>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8000ea8:	4b43      	ldr	r3, [pc, #268]	; (8000fb8 <HAL_DMA_IRQHandler+0x248>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4b42      	ldr	r3, [pc, #264]	; (8000fbc <HAL_DMA_IRQHandler+0x24c>)
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	d02e      	beq.n	8000f16 <HAL_DMA_IRQHandler+0x1a6>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4b40      	ldr	r3, [pc, #256]	; (8000fc0 <HAL_DMA_IRQHandler+0x250>)
 8000ec0:	4299      	cmp	r1, r3
 8000ec2:	d026      	beq.n	8000f12 <HAL_DMA_IRQHandler+0x1a2>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4b3e      	ldr	r3, [pc, #248]	; (8000fc4 <HAL_DMA_IRQHandler+0x254>)
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d01d      	beq.n	8000f0c <HAL_DMA_IRQHandler+0x19c>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4b3c      	ldr	r3, [pc, #240]	; (8000fc8 <HAL_DMA_IRQHandler+0x258>)
 8000ed8:	4299      	cmp	r1, r3
 8000eda:	d014      	beq.n	8000f06 <HAL_DMA_IRQHandler+0x196>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <HAL_DMA_IRQHandler+0x25c>)
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	d00b      	beq.n	8000f00 <HAL_DMA_IRQHandler+0x190>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4619      	mov	r1, r3
 8000eee:	4b38      	ldr	r3, [pc, #224]	; (8000fd0 <HAL_DMA_IRQHandler+0x260>)
 8000ef0:	4299      	cmp	r1, r3
 8000ef2:	d102      	bne.n	8000efa <HAL_DMA_IRQHandler+0x18a>
 8000ef4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ef8:	e00e      	b.n	8000f18 <HAL_DMA_IRQHandler+0x1a8>
 8000efa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000efe:	e00b      	b.n	8000f18 <HAL_DMA_IRQHandler+0x1a8>
 8000f00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000f04:	e008      	b.n	8000f18 <HAL_DMA_IRQHandler+0x1a8>
 8000f06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f0a:	e005      	b.n	8000f18 <HAL_DMA_IRQHandler+0x1a8>
 8000f0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f10:	e002      	b.n	8000f18 <HAL_DMA_IRQHandler+0x1a8>
 8000f12:	2340      	movs	r3, #64	; 0x40
 8000f14:	e000      	b.n	8000f18 <HAL_DMA_IRQHandler+0x1a8>
 8000f16:	2304      	movs	r3, #4
 8000f18:	4013      	ands	r3, r2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d068      	beq.n	8000ff0 <HAL_DMA_IRQHandler+0x280>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d061      	beq.n	8000ff0 <HAL_DMA_IRQHandler+0x280>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f003 0320 	and.w	r3, r3, #32
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d107      	bne.n	8000f4a <HAL_DMA_IRQHandler+0x1da>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	6812      	ldr	r2, [r2, #0]
 8000f42:	6812      	ldr	r2, [r2, #0]
 8000f44:	f022 0204 	bic.w	r2, r2, #4
 8000f48:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000f4a:	4a1b      	ldr	r2, [pc, #108]	; (8000fb8 <HAL_DMA_IRQHandler+0x248>)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4619      	mov	r1, r3
 8000f52:	4b1a      	ldr	r3, [pc, #104]	; (8000fbc <HAL_DMA_IRQHandler+0x24c>)
 8000f54:	4299      	cmp	r1, r3
 8000f56:	d03d      	beq.n	8000fd4 <HAL_DMA_IRQHandler+0x264>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <HAL_DMA_IRQHandler+0x250>)
 8000f60:	4299      	cmp	r1, r3
 8000f62:	d026      	beq.n	8000fb2 <HAL_DMA_IRQHandler+0x242>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4b16      	ldr	r3, [pc, #88]	; (8000fc4 <HAL_DMA_IRQHandler+0x254>)
 8000f6c:	4299      	cmp	r1, r3
 8000f6e:	d01d      	beq.n	8000fac <HAL_DMA_IRQHandler+0x23c>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4619      	mov	r1, r3
 8000f76:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <HAL_DMA_IRQHandler+0x258>)
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d014      	beq.n	8000fa6 <HAL_DMA_IRQHandler+0x236>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4619      	mov	r1, r3
 8000f82:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <HAL_DMA_IRQHandler+0x25c>)
 8000f84:	4299      	cmp	r1, r3
 8000f86:	d00b      	beq.n	8000fa0 <HAL_DMA_IRQHandler+0x230>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <HAL_DMA_IRQHandler+0x260>)
 8000f90:	4299      	cmp	r1, r3
 8000f92:	d102      	bne.n	8000f9a <HAL_DMA_IRQHandler+0x22a>
 8000f94:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f98:	e01d      	b.n	8000fd6 <HAL_DMA_IRQHandler+0x266>
 8000f9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000f9e:	e01a      	b.n	8000fd6 <HAL_DMA_IRQHandler+0x266>
 8000fa0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000fa4:	e017      	b.n	8000fd6 <HAL_DMA_IRQHandler+0x266>
 8000fa6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000faa:	e014      	b.n	8000fd6 <HAL_DMA_IRQHandler+0x266>
 8000fac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fb0:	e011      	b.n	8000fd6 <HAL_DMA_IRQHandler+0x266>
 8000fb2:	2340      	movs	r3, #64	; 0x40
 8000fb4:	e00f      	b.n	8000fd6 <HAL_DMA_IRQHandler+0x266>
 8000fb6:	bf00      	nop
 8000fb8:	40020000 	.word	0x40020000
 8000fbc:	40020008 	.word	0x40020008
 8000fc0:	4002001c 	.word	0x4002001c
 8000fc4:	40020030 	.word	0x40020030
 8000fc8:	40020044 	.word	0x40020044
 8000fcc:	40020058 	.word	0x40020058
 8000fd0:	4002006c 	.word	0x4002006c
 8000fd4:	2304      	movs	r3, #4
 8000fd6:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2211      	movs	r2, #17
 8000fdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_DMA_IRQHandler+0x280>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8000ff0:	4b50      	ldr	r3, [pc, #320]	; (8001134 <HAL_DMA_IRQHandler+0x3c4>)
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4b4f      	ldr	r3, [pc, #316]	; (8001138 <HAL_DMA_IRQHandler+0x3c8>)
 8000ffc:	4299      	cmp	r1, r3
 8000ffe:	d02e      	beq.n	800105e <HAL_DMA_IRQHandler+0x2ee>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4619      	mov	r1, r3
 8001006:	4b4d      	ldr	r3, [pc, #308]	; (800113c <HAL_DMA_IRQHandler+0x3cc>)
 8001008:	4299      	cmp	r1, r3
 800100a:	d026      	beq.n	800105a <HAL_DMA_IRQHandler+0x2ea>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	4b4b      	ldr	r3, [pc, #300]	; (8001140 <HAL_DMA_IRQHandler+0x3d0>)
 8001014:	4299      	cmp	r1, r3
 8001016:	d01d      	beq.n	8001054 <HAL_DMA_IRQHandler+0x2e4>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4619      	mov	r1, r3
 800101e:	4b49      	ldr	r3, [pc, #292]	; (8001144 <HAL_DMA_IRQHandler+0x3d4>)
 8001020:	4299      	cmp	r1, r3
 8001022:	d014      	beq.n	800104e <HAL_DMA_IRQHandler+0x2de>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4619      	mov	r1, r3
 800102a:	4b47      	ldr	r3, [pc, #284]	; (8001148 <HAL_DMA_IRQHandler+0x3d8>)
 800102c:	4299      	cmp	r1, r3
 800102e:	d00b      	beq.n	8001048 <HAL_DMA_IRQHandler+0x2d8>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4619      	mov	r1, r3
 8001036:	4b45      	ldr	r3, [pc, #276]	; (800114c <HAL_DMA_IRQHandler+0x3dc>)
 8001038:	4299      	cmp	r1, r3
 800103a:	d102      	bne.n	8001042 <HAL_DMA_IRQHandler+0x2d2>
 800103c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001040:	e00e      	b.n	8001060 <HAL_DMA_IRQHandler+0x2f0>
 8001042:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001046:	e00b      	b.n	8001060 <HAL_DMA_IRQHandler+0x2f0>
 8001048:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800104c:	e008      	b.n	8001060 <HAL_DMA_IRQHandler+0x2f0>
 800104e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001052:	e005      	b.n	8001060 <HAL_DMA_IRQHandler+0x2f0>
 8001054:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001058:	e002      	b.n	8001060 <HAL_DMA_IRQHandler+0x2f0>
 800105a:	2320      	movs	r3, #32
 800105c:	e000      	b.n	8001060 <HAL_DMA_IRQHandler+0x2f0>
 800105e:	2302      	movs	r3, #2
 8001060:	4013      	ands	r3, r2
 8001062:	2b00      	cmp	r3, #0
 8001064:	d061      	beq.n	800112a <HAL_DMA_IRQHandler+0x3ba>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d05a      	beq.n	800112a <HAL_DMA_IRQHandler+0x3ba>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0320 	and.w	r3, r3, #32
 800107e:	2b00      	cmp	r3, #0
 8001080:	d107      	bne.n	8001092 <HAL_DMA_IRQHandler+0x322>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	6812      	ldr	r2, [r2, #0]
 800108a:	6812      	ldr	r2, [r2, #0]
 800108c:	f022 0202 	bic.w	r2, r2, #2
 8001090:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001092:	4a28      	ldr	r2, [pc, #160]	; (8001134 <HAL_DMA_IRQHandler+0x3c4>)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4619      	mov	r1, r3
 800109a:	4b27      	ldr	r3, [pc, #156]	; (8001138 <HAL_DMA_IRQHandler+0x3c8>)
 800109c:	4299      	cmp	r1, r3
 800109e:	d02e      	beq.n	80010fe <HAL_DMA_IRQHandler+0x38e>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	4b25      	ldr	r3, [pc, #148]	; (800113c <HAL_DMA_IRQHandler+0x3cc>)
 80010a8:	4299      	cmp	r1, r3
 80010aa:	d026      	beq.n	80010fa <HAL_DMA_IRQHandler+0x38a>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4619      	mov	r1, r3
 80010b2:	4b23      	ldr	r3, [pc, #140]	; (8001140 <HAL_DMA_IRQHandler+0x3d0>)
 80010b4:	4299      	cmp	r1, r3
 80010b6:	d01d      	beq.n	80010f4 <HAL_DMA_IRQHandler+0x384>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4619      	mov	r1, r3
 80010be:	4b21      	ldr	r3, [pc, #132]	; (8001144 <HAL_DMA_IRQHandler+0x3d4>)
 80010c0:	4299      	cmp	r1, r3
 80010c2:	d014      	beq.n	80010ee <HAL_DMA_IRQHandler+0x37e>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <HAL_DMA_IRQHandler+0x3d8>)
 80010cc:	4299      	cmp	r1, r3
 80010ce:	d00b      	beq.n	80010e8 <HAL_DMA_IRQHandler+0x378>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	4b1d      	ldr	r3, [pc, #116]	; (800114c <HAL_DMA_IRQHandler+0x3dc>)
 80010d8:	4299      	cmp	r1, r3
 80010da:	d102      	bne.n	80010e2 <HAL_DMA_IRQHandler+0x372>
 80010dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80010e0:	e00e      	b.n	8001100 <HAL_DMA_IRQHandler+0x390>
 80010e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010e6:	e00b      	b.n	8001100 <HAL_DMA_IRQHandler+0x390>
 80010e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010ec:	e008      	b.n	8001100 <HAL_DMA_IRQHandler+0x390>
 80010ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f2:	e005      	b.n	8001100 <HAL_DMA_IRQHandler+0x390>
 80010f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010f8:	e002      	b.n	8001100 <HAL_DMA_IRQHandler+0x390>
 80010fa:	2320      	movs	r3, #32
 80010fc:	e000      	b.n	8001100 <HAL_DMA_IRQHandler+0x390>
 80010fe:	2302      	movs	r3, #2
 8001100:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	639a      	str	r2, [r3, #56]	; 0x38

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;    
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2201      	movs	r2, #1
 800110e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2020 	strb.w	r2, [r3, #32]
    
      if(hdma->XferCpltCallback != NULL)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800111e:	2b00      	cmp	r3, #0
 8001120:	d003      	beq.n	800112a <HAL_DMA_IRQHandler+0x3ba>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	4798      	blx	r3
      }
    }
  }
}  
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40020000 	.word	0x40020000
 8001138:	40020008 	.word	0x40020008
 800113c:	4002001c 	.word	0x4002001c
 8001140:	40020030 	.word	0x40020030
 8001144:	40020044 	.word	0x40020044
 8001148:	40020058 	.word	0x40020058
 800114c:	4002006c 	.word	0x4002006c

08001150 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
 800115c:	603b      	str	r3, [r7, #0]
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b10      	cmp	r3, #16
 800116c:	d108      	bne.n	8001180 <DMA_SetConfig+0x30>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800117e:	e007      	b.n	8001190 <DMA_SetConfig+0x40>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	68ba      	ldr	r2, [r7, #8]
 8001186:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	60da      	str	r2, [r3, #12]
  }
}
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e043      	b.n	8001236 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d106      	bne.n	80011c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff fb4e 	bl	8000864 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2224      	movs	r2, #36	; 0x24
 80011cc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	6812      	ldr	r2, [r2, #0]
 80011da:	f022 0201 	bic.w	r2, r2, #1
 80011de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f000 f9a9 	bl	8001538 <UART_SetConfig>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d101      	bne.n	80011f0 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e022      	b.n	8001236 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d002      	beq.n	80011fe <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f000 fb03 	bl	8001804 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	6812      	ldr	r2, [r2, #0]
 8001206:	6852      	ldr	r2, [r2, #4]
 8001208:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800120c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	6812      	ldr	r2, [r2, #0]
 8001216:	6892      	ldr	r2, [r2, #8]
 8001218:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800121c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	6812      	ldr	r2, [r2, #0]
 8001226:	6812      	ldr	r2, [r2, #0]
 8001228:	f042 0201 	orr.w	r2, r2, #1
 800122c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f000 fb8a 	bl	8001948 <UART_CheckIdleState>
 8001234:	4603      	mov	r3, r0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop

08001240 <HAL_UART_Transmit_IT>:
  * @param pData: pointer to data buffer.
  * @param Size: amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	4613      	mov	r3, r2
 800124c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b20      	cmp	r3, #32
 8001258:	d132      	bne.n	80012c0 <HAL_UART_Transmit_IT+0x80>
  {
    if((pData == NULL ) || (Size == 0))
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d002      	beq.n	8001266 <HAL_UART_Transmit_IT+0x26>
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d101      	bne.n	800126a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e02b      	b.n	80012c2 <HAL_UART_Transmit_IT+0x82>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8001270:	2b01      	cmp	r3, #1
 8001272:	d101      	bne.n	8001278 <HAL_UART_Transmit_IT+0x38>
 8001274:	2302      	movs	r3, #2
 8001276:	e024      	b.n	80012c2 <HAL_UART_Transmit_IT+0x82>
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	2201      	movs	r2, #1
 800127c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	88fa      	ldrh	r2, [r7, #6]
 800128a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	88fa      	ldrh	r2, [r7, #6]
 8001292:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	2200      	movs	r2, #0
 800129a:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	2221      	movs	r2, #33	; 0x21
 80012a0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Transmit Data Register Empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	6812      	ldr	r2, [r2, #0]
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80012ba:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80012bc:	2300      	movs	r3, #0
 80012be:	e000      	b.n	80012c2 <HAL_UART_Transmit_IT+0x82>
  }
  else
  {
    return HAL_BUSY;
 80012c0:	2302      	movs	r3, #2
  }
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop

080012d0 <HAL_UART_Receive_DMA>:
  *       DMA half transfer complete, DMA transfer complete and DMA transfer
  *       error interrupts are enabled
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	4613      	mov	r3, r2
 80012dc:	80fb      	strh	r3, [r7, #6]

  /* Check if UART instance supports continuous communication using DMA */
  assert_param(IS_UART_DMA_INSTANCE(huart->Instance));

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2b20      	cmp	r3, #32
 80012e8:	d148      	bne.n	800137c <HAL_UART_Receive_DMA+0xac>
  {
    if((pData == NULL ) || (Size == 0))
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <HAL_UART_Receive_DMA+0x26>
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d101      	bne.n	80012fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e041      	b.n	800137e <HAL_UART_Receive_DMA+0xae>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8001300:	2b01      	cmp	r3, #1
 8001302:	d101      	bne.n	8001308 <HAL_UART_Receive_DMA+0x38>
 8001304:	2302      	movs	r3, #2
 8001306:	e03a      	b.n	800137e <HAL_UART_Receive_DMA+0xae>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 8001310:	68ba      	ldr	r2, [r7, #8]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	88fa      	ldrh	r2, [r7, #6]
 800131a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2200      	movs	r2, #0
 8001322:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2222      	movs	r2, #34	; 0x22
 8001328:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001330:	4a15      	ldr	r2, [pc, #84]	; (8001388 <HAL_UART_Receive_DMA+0xb8>)
 8001332:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001338:	4a14      	ldr	r2, [pc, #80]	; (800138c <HAL_UART_Receive_DMA+0xbc>)
 800133a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001340:	4a13      	ldr	r2, [pc, #76]	; (8001390 <HAL_UART_Receive_DMA+0xc0>)
 8001342:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 8001344:	f107 0308 	add.w	r3, r7, #8
 8001348:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	3324      	adds	r3, #36	; 0x24
 8001354:	4619      	mov	r1, r3
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	f7ff fcbe 	bl	8000cdc <HAL_DMA_Start_IT>

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
     huart->Instance->CR3 |= USART_CR3_DMAR;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	6812      	ldr	r2, [r2, #0]
 8001368:	6892      	ldr	r2, [r2, #8]
 800136a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800136e:	609a      	str	r2, [r3, #8]

     /* Process Unlocked */
     __HAL_UNLOCK(huart);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2200      	movs	r2, #0
 8001374:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	e000      	b.n	800137e <HAL_UART_Receive_DMA+0xae>
  }
  else
  {
    return HAL_BUSY;
 800137c:	2302      	movs	r3, #2
  }
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	08001b09 	.word	0x08001b09
 800138c:	08001b55 	.word	0x08001b55
 8001390:	08001b71 	.word	0x08001b71

08001394 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart: UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* UART parity error interrupt occurred -------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_PE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE) != RESET))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d010      	beq.n	80013cc <HAL_UART_IRQHandler+0x38>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d009      	beq.n	80013cc <HAL_UART_IRQHandler+0x38>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2201      	movs	r2, #1
 80013be:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_PE;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80013c4:	f043 0201 	orr.w	r2, r3, #1
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART frame error interrupt occurred --------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_FE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d010      	beq.n	80013fc <HAL_UART_IRQHandler+0x68>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d009      	beq.n	80013fc <HAL_UART_IRQHandler+0x68>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2202      	movs	r2, #2
 80013ee:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_FE;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80013f4:	f043 0204 	orr.w	r2, r3, #4
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART noise error interrupt occurred --------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_NE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	2b00      	cmp	r3, #0
 8001408:	d010      	beq.n	800142c <HAL_UART_IRQHandler+0x98>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 0301 	and.w	r3, r3, #1
 8001414:	2b00      	cmp	r3, #0
 8001416:	d009      	beq.n	800142c <HAL_UART_IRQHandler+0x98>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2204      	movs	r2, #4
 800141e:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001424:	f043 0202 	orr.w	r2, r3, #2
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART Over-Run interrupt occurred -----------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_ORE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	f003 0308 	and.w	r3, r3, #8
 8001436:	2b00      	cmp	r3, #0
 8001438:	d010      	beq.n	800145c <HAL_UART_IRQHandler+0xc8>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d009      	beq.n	800145c <HAL_UART_IRQHandler+0xc8>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2208      	movs	r2, #8
 800144e:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001454:	f043 0208 	orr.w	r2, r3, #8
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* UART wakeup from Stop mode interrupt occurred -------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_WUF) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_WUF) != RESET))
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d016      	beq.n	8001498 <HAL_UART_IRQHandler+0x104>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00f      	beq.n	8001498 <HAL_UART_IRQHandler+0x104>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001480:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState = HAL_UART_STATE_READY;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2220      	movs	r2, #32
 8001486:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2220      	movs	r2, #32
 800148e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    HAL_UARTEx_WakeupCallback(huart);
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f000 fc74 	bl	8001d80 <HAL_UARTEx_WakeupCallback>
  }

  /* UART in mode Receiver ---------------------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_RXNE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE) != RESET))
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	f003 0320 	and.w	r3, r3, #32
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d009      	beq.n	80014ba <HAL_UART_IRQHandler+0x126>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0320 	and.w	r3, r3, #32
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d002      	beq.n	80014ba <HAL_UART_IRQHandler+0x126>
  {
    UART_Receive_IT(huart);
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 fbed 	bl	8001c94 <UART_Receive_IT>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_TXE) != RESET) &&(__HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE) != RESET))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d009      	beq.n	80014dc <HAL_UART_IRQHandler+0x148>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <HAL_UART_IRQHandler+0x148>
  {
    UART_Transmit_IT(huart);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f000 fb6e 	bl	8001bb8 <UART_Transmit_IT>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_TC) != RESET) &&(__HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC) != RESET))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d009      	beq.n	80014fe <HAL_UART_IRQHandler+0x16a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d002      	beq.n	80014fe <HAL_UART_IRQHandler+0x16a>
  {
    UART_EndTransmit_IT(huart);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 fbb3 	bl	8001c64 <UART_EndTransmit_IT>
  }

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00a      	beq.n	800151c <HAL_UART_IRQHandler+0x188>
  {
    /* Set the UART state ready to be able to start again the Tx/Rx process */
    huart->gState = HAL_UART_STATE_READY;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2220      	movs	r2, #32
 800150a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2220      	movs	r2, #32
 8001512:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    HAL_UART_ErrorCallback(huart);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff f8ac 	bl	8000674 <HAL_UART_ErrorCallback>
  }  
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart: UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001538:	b590      	push	{r4, r7, lr}
 800153a:	b087      	sub	sp, #28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000;
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001544:	2310      	movs	r3, #16
 8001546:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000;
 8001548:	2300      	movs	r3, #0
 800154a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000;
 800154c:	2300      	movs	r3, #0
 800154e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	691b      	ldr	r3, [r3, #16]
 800155c:	431a      	orrs	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	431a      	orrs	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	69db      	ldr	r3, [r3, #28]
 8001568:	4313      	orrs	r3, r2
 800156a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6819      	ldr	r1, [r3, #0]
 8001576:	4b9e      	ldr	r3, [pc, #632]	; (80017f0 <UART_SetConfig+0x2b8>)
 8001578:	400b      	ands	r3, r1
 800157a:	68f9      	ldr	r1, [r7, #12]
 800157c:	430b      	orrs	r3, r1
 800157e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	6852      	ldr	r2, [r2, #4]
 800158a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68d2      	ldr	r2, [r2, #12]
 8001592:	430a      	orrs	r2, r1
 8001594:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699a      	ldr	r2, [r3, #24]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	4313      	orrs	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	6812      	ldr	r2, [r2, #0]
 80015aa:	6892      	ldr	r2, [r2, #8]
 80015ac:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	430a      	orrs	r2, r1
 80015b4:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a8e      	ldr	r2, [pc, #568]	; (80017f4 <UART_SetConfig+0x2bc>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d121      	bne.n	8001604 <UART_SetConfig+0xcc>
 80015c0:	4b8d      	ldr	r3, [pc, #564]	; (80017f8 <UART_SetConfig+0x2c0>)
 80015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c4:	f003 0303 	and.w	r3, r3, #3
 80015c8:	2b03      	cmp	r3, #3
 80015ca:	d817      	bhi.n	80015fc <UART_SetConfig+0xc4>
 80015cc:	a201      	add	r2, pc, #4	; (adr r2, 80015d4 <UART_SetConfig+0x9c>)
 80015ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d2:	bf00      	nop
 80015d4:	080015e5 	.word	0x080015e5
 80015d8:	080015f1 	.word	0x080015f1
 80015dc:	080015f7 	.word	0x080015f7
 80015e0:	080015eb 	.word	0x080015eb
 80015e4:	2300      	movs	r3, #0
 80015e6:	75fb      	strb	r3, [r7, #23]
 80015e8:	e01e      	b.n	8001628 <UART_SetConfig+0xf0>
 80015ea:	2302      	movs	r3, #2
 80015ec:	75fb      	strb	r3, [r7, #23]
 80015ee:	e01b      	b.n	8001628 <UART_SetConfig+0xf0>
 80015f0:	2304      	movs	r3, #4
 80015f2:	75fb      	strb	r3, [r7, #23]
 80015f4:	e018      	b.n	8001628 <UART_SetConfig+0xf0>
 80015f6:	2308      	movs	r3, #8
 80015f8:	75fb      	strb	r3, [r7, #23]
 80015fa:	e015      	b.n	8001628 <UART_SetConfig+0xf0>
 80015fc:	2310      	movs	r3, #16
 80015fe:	75fb      	strb	r3, [r7, #23]
 8001600:	bf00      	nop
 8001602:	e011      	b.n	8001628 <UART_SetConfig+0xf0>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a7c      	ldr	r2, [pc, #496]	; (80017fc <UART_SetConfig+0x2c4>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d102      	bne.n	8001614 <UART_SetConfig+0xdc>
 800160e:	2300      	movs	r3, #0
 8001610:	75fb      	strb	r3, [r7, #23]
 8001612:	e009      	b.n	8001628 <UART_SetConfig+0xf0>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a79      	ldr	r2, [pc, #484]	; (8001800 <UART_SetConfig+0x2c8>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d102      	bne.n	8001624 <UART_SetConfig+0xec>
 800161e:	2300      	movs	r3, #0
 8001620:	75fb      	strb	r3, [r7, #23]
 8001622:	e001      	b.n	8001628 <UART_SetConfig+0xf0>
 8001624:	2310      	movs	r3, #16
 8001626:	75fb      	strb	r3, [r7, #23]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	69db      	ldr	r3, [r3, #28]
 800162c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001630:	d170      	bne.n	8001714 <UART_SetConfig+0x1dc>
  {
    switch (clocksource)
 8001632:	7dfb      	ldrb	r3, [r7, #23]
 8001634:	2b08      	cmp	r3, #8
 8001636:	d857      	bhi.n	80016e8 <UART_SetConfig+0x1b0>
 8001638:	a201      	add	r2, pc, #4	; (adr r2, 8001640 <UART_SetConfig+0x108>)
 800163a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163e:	bf00      	nop
 8001640:	08001665 	.word	0x08001665
 8001644:	08001681 	.word	0x08001681
 8001648:	0800169d 	.word	0x0800169d
 800164c:	080016e9 	.word	0x080016e9
 8001650:	080016b7 	.word	0x080016b7
 8001654:	080016e9 	.word	0x080016e9
 8001658:	080016e9 	.word	0x080016e9
 800165c:	080016e9 	.word	0x080016e9
 8001660:	080016d3 	.word	0x080016d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001664:	f002 f86a 	bl	800373c <HAL_RCC_GetPCLK1Freq>
 8001668:	4603      	mov	r3, r0
 800166a:	005a      	lsls	r2, r3, #1
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	085b      	lsrs	r3, r3, #1
 8001672:	441a      	add	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	fbb2 f3f3 	udiv	r3, r2, r3
 800167c:	82bb      	strh	r3, [r7, #20]
        break;
 800167e:	e036      	b.n	80016ee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001680:	f002 f87e 	bl	8003780 <HAL_RCC_GetPCLK2Freq>
 8001684:	4603      	mov	r3, r0
 8001686:	005a      	lsls	r2, r3, #1
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	085b      	lsrs	r3, r3, #1
 800168e:	441a      	add	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	fbb2 f3f3 	udiv	r3, r2, r3
 8001698:	82bb      	strh	r3, [r7, #20]
        break;
 800169a:	e028      	b.n	80016ee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	085b      	lsrs	r3, r3, #1
 80016a2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80016a6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6852      	ldr	r2, [r2, #4]
 80016ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80016b2:	82bb      	strh	r3, [r7, #20]
        break;
 80016b4:	e01b      	b.n	80016ee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016b6:	f001 ffcb 	bl	8003650 <HAL_RCC_GetSysClockFreq>
 80016ba:	4603      	mov	r3, r0
 80016bc:	005a      	lsls	r2, r3, #1
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	085b      	lsrs	r3, r3, #1
 80016c4:	441a      	add	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ce:	82bb      	strh	r3, [r7, #20]
        break;
 80016d0:	e00d      	b.n	80016ee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	085b      	lsrs	r3, r3, #1
 80016d8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e4:	82bb      	strh	r3, [r7, #20]
        break;
 80016e6:	e002      	b.n	80016ee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	74fb      	strb	r3, [r7, #19]
        break;
 80016ec:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0;
 80016ee:	8abb      	ldrh	r3, [r7, #20]
 80016f0:	f023 030f 	bic.w	r3, r3, #15
 80016f4:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 80016f6:	8abb      	ldrh	r3, [r7, #20]
 80016f8:	105b      	asrs	r3, r3, #1
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	f003 0307 	and.w	r3, r3, #7
 8001700:	b29a      	uxth	r2, r3
 8001702:	897b      	ldrh	r3, [r7, #10]
 8001704:	4313      	orrs	r3, r2
 8001706:	b29b      	uxth	r3, r3
 8001708:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	897a      	ldrh	r2, [r7, #10]
 8001710:	60da      	str	r2, [r3, #12]
 8001712:	e068      	b.n	80017e6 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8001714:	7dfb      	ldrb	r3, [r7, #23]
 8001716:	2b08      	cmp	r3, #8
 8001718:	d862      	bhi.n	80017e0 <UART_SetConfig+0x2a8>
 800171a:	a201      	add	r2, pc, #4	; (adr r2, 8001720 <UART_SetConfig+0x1e8>)
 800171c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001720:	08001745 	.word	0x08001745
 8001724:	08001765 	.word	0x08001765
 8001728:	08001785 	.word	0x08001785
 800172c:	080017e1 	.word	0x080017e1
 8001730:	080017a5 	.word	0x080017a5
 8001734:	080017e1 	.word	0x080017e1
 8001738:	080017e1 	.word	0x080017e1
 800173c:	080017e1 	.word	0x080017e1
 8001740:	080017c5 	.word	0x080017c5
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681c      	ldr	r4, [r3, #0]
 8001748:	f001 fff8 	bl	800373c <HAL_RCC_GetPCLK1Freq>
 800174c:	4602      	mov	r2, r0
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	085b      	lsrs	r3, r3, #1
 8001754:	441a      	add	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	fbb2 f3f3 	udiv	r3, r2, r3
 800175e:	b29b      	uxth	r3, r3
 8001760:	60e3      	str	r3, [r4, #12]
        break;
 8001762:	e040      	b.n	80017e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681c      	ldr	r4, [r3, #0]
 8001768:	f002 f80a 	bl	8003780 <HAL_RCC_GetPCLK2Freq>
 800176c:	4602      	mov	r2, r0
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	085b      	lsrs	r3, r3, #1
 8001774:	441a      	add	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	fbb2 f3f3 	udiv	r3, r2, r3
 800177e:	b29b      	uxth	r3, r3
 8001780:	60e3      	str	r3, [r4, #12]
        break;
 8001782:	e030      	b.n	80017e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate)); 
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	085b      	lsrs	r3, r3, #1
 800178e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001792:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	6849      	ldr	r1, [r1, #4]
 800179a:	fbb3 f3f1 	udiv	r3, r3, r1
 800179e:	b29b      	uxth	r3, r3
 80017a0:	60d3      	str	r3, [r2, #12]
        break;
 80017a2:	e020      	b.n	80017e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681c      	ldr	r4, [r3, #0]
 80017a8:	f001 ff52 	bl	8003650 <HAL_RCC_GetSysClockFreq>
 80017ac:	4602      	mov	r2, r0
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	085b      	lsrs	r3, r3, #1
 80017b4:	441a      	add	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80017be:	b29b      	uxth	r3, r3
 80017c0:	60e3      	str	r3, [r4, #12]
        break;
 80017c2:	e010      	b.n	80017e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate)); 
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	6852      	ldr	r2, [r2, #4]
 80017cc:	0852      	lsrs	r2, r2, #1
 80017ce:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	6852      	ldr	r2, [r2, #4]
 80017d6:	fbb1 f2f2 	udiv	r2, r1, r2
 80017da:	b292      	uxth	r2, r2
 80017dc:	60da      	str	r2, [r3, #12]
        break;
 80017de:	e002      	b.n	80017e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	74fb      	strb	r3, [r7, #19]
        break;
 80017e4:	bf00      	nop
    }
  }

  return ret;
 80017e6:	7cfb      	ldrb	r3, [r7, #19]

}
 80017e8:	4618      	mov	r0, r3
 80017ea:	371c      	adds	r7, #28
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd90      	pop	{r4, r7, pc}
 80017f0:	efff69f3 	.word	0xefff69f3
 80017f4:	40013800 	.word	0x40013800
 80017f8:	40021000 	.word	0x40021000
 80017fc:	40004400 	.word	0x40004400
 8001800:	40004800 	.word	0x40004800

08001804 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	2b00      	cmp	r3, #0
 8001816:	d00a      	beq.n	800182e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	6852      	ldr	r2, [r2, #4]
 8001822:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800182a:	430a      	orrs	r2, r1
 800182c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00a      	beq.n	8001850 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	6812      	ldr	r2, [r2, #0]
 8001842:	6852      	ldr	r2, [r2, #4]
 8001844:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800184c:	430a      	orrs	r2, r1
 800184e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00a      	beq.n	8001872 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	6852      	ldr	r2, [r2, #4]
 8001866:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800186e:	430a      	orrs	r2, r1
 8001870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001876:	f003 0308 	and.w	r3, r3, #8
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00a      	beq.n	8001894 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	6812      	ldr	r2, [r2, #0]
 8001886:	6852      	ldr	r2, [r2, #4]
 8001888:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001890:	430a      	orrs	r2, r1
 8001892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001898:	f003 0310 	and.w	r3, r3, #16
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00a      	beq.n	80018b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6812      	ldr	r2, [r2, #0]
 80018a8:	6892      	ldr	r2, [r2, #8]
 80018aa:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80018b2:	430a      	orrs	r2, r1
 80018b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ba:	f003 0320 	and.w	r3, r3, #32
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00a      	beq.n	80018d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	6812      	ldr	r2, [r2, #0]
 80018ca:	6892      	ldr	r2, [r2, #8]
 80018cc:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80018d4:	430a      	orrs	r2, r1
 80018d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d01a      	beq.n	800191a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	6812      	ldr	r2, [r2, #0]
 80018ec:	6852      	ldr	r2, [r2, #4]
 80018ee:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018f6:	430a      	orrs	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001902:	d10a      	bne.n	800191a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6812      	ldr	r2, [r2, #0]
 800190c:	6852      	ldr	r2, [r2, #4]
 800190e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001916:	430a      	orrs	r2, r1
 8001918:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001922:	2b00      	cmp	r3, #0
 8001924:	d00a      	beq.n	800193c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	6852      	ldr	r2, [r2, #4]
 8001930:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001938:	430a      	orrs	r2, r1
 800193a:	605a      	str	r2, [r3, #4]
  }
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0308 	and.w	r3, r3, #8
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00c      	beq.n	800197e <UART_CheckIdleState+0x36>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8001964:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001968:	2200      	movs	r2, #0
 800196a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f000 f82a 	bl	80019c8 <UART_WaitOnFlagUntilTimeout>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <UART_CheckIdleState+0x36>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e020      	b.n	80019c0 <UART_CheckIdleState+0x78>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d00c      	beq.n	80019a6 <UART_CheckIdleState+0x5e>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,  UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800198c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 f816 	bl	80019c8 <UART_WaitOnFlagUntilTimeout>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <UART_CheckIdleState+0x5e>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e00c      	b.n	80019c0 <UART_CheckIdleState+0x78>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2220      	movs	r2, #32
 80019aa:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2220      	movs	r2, #32
 80019b2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: the Flag status (SET or RESET).
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	603b      	str	r3, [r7, #0]
 80019d4:	4613      	mov	r3, r2
 80019d6:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = HAL_GetTick();
 80019d8:	f7fe ffde 	bl	8000998 <HAL_GetTick>
 80019dc:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f040 8084 	bne.w	8001aee <UART_WaitOnFlagUntilTimeout+0x126>
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 80019e6:	e03c      	b.n	8001a62 <UART_WaitOnFlagUntilTimeout+0x9a>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ee:	d038      	beq.n	8001a62 <UART_WaitOnFlagUntilTimeout+0x9a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d007      	beq.n	8001a06 <UART_WaitOnFlagUntilTimeout+0x3e>
 80019f6:	f7fe ffcf 	bl	8000998 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	1ad2      	subs	r2, r2, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d92d      	bls.n	8001a62 <UART_WaitOnFlagUntilTimeout+0x9a>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	6812      	ldr	r2, [r2, #0]
 8001a0e:	6812      	ldr	r2, [r2, #0]
 8001a10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a14:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	6812      	ldr	r2, [r2, #0]
 8001a1e:	6812      	ldr	r2, [r2, #0]
 8001a20:	f022 0220 	bic.w	r2, r2, #32
 8001a24:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	6812      	ldr	r2, [r2, #0]
 8001a2e:	6812      	ldr	r2, [r2, #0]
 8001a30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a34:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	6812      	ldr	r2, [r2, #0]
 8001a3e:	6892      	ldr	r2, [r2, #8]
 8001a40:	f022 0201 	bic.w	r2, r2, #1
 8001a44:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2220      	movs	r2, #32
 8001a4a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2220      	movs	r2, #32
 8001a52:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e04e      	b.n	8001b00 <UART_WaitOnFlagUntilTimeout+0x138>
  uint32_t tickstart = HAL_GetTick();

  /* Wait until flag is set */
  if(Status == RESET)
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	69da      	ldr	r2, [r3, #28]
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	401a      	ands	r2, r3
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d1ba      	bne.n	80019e8 <UART_WaitOnFlagUntilTimeout+0x20>
 8001a72:	e044      	b.n	8001afe <UART_WaitOnFlagUntilTimeout+0x136>
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a7a:	d038      	beq.n	8001aee <UART_WaitOnFlagUntilTimeout+0x126>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d007      	beq.n	8001a92 <UART_WaitOnFlagUntilTimeout+0xca>
 8001a82:	f7fe ff89 	bl	8000998 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	1ad2      	subs	r2, r2, r3
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d92d      	bls.n	8001aee <UART_WaitOnFlagUntilTimeout+0x126>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	6812      	ldr	r2, [r2, #0]
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001aa0:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	f022 0220 	bic.w	r2, r2, #32
 8001ab0:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	6812      	ldr	r2, [r2, #0]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ac0:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	6812      	ldr	r2, [r2, #0]
 8001aca:	6892      	ldr	r2, [r2, #8]
 8001acc:	f022 0201 	bic.w	r2, r2, #1
 8001ad0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2220      	movs	r2, #32
 8001ad6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2220      	movs	r2, #32
 8001ade:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e008      	b.n	8001b00 <UART_WaitOnFlagUntilTimeout+0x138>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	69da      	ldr	r2, [r3, #28]
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	401a      	ands	r2, r3
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d0ba      	beq.n	8001a74 <UART_WaitOnFlagUntilTimeout+0xac>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma: DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b14:	60fb      	str	r3, [r7, #12]
  
  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0320 	and.w	r3, r3, #32
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10f      	bne.n	8001b44 <UART_DMAReceiveCplt+0x3c>
  {
    huart->RxXferCount = 0;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    huart->Instance->CR3 &= (uint32_t)~((uint32_t)USART_CR3_DMAR);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68fa      	ldr	r2, [r7, #12]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	6892      	ldr	r2, [r2, #8]
 8001b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b3a:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2220      	movs	r2, #32
 8001b40:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  }
  
  HAL_UART_RxCpltCallback(huart);
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f7fe fd85 	bl	8000654 <HAL_UART_RxCpltCallback>
}
 8001b4a:	bf00      	nop
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop

08001b54 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma : DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart);
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	f7ff fcde 	bl	8001524 <HAL_UART_RxHalfCpltCallback>
}
 8001b68:	bf00      	nop
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma: DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  huart->gState= HAL_UART_STATE_READY;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2220      	movs	r2, #32
 8001b92:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2220      	movs	r2, #32
 8001b9a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ba2:	f043 0210 	orr.w	r2, r3, #16
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f7fe fd62 	bl	8000674 <HAL_UART_ErrorCallback>
}
 8001bb0:	bf00      	nop
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2b21      	cmp	r3, #33	; 0x21
 8001bca:	d144      	bne.n	8001c56 <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d111      	bne.n	8001bfa <UART_Transmit_IT+0x42>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6812      	ldr	r2, [r2, #0]
 8001bde:	6812      	ldr	r2, [r2, #0]
 8001be0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001be4:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6812      	ldr	r2, [r2, #0]
 8001bee:	6812      	ldr	r2, [r2, #0]
 8001bf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bf4:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e02e      	b.n	8001c58 <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c02:	d114      	bne.n	8001c2e <UART_Transmit_IT+0x76>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d110      	bne.n	8001c2e <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c10:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	8812      	ldrh	r2, [r2, #0]
 8001c1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c1e:	b292      	uxth	r2, r2
 8001c20:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c26:	1c9a      	adds	r2, r3, #2
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c2c:	e009      	b.n	8001c42 <UART_Transmit_IT+0x8a>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFF);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c36:	1c58      	adds	r0, r3, #1
 8001c38:	6879      	ldr	r1, [r7, #4]
 8001c3a:	64c8      	str	r0, [r1, #76]	; 0x4c
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	8513      	strh	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 8001c52:	2300      	movs	r3, #0
 8001c54:	e000      	b.n	8001c58 <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 8001c56:	2302      	movs	r3, #2
  }
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	6812      	ldr	r2, [r2, #0]
 8001c76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c7a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2220      	movs	r2, #32
 8001c80:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7fe fcd5 	bl	8000634 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8001ca2:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b22      	cmp	r3, #34	; 0x22
 8001cae:	d159      	bne.n	8001d64 <UART_Receive_IT+0xd0>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cb8:	d115      	bne.n	8001ce6 <UART_Receive_IT+0x52>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d111      	bne.n	8001ce6 <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc6:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	89fb      	ldrh	r3, [r7, #14]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cde:	1c9a      	adds	r2, r3, #2
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	655a      	str	r2, [r3, #84]	; 0x54
 8001ce4:	e00e      	b.n	8001d04 <UART_Receive_IT+0x70>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cea:	1c59      	adds	r1, r3, #1
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	6551      	str	r1, [r2, #84]	; 0x54
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6812      	ldr	r2, [r2, #0]
 8001cf4:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8001cf6:	b292      	uxth	r2, r2
 8001cf8:	b2d1      	uxtb	r1, r2
 8001cfa:	89fa      	ldrh	r2, [r7, #14]
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	400a      	ands	r2, r1
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d120      	bne.n	8001d60 <UART_Receive_IT+0xcc>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	6812      	ldr	r2, [r2, #0]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	f022 0220 	bic.w	r2, r2, #32
 8001d2c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d3c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	6812      	ldr	r2, [r2, #0]
 8001d46:	6892      	ldr	r2, [r2, #8]
 8001d48:	f022 0201 	bic.w	r2, r2, #1
 8001d4c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2220      	movs	r2, #32
 8001d52:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7fe fc7c 	bl	8000654 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	e00a      	b.n	8001d76 <UART_Receive_IT+0xe2>
    }

    return HAL_OK;
 8001d60:	2300      	movs	r3, #0
 8001d62:	e008      	b.n	8001d76 <UART_Receive_IT+0xe2>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	6992      	ldr	r2, [r2, #24]
 8001d6e:	f042 0208 	orr.w	r2, r2, #8
 8001d72:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8001d74:	2302      	movs	r3, #2
  }
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop

08001d80 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback
  * @param  huart: UART handle
  * @retval None
  */
 __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file
   */ 
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b087      	sub	sp, #28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001daa:	e14e      	b.n	800204a <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2101      	movs	r1, #1
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	4013      	ands	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 8140 	beq.w	8002044 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x40>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b12      	cmp	r3, #18
 8001dd2:	d123      	bne.n	8001e1c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	08da      	lsrs	r2, r3, #3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3208      	adds	r2, #8
 8001ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	220f      	movs	r2, #15
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	691a      	ldr	r2, [r3, #16]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	08da      	lsrs	r2, r3, #3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3208      	adds	r2, #8
 8001e16:	6939      	ldr	r1, [r7, #16]
 8001e18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 0203 	and.w	r2, r3, #3
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d00b      	beq.n	8001e70 <HAL_GPIO_Init+0xdc>
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d007      	beq.n	8001e70 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e64:	2b11      	cmp	r3, #17
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b12      	cmp	r3, #18
 8001e6e:	d130      	bne.n	8001ed2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4013      	ands	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68da      	ldr	r2, [r3, #12]
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	091b      	lsrs	r3, r3, #4
 8001ebc:	f003 0201 	and.w	r2, r3, #1
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	2203      	movs	r2, #3
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f000 809a 	beq.w	8002044 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f10:	4a55      	ldr	r2, [pc, #340]	; (8002068 <HAL_GPIO_Init+0x2d4>)
 8001f12:	4b55      	ldr	r3, [pc, #340]	; (8002068 <HAL_GPIO_Init+0x2d4>)
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	f043 0301 	orr.w	r3, r3, #1
 8001f1a:	6193      	str	r3, [r2, #24]
 8001f1c:	4b52      	ldr	r3, [pc, #328]	; (8002068 <HAL_GPIO_Init+0x2d4>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f28:	4a50      	ldr	r2, [pc, #320]	; (800206c <HAL_GPIO_Init+0x2d8>)
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	089b      	lsrs	r3, r3, #2
 8001f2e:	3302      	adds	r3, #2
 8001f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f34:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	220f      	movs	r2, #15
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f52:	d013      	beq.n	8001f7c <HAL_GPIO_Init+0x1e8>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a46      	ldr	r2, [pc, #280]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d00d      	beq.n	8001f78 <HAL_GPIO_Init+0x1e4>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a45      	ldr	r2, [pc, #276]	; (8002074 <HAL_GPIO_Init+0x2e0>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d007      	beq.n	8001f74 <HAL_GPIO_Init+0x1e0>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a44      	ldr	r2, [pc, #272]	; (8002078 <HAL_GPIO_Init+0x2e4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d101      	bne.n	8001f70 <HAL_GPIO_Init+0x1dc>
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e006      	b.n	8001f7e <HAL_GPIO_Init+0x1ea>
 8001f70:	2305      	movs	r3, #5
 8001f72:	e004      	b.n	8001f7e <HAL_GPIO_Init+0x1ea>
 8001f74:	2302      	movs	r3, #2
 8001f76:	e002      	b.n	8001f7e <HAL_GPIO_Init+0x1ea>
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e000      	b.n	8001f7e <HAL_GPIO_Init+0x1ea>
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	f002 0203 	and.w	r2, r2, #3
 8001f84:	0092      	lsls	r2, r2, #2
 8001f86:	4093      	lsls	r3, r2
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f8e:	4937      	ldr	r1, [pc, #220]	; (800206c <HAL_GPIO_Init+0x2d8>)
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	089b      	lsrs	r3, r3, #2
 8001f94:	3302      	adds	r3, #2
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f9c:	4b37      	ldr	r3, [pc, #220]	; (800207c <HAL_GPIO_Init+0x2e8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fc0:	4a2e      	ldr	r2, [pc, #184]	; (800207c <HAL_GPIO_Init+0x2e8>)
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001fc6:	4b2d      	ldr	r3, [pc, #180]	; (800207c <HAL_GPIO_Init+0x2e8>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fea:	4a24      	ldr	r2, [pc, #144]	; (800207c <HAL_GPIO_Init+0x2e8>)
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ff0:	4b22      	ldr	r3, [pc, #136]	; (800207c <HAL_GPIO_Init+0x2e8>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002014:	4a19      	ldr	r2, [pc, #100]	; (800207c <HAL_GPIO_Init+0x2e8>)
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800201a:	4b18      	ldr	r3, [pc, #96]	; (800207c <HAL_GPIO_Init+0x2e8>)
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800203e:	4a0f      	ldr	r2, [pc, #60]	; (800207c <HAL_GPIO_Init+0x2e8>)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	3301      	adds	r3, #1
 8002048:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	fa22 f303 	lsr.w	r3, r2, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	f47f aea9 	bne.w	8001dac <HAL_GPIO_Init+0x18>
      }
    }
    
    position++;
  }
}
 800205a:	bf00      	nop
 800205c:	371c      	adds	r7, #28
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40021000 	.word	0x40021000
 800206c:	40010000 	.word	0x40010000
 8002070:	48000400 	.word	0x48000400
 8002074:	48000800 	.word	0x48000800
 8002078:	48000c00 	.word	0x48000c00
 800207c:	40010400 	.word	0x40010400

08002080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	807b      	strh	r3, [r7, #2]
 800208c:	4613      	mov	r3, r2
 800208e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002090:	787b      	ldrb	r3, [r7, #1]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002096:	887a      	ldrh	r2, [r7, #2]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800209c:	e002      	b.n	80020a4 <HAL_GPIO_WritePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800209e:	887a      	ldrh	r2, [r7, #2]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	695a      	ldr	r2, [r3, #20]
 80020c0:	887b      	ldrh	r3, [r7, #2]
 80020c2:	405a      	eors	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	615a      	str	r2, [r3, #20]
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 80020da:	af00      	add	r7, sp, #0
 80020dc:	1d3b      	adds	r3, r7, #4
 80020de:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020e6:	1d3b      	adds	r3, r7, #4
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 81e8 	beq.w	80024c6 <HAL_RCC_OscConfig+0x3f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80020f6:	4bb8      	ldr	r3, [pc, #736]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 030c 	and.w	r3, r3, #12
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d00c      	beq.n	800211c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002102:	4bb5      	ldr	r3, [pc, #724]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 030c 	and.w	r3, r3, #12
 800210a:	2b08      	cmp	r3, #8
 800210c:	f040 8082 	bne.w	8002214 <HAL_RCC_OscConfig+0x140>
 8002110:	4bb1      	ldr	r3, [pc, #708]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d07b      	beq.n	8002214 <HAL_RCC_OscConfig+0x140>
 800211c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002120:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002124:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002128:	fa93 f2a3 	rbit	r2, r3
 800212c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002130:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002132:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002136:	681b      	ldr	r3, [r3, #0]
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002138:	fab3 f383 	clz	r3, r3
 800213c:	b2db      	uxtb	r3, r3
 800213e:	f043 0320 	orr.w	r3, r3, #32
 8002142:	b2db      	uxtb	r3, r3
 8002144:	b2db      	uxtb	r3, r3
 8002146:	095b      	lsrs	r3, r3, #5
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b01      	cmp	r3, #1
 800214c:	d102      	bne.n	8002154 <HAL_RCC_OscConfig+0x80>
 800214e:	4ba2      	ldr	r3, [pc, #648]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	e039      	b.n	80021c8 <HAL_RCC_OscConfig+0xf4>
 8002154:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002158:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002160:	fa93 f2a3 	rbit	r2, r3
 8002164:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002168:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800216a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	fab3 f383 	clz	r3, r3
 8002174:	b2db      	uxtb	r3, r3
 8002176:	f043 0320 	orr.w	r3, r3, #32
 800217a:	b2db      	uxtb	r3, r3
 800217c:	b2db      	uxtb	r3, r3
 800217e:	095b      	lsrs	r3, r3, #5
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d102      	bne.n	800218c <HAL_RCC_OscConfig+0xb8>
 8002186:	4b94      	ldr	r3, [pc, #592]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	e01d      	b.n	80021c8 <HAL_RCC_OscConfig+0xf4>
 800218c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002190:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002194:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002198:	fa93 f2a3 	rbit	r2, r3
 800219c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80021a0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80021a2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	fab3 f383 	clz	r3, r3
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	f043 0320 	orr.w	r3, r3, #32
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	095b      	lsrs	r3, r3, #5
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b04      	cmp	r3, #4
 80021bc:	d102      	bne.n	80021c4 <HAL_RCC_OscConfig+0xf0>
 80021be:	4b86      	ldr	r3, [pc, #536]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	e001      	b.n	80021c8 <HAL_RCC_OscConfig+0xf4>
 80021c4:	4b84      	ldr	r3, [pc, #528]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021cc:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d0:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 80021d4:	fa92 f1a2 	rbit	r1, r2
 80021d8:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 80021dc:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80021de:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 80021e2:	6812      	ldr	r2, [r2, #0]
 80021e4:	fab2 f282 	clz	r2, r2
 80021e8:	b2d2      	uxtb	r2, r2
 80021ea:	f042 0220 	orr.w	r2, r2, #32
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	f002 021f 	and.w	r2, r2, #31
 80021f6:	40d3      	lsrs	r3, r2
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 8161 	beq.w	80024c4 <HAL_RCC_OscConfig+0x3f0>
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f040 815b 	bne.w	80024c4 <HAL_RCC_OscConfig+0x3f0>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	f001 b81a 	b.w	8003248 <HAL_RCC_OscConfig+0x1174>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800221e:	d106      	bne.n	800222e <HAL_RCC_OscConfig+0x15a>
 8002220:	4a6d      	ldr	r2, [pc, #436]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002222:	4b6d      	ldr	r3, [pc, #436]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800222a:	6013      	str	r3, [r2, #0]
 800222c:	e030      	b.n	8002290 <HAL_RCC_OscConfig+0x1bc>
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10c      	bne.n	8002252 <HAL_RCC_OscConfig+0x17e>
 8002238:	4a67      	ldr	r2, [pc, #412]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800223a:	4b67      	ldr	r3, [pc, #412]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	4a64      	ldr	r2, [pc, #400]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002246:	4b64      	ldr	r3, [pc, #400]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	e01e      	b.n	8002290 <HAL_RCC_OscConfig+0x1bc>
 8002252:	1d3b      	adds	r3, r7, #4
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800225c:	d10c      	bne.n	8002278 <HAL_RCC_OscConfig+0x1a4>
 800225e:	4a5e      	ldr	r2, [pc, #376]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002260:	4b5d      	ldr	r3, [pc, #372]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002268:	6013      	str	r3, [r2, #0]
 800226a:	4a5b      	ldr	r2, [pc, #364]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800226c:	4b5a      	ldr	r3, [pc, #360]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	e00b      	b.n	8002290 <HAL_RCC_OscConfig+0x1bc>
 8002278:	4a57      	ldr	r2, [pc, #348]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800227a:	4b57      	ldr	r3, [pc, #348]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002282:	6013      	str	r3, [r2, #0]
 8002284:	4a54      	ldr	r2, [pc, #336]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002286:	4b54      	ldr	r3, [pc, #336]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800228e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002290:	4951      	ldr	r1, [pc, #324]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002292:	4b51      	ldr	r3, [pc, #324]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002296:	f023 020f 	bic.w	r2, r3, #15
 800229a:	1d3b      	adds	r3, r7, #4
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022a4:	1d3b      	adds	r3, r7, #4
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 8083 	beq.w	80023b6 <HAL_RCC_OscConfig+0x2e2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b0:	f7fe fb72 	bl	8000998 <HAL_GetTick>
 80022b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b8:	e00a      	b.n	80022d0 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022ba:	f7fe fb6d 	bl	8000998 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b64      	cmp	r3, #100	; 0x64
 80022c8:	d902      	bls.n	80022d0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	f000 bfbc 	b.w	8003248 <HAL_RCC_OscConfig+0x1174>
 80022d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022d4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80022dc:	fa93 f2a3 	rbit	r2, r3
 80022e0:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80022e4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80022e6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80022ea:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ec:	fab3 f383 	clz	r3, r3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	f043 0320 	orr.w	r3, r3, #32
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	095b      	lsrs	r3, r3, #5
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d102      	bne.n	8002308 <HAL_RCC_OscConfig+0x234>
 8002302:	4b35      	ldr	r3, [pc, #212]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	e039      	b.n	800237c <HAL_RCC_OscConfig+0x2a8>
 8002308:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800230c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002310:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002314:	fa93 f2a3 	rbit	r2, r3
 8002318:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800231c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800231e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	fab3 f383 	clz	r3, r3
 8002328:	b2db      	uxtb	r3, r3
 800232a:	f043 0320 	orr.w	r3, r3, #32
 800232e:	b2db      	uxtb	r3, r3
 8002330:	b2db      	uxtb	r3, r3
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d102      	bne.n	8002340 <HAL_RCC_OscConfig+0x26c>
 800233a:	4b27      	ldr	r3, [pc, #156]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	e01d      	b.n	800237c <HAL_RCC_OscConfig+0x2a8>
 8002340:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002344:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800234c:	fa93 f2a3 	rbit	r2, r3
 8002350:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002354:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002356:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	fab3 f383 	clz	r3, r3
 8002360:	b2db      	uxtb	r3, r3
 8002362:	f043 0320 	orr.w	r3, r3, #32
 8002366:	b2db      	uxtb	r3, r3
 8002368:	b2db      	uxtb	r3, r3
 800236a:	095b      	lsrs	r3, r3, #5
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b04      	cmp	r3, #4
 8002370:	d102      	bne.n	8002378 <HAL_RCC_OscConfig+0x2a4>
 8002372:	4b19      	ldr	r3, [pc, #100]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	e001      	b.n	800237c <HAL_RCC_OscConfig+0x2a8>
 8002378:	4b17      	ldr	r3, [pc, #92]	; (80023d8 <HAL_RCC_OscConfig+0x304>)
 800237a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002380:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002384:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8002388:	fa92 f1a2 	rbit	r1, r2
 800238c:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 8002390:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002392:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	fab2 f282 	clz	r2, r2
 800239c:	b2d2      	uxtb	r2, r2
 800239e:	f042 0220 	orr.w	r2, r2, #32
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	f002 021f 	and.w	r2, r2, #31
 80023aa:	40d3      	lsrs	r3, r2
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d082      	beq.n	80022ba <HAL_RCC_OscConfig+0x1e6>
 80023b4:	e087      	b.n	80024c6 <HAL_RCC_OscConfig+0x3f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b6:	f7fe faef 	bl	8000998 <HAL_GetTick>
 80023ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023be:	e00d      	b.n	80023dc <HAL_RCC_OscConfig+0x308>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023c0:	f7fe faea 	bl	8000998 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b64      	cmp	r3, #100	; 0x64
 80023ce:	d905      	bls.n	80023dc <HAL_RCC_OscConfig+0x308>
          {
            return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	f000 bf39 	b.w	8003248 <HAL_RCC_OscConfig+0x1174>
 80023d6:	bf00      	nop
 80023d8:	40021000 	.word	0x40021000
 80023dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023e0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80023e8:	fa93 f2a3 	rbit	r2, r3
 80023ec:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80023f0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80023f2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80023f6:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023f8:	fab3 f383 	clz	r3, r3
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	f043 0320 	orr.w	r3, r3, #32
 8002402:	b2db      	uxtb	r3, r3
 8002404:	b2db      	uxtb	r3, r3
 8002406:	095b      	lsrs	r3, r3, #5
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b01      	cmp	r3, #1
 800240c:	d102      	bne.n	8002414 <HAL_RCC_OscConfig+0x340>
 800240e:	4bb6      	ldr	r3, [pc, #728]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	e039      	b.n	8002488 <HAL_RCC_OscConfig+0x3b4>
 8002414:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002418:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002420:	fa93 f2a3 	rbit	r2, r3
 8002424:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002428:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800242a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	fab3 f383 	clz	r3, r3
 8002434:	b2db      	uxtb	r3, r3
 8002436:	f043 0320 	orr.w	r3, r3, #32
 800243a:	b2db      	uxtb	r3, r3
 800243c:	b2db      	uxtb	r3, r3
 800243e:	095b      	lsrs	r3, r3, #5
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d102      	bne.n	800244c <HAL_RCC_OscConfig+0x378>
 8002446:	4ba8      	ldr	r3, [pc, #672]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	e01d      	b.n	8002488 <HAL_RCC_OscConfig+0x3b4>
 800244c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002450:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002454:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002458:	fa93 f2a3 	rbit	r2, r3
 800245c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002460:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002462:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	f043 0320 	orr.w	r3, r3, #32
 8002472:	b2db      	uxtb	r3, r3
 8002474:	b2db      	uxtb	r3, r3
 8002476:	095b      	lsrs	r3, r3, #5
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b04      	cmp	r3, #4
 800247c:	d102      	bne.n	8002484 <HAL_RCC_OscConfig+0x3b0>
 800247e:	4b9a      	ldr	r3, [pc, #616]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	e001      	b.n	8002488 <HAL_RCC_OscConfig+0x3b4>
 8002484:	4b98      	ldr	r3, [pc, #608]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 8002486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002488:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800248c:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002494:	fa92 f1a2 	rbit	r1, r2
 8002498:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 800249c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800249e:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	fab2 f282 	clz	r2, r2
 80024a8:	b2d2      	uxtb	r2, r2
 80024aa:	f042 0220 	orr.w	r2, r2, #32
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	f002 021f 	and.w	r2, r2, #31
 80024b6:	40d3      	lsrs	r3, r2
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f47f af7f 	bne.w	80023c0 <HAL_RCC_OscConfig+0x2ec>
 80024c2:	e000      	b.n	80024c6 <HAL_RCC_OscConfig+0x3f2>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024c6:	1d3b      	adds	r3, r7, #4
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f000 81f4 	beq.w	80028be <HAL_RCC_OscConfig+0x7ea>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80024d6:	4b84      	ldr	r3, [pc, #528]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 030c 	and.w	r3, r3, #12
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00d      	beq.n	80024fe <HAL_RCC_OscConfig+0x42a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80024e2:	4b81      	ldr	r3, [pc, #516]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f003 030c 	and.w	r3, r3, #12
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	f040 8099 	bne.w	8002622 <HAL_RCC_OscConfig+0x54e>
 80024f0:	4b7d      	ldr	r3, [pc, #500]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f040 8092 	bne.w	8002622 <HAL_RCC_OscConfig+0x54e>
 80024fe:	2302      	movs	r3, #2
 8002500:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002504:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8002508:	fa93 f2a3 	rbit	r2, r3
 800250c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002510:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002512:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002516:	681b      	ldr	r3, [r3, #0]
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002518:	fab3 f383 	clz	r3, r3
 800251c:	b2db      	uxtb	r3, r3
 800251e:	f043 0320 	orr.w	r3, r3, #32
 8002522:	b2db      	uxtb	r3, r3
 8002524:	b2db      	uxtb	r3, r3
 8002526:	095b      	lsrs	r3, r3, #5
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d102      	bne.n	8002534 <HAL_RCC_OscConfig+0x460>
 800252e:	4b6e      	ldr	r3, [pc, #440]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	e037      	b.n	80025a4 <HAL_RCC_OscConfig+0x4d0>
 8002534:	2302      	movs	r3, #2
 8002536:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253a:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800253e:	fa93 f2a3 	rbit	r2, r3
 8002542:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002546:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002548:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	fab3 f383 	clz	r3, r3
 8002552:	b2db      	uxtb	r3, r3
 8002554:	f043 0320 	orr.w	r3, r3, #32
 8002558:	b2db      	uxtb	r3, r3
 800255a:	b2db      	uxtb	r3, r3
 800255c:	095b      	lsrs	r3, r3, #5
 800255e:	b2db      	uxtb	r3, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d102      	bne.n	800256a <HAL_RCC_OscConfig+0x496>
 8002564:	4b60      	ldr	r3, [pc, #384]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	e01c      	b.n	80025a4 <HAL_RCC_OscConfig+0x4d0>
 800256a:	2302      	movs	r3, #2
 800256c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002570:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002574:	fa93 f2a3 	rbit	r2, r3
 8002578:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800257c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800257e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	fab3 f383 	clz	r3, r3
 8002588:	b2db      	uxtb	r3, r3
 800258a:	f043 0320 	orr.w	r3, r3, #32
 800258e:	b2db      	uxtb	r3, r3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b04      	cmp	r3, #4
 8002598:	d102      	bne.n	80025a0 <HAL_RCC_OscConfig+0x4cc>
 800259a:	4b53      	ldr	r3, [pc, #332]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	e001      	b.n	80025a4 <HAL_RCC_OscConfig+0x4d0>
 80025a0:	4b51      	ldr	r3, [pc, #324]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80025a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a4:	2202      	movs	r2, #2
 80025a6:	f8c7 2190 	str.w	r2, [r7, #400]	; 0x190
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025aa:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 80025ae:	fa92 f1a2 	rbit	r1, r2
 80025b2:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80025b6:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80025b8:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	fab2 f282 	clz	r2, r2
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	f042 0220 	orr.w	r2, r2, #32
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	f002 021f 	and.w	r2, r2, #31
 80025d0:	40d3      	lsrs	r3, r2
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <HAL_RCC_OscConfig+0x516>
 80025da:	1d3b      	adds	r3, r7, #4
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d002      	beq.n	80025ea <HAL_RCC_OscConfig+0x516>
      {
        return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	f000 be2f 	b.w	8003248 <HAL_RCC_OscConfig+0x1174>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ea:	4c3f      	ldr	r4, [pc, #252]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80025ec:	4b3e      	ldr	r3, [pc, #248]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6959      	ldr	r1, [r3, #20]
 80025fa:	23f8      	movs	r3, #248	; 0xf8
 80025fc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002600:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002604:	fa93 f0a3 	rbit	r0, r3
 8002608:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800260c:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800260e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	fab3 f383 	clz	r3, r3
 8002618:	fa01 f303 	lsl.w	r3, r1, r3
 800261c:	4313      	orrs	r3, r2
 800261e:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002620:	e14d      	b.n	80028be <HAL_RCC_OscConfig+0x7ea>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002622:	1d3b      	adds	r3, r7, #4
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 80b3 	beq.w	8002794 <HAL_RCC_OscConfig+0x6c0>
 800262e:	2301      	movs	r3, #1
 8002630:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002634:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002638:	fa93 f2a3 	rbit	r2, r3
 800263c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002640:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002642:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002646:	681b      	ldr	r3, [r3, #0]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002648:	fab3 f383 	clz	r3, r3
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002652:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002656:	461a      	mov	r2, r3
 8002658:	2301      	movs	r3, #1
 800265a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265c:	f7fe f99c 	bl	8000998 <HAL_GetTick>
 8002660:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002664:	e00a      	b.n	800267c <HAL_RCC_OscConfig+0x5a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002666:	f7fe f997 	bl	8000998 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d902      	bls.n	800267c <HAL_RCC_OscConfig+0x5a8>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	f000 bde6 	b.w	8003248 <HAL_RCC_OscConfig+0x1174>
 800267c:	2302      	movs	r3, #2
 800267e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002682:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002686:	fa93 f2a3 	rbit	r2, r3
 800268a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800268e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002690:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002694:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002696:	fab3 f383 	clz	r3, r3
 800269a:	b2db      	uxtb	r3, r3
 800269c:	f043 0320 	orr.w	r3, r3, #32
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	095b      	lsrs	r3, r3, #5
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d102      	bne.n	80026b2 <HAL_RCC_OscConfig+0x5de>
 80026ac:	4b0e      	ldr	r3, [pc, #56]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	e039      	b.n	8002726 <HAL_RCC_OscConfig+0x652>
 80026b2:	2302      	movs	r3, #2
 80026b4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80026bc:	fa93 f2a3 	rbit	r2, r3
 80026c0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80026c4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80026c6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	fab3 f383 	clz	r3, r3
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	f043 0320 	orr.w	r3, r3, #32
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d104      	bne.n	80026ec <HAL_RCC_OscConfig+0x618>
 80026e2:	4b01      	ldr	r3, [pc, #4]	; (80026e8 <HAL_RCC_OscConfig+0x614>)
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	e01e      	b.n	8002726 <HAL_RCC_OscConfig+0x652>
 80026e8:	40021000 	.word	0x40021000
 80026ec:	2302      	movs	r3, #2
 80026ee:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80026f6:	fa93 f2a3 	rbit	r2, r3
 80026fa:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80026fe:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002700:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	fab3 f383 	clz	r3, r3
 800270a:	b2db      	uxtb	r3, r3
 800270c:	f043 0320 	orr.w	r3, r3, #32
 8002710:	b2db      	uxtb	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	095b      	lsrs	r3, r3, #5
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b04      	cmp	r3, #4
 800271a:	d102      	bne.n	8002722 <HAL_RCC_OscConfig+0x64e>
 800271c:	4bb9      	ldr	r3, [pc, #740]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	e001      	b.n	8002726 <HAL_RCC_OscConfig+0x652>
 8002722:	4bb8      	ldr	r3, [pc, #736]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 8002724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002726:	2202      	movs	r2, #2
 8002728:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002730:	fa92 f1a2 	rbit	r1, r2
 8002734:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002738:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800273a:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	fab2 f282 	clz	r2, r2
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	f042 0220 	orr.w	r2, r2, #32
 800274a:	b2d2      	uxtb	r2, r2
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	f002 021f 	and.w	r2, r2, #31
 8002752:	40d3      	lsrs	r3, r2
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b00      	cmp	r3, #0
 800275a:	d084      	beq.n	8002666 <HAL_RCC_OscConfig+0x592>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800275c:	4ca9      	ldr	r4, [pc, #676]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 800275e:	4ba9      	ldr	r3, [pc, #676]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002766:	1d3b      	adds	r3, r7, #4
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6959      	ldr	r1, [r3, #20]
 800276c:	23f8      	movs	r3, #248	; 0xf8
 800276e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002772:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002776:	fa93 f0a3 	rbit	r0, r3
 800277a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800277e:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002780:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	fab3 f383 	clz	r3, r3
 800278a:	fa01 f303 	lsl.w	r3, r1, r3
 800278e:	4313      	orrs	r3, r2
 8002790:	6023      	str	r3, [r4, #0]
 8002792:	e094      	b.n	80028be <HAL_RCC_OscConfig+0x7ea>
 8002794:	2301      	movs	r3, #1
 8002796:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800279e:	fa93 f2a3 	rbit	r2, r3
 80027a2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80027a6:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80027a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80027ac:	681b      	ldr	r3, [r3, #0]
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027ae:	fab3 f383 	clz	r3, r3
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80027b8:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80027bc:	461a      	mov	r2, r3
 80027be:	2300      	movs	r3, #0
 80027c0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c2:	f7fe f8e9 	bl	8000998 <HAL_GetTick>
 80027c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ca:	e00a      	b.n	80027e2 <HAL_RCC_OscConfig+0x70e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027cc:	f7fe f8e4 	bl	8000998 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d902      	bls.n	80027e2 <HAL_RCC_OscConfig+0x70e>
          {
            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	f000 bd33 	b.w	8003248 <HAL_RCC_OscConfig+0x1174>
 80027e2:	2302      	movs	r3, #2
 80027e4:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80027ec:	fa93 f2a3 	rbit	r2, r3
 80027f0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80027f4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80027f6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80027fa:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027fc:	fab3 f383 	clz	r3, r3
 8002800:	b2db      	uxtb	r3, r3
 8002802:	f043 0320 	orr.w	r3, r3, #32
 8002806:	b2db      	uxtb	r3, r3
 8002808:	b2db      	uxtb	r3, r3
 800280a:	095b      	lsrs	r3, r3, #5
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b01      	cmp	r3, #1
 8002810:	d102      	bne.n	8002818 <HAL_RCC_OscConfig+0x744>
 8002812:	4b7c      	ldr	r3, [pc, #496]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	e037      	b.n	8002888 <HAL_RCC_OscConfig+0x7b4>
 8002818:	2302      	movs	r3, #2
 800281a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002822:	fa93 f2a3 	rbit	r2, r3
 8002826:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800282a:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800282c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	fab3 f383 	clz	r3, r3
 8002836:	b2db      	uxtb	r3, r3
 8002838:	f043 0320 	orr.w	r3, r3, #32
 800283c:	b2db      	uxtb	r3, r3
 800283e:	b2db      	uxtb	r3, r3
 8002840:	095b      	lsrs	r3, r3, #5
 8002842:	b2db      	uxtb	r3, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d102      	bne.n	800284e <HAL_RCC_OscConfig+0x77a>
 8002848:	4b6e      	ldr	r3, [pc, #440]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	e01c      	b.n	8002888 <HAL_RCC_OscConfig+0x7b4>
 800284e:	2302      	movs	r3, #2
 8002850:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002858:	fa93 f2a3 	rbit	r2, r3
 800285c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002860:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002862:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	fab3 f383 	clz	r3, r3
 800286c:	b2db      	uxtb	r3, r3
 800286e:	f043 0320 	orr.w	r3, r3, #32
 8002872:	b2db      	uxtb	r3, r3
 8002874:	b2db      	uxtb	r3, r3
 8002876:	095b      	lsrs	r3, r3, #5
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b04      	cmp	r3, #4
 800287c:	d102      	bne.n	8002884 <HAL_RCC_OscConfig+0x7b0>
 800287e:	4b61      	ldr	r3, [pc, #388]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	e001      	b.n	8002888 <HAL_RCC_OscConfig+0x7b4>
 8002884:	4b5f      	ldr	r3, [pc, #380]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 8002886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002888:	2202      	movs	r2, #2
 800288a:	f8c7 21a0 	str.w	r2, [r7, #416]	; 0x1a0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288e:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 8002892:	fa92 f1a2 	rbit	r1, r2
 8002896:	f107 0294 	add.w	r2, r7, #148	; 0x94
 800289a:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800289c:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80028a0:	6812      	ldr	r2, [r2, #0]
 80028a2:	fab2 f282 	clz	r2, r2
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	f042 0220 	orr.w	r2, r2, #32
 80028ac:	b2d2      	uxtb	r2, r2
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	f002 021f 	and.w	r2, r2, #31
 80028b4:	40d3      	lsrs	r3, r2
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d186      	bne.n	80027cc <HAL_RCC_OscConfig+0x6f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028be:	1d3b      	adds	r3, r7, #4
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 8132 	beq.w	8002b32 <HAL_RCC_OscConfig+0xa5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028ce:	1d3b      	adds	r3, r7, #4
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 8099 	beq.w	8002a0c <HAL_RCC_OscConfig+0x938>
 80028da:	2301      	movs	r3, #1
 80028dc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e0:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80028e4:	fa93 f2a3 	rbit	r2, r3
 80028e8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80028ec:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80028ee:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80028f2:	681b      	ldr	r3, [r3, #0]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028f4:	fab3 f383 	clz	r3, r3
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	461a      	mov	r2, r3
 80028fc:	4b42      	ldr	r3, [pc, #264]	; (8002a08 <HAL_RCC_OscConfig+0x934>)
 80028fe:	4413      	add	r3, r2
 8002900:	461a      	mov	r2, r3
 8002902:	2301      	movs	r3, #1
 8002904:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002906:	f7fe f847 	bl	8000998 <HAL_GetTick>
 800290a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800290e:	e00a      	b.n	8002926 <HAL_RCC_OscConfig+0x852>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002910:	f7fe f842 	bl	8000998 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d902      	bls.n	8002926 <HAL_RCC_OscConfig+0x852>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	f000 bc91 	b.w	8003248 <HAL_RCC_OscConfig+0x1174>
 8002926:	2302      	movs	r3, #2
 8002928:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002930:	fa93 f2a3 	rbit	r2, r3
 8002934:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002938:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800293a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800293e:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002940:	fab3 f383 	clz	r3, r3
 8002944:	b2db      	uxtb	r3, r3
 8002946:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800294a:	b2db      	uxtb	r3, r3
 800294c:	b2db      	uxtb	r3, r3
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b01      	cmp	r3, #1
 8002954:	d102      	bne.n	800295c <HAL_RCC_OscConfig+0x888>
 8002956:	4b2b      	ldr	r3, [pc, #172]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	e037      	b.n	80029cc <HAL_RCC_OscConfig+0x8f8>
 800295c:	2302      	movs	r3, #2
 800295e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002962:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002966:	fa93 f2a3 	rbit	r2, r3
 800296a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800296e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002970:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	fab3 f383 	clz	r3, r3
 800297a:	b2db      	uxtb	r3, r3
 800297c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002980:	b2db      	uxtb	r3, r3
 8002982:	b2db      	uxtb	r3, r3
 8002984:	095b      	lsrs	r3, r3, #5
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d102      	bne.n	8002992 <HAL_RCC_OscConfig+0x8be>
 800298c:	4b1d      	ldr	r3, [pc, #116]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	e01c      	b.n	80029cc <HAL_RCC_OscConfig+0x8f8>
 8002992:	2302      	movs	r3, #2
 8002994:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002998:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 800299c:	fa93 f2a3 	rbit	r2, r3
 80029a0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80029a4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029a6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	fab3 f383 	clz	r3, r3
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	095b      	lsrs	r3, r3, #5
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b04      	cmp	r3, #4
 80029c0:	d102      	bne.n	80029c8 <HAL_RCC_OscConfig+0x8f4>
 80029c2:	4b10      	ldr	r3, [pc, #64]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	e001      	b.n	80029cc <HAL_RCC_OscConfig+0x8f8>
 80029c8:	4b0e      	ldr	r3, [pc, #56]	; (8002a04 <HAL_RCC_OscConfig+0x930>)
 80029ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029cc:	2202      	movs	r2, #2
 80029ce:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80029d6:	fa92 f1a2 	rbit	r1, r2
 80029da:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80029de:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029e0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	fab2 f282 	clz	r2, r2
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	f002 021f 	and.w	r2, r2, #31
 80029f8:	40d3      	lsrs	r3, r2
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d086      	beq.n	8002910 <HAL_RCC_OscConfig+0x83c>
 8002a02:	e096      	b.n	8002b32 <HAL_RCC_OscConfig+0xa5e>
 8002a04:	40021000 	.word	0x40021000
 8002a08:	42420480 	.word	0x42420480
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8002a16:	fa93 f2a3 	rbit	r2, r3
 8002a1a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002a1e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002a20:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002a24:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4bb5      	ldr	r3, [pc, #724]	; (8002d04 <HAL_RCC_OscConfig+0xc30>)
 8002a30:	4413      	add	r3, r2
 8002a32:	461a      	mov	r2, r3
 8002a34:	2300      	movs	r3, #0
 8002a36:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a38:	f7fd ffae 	bl	8000998 <HAL_GetTick>
 8002a3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a40:	e009      	b.n	8002a56 <HAL_RCC_OscConfig+0x982>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a42:	f7fd ffa9 	bl	8000998 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x982>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e3f8      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
 8002a56:	2302      	movs	r3, #2
 8002a58:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5c:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8002a60:	fa93 f2a3 	rbit	r2, r3
 8002a64:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002a68:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002a6a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002a6e:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a70:	fab3 f383 	clz	r3, r3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	095b      	lsrs	r3, r3, #5
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d102      	bne.n	8002a8c <HAL_RCC_OscConfig+0x9b8>
 8002a86:	4ba0      	ldr	r3, [pc, #640]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	e037      	b.n	8002afc <HAL_RCC_OscConfig+0xa28>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a92:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002a96:	fa93 f2a3 	rbit	r2, r3
 8002a9a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a9e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002aa0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	fab3 f383 	clz	r3, r3
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	095b      	lsrs	r3, r3, #5
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d102      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x9ee>
 8002abc:	4b92      	ldr	r3, [pc, #584]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	e01c      	b.n	8002afc <HAL_RCC_OscConfig+0xa28>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002acc:	fa93 f2a3 	rbit	r2, r3
 8002ad0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002ad4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002ad6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	fab3 f383 	clz	r3, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	095b      	lsrs	r3, r3, #5
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d102      	bne.n	8002af8 <HAL_RCC_OscConfig+0xa24>
 8002af2:	4b85      	ldr	r3, [pc, #532]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	e001      	b.n	8002afc <HAL_RCC_OscConfig+0xa28>
 8002af8:	4b83      	ldr	r3, [pc, #524]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	2202      	movs	r2, #2
 8002afe:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8002b06:	fa92 f1a2 	rbit	r1, r2
 8002b0a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8002b0e:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002b10:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8002b14:	6812      	ldr	r2, [r2, #0]
 8002b16:	fab2 f282 	clz	r2, r2
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	b2d2      	uxtb	r2, r2
 8002b24:	f002 021f 	and.w	r2, r2, #31
 8002b28:	40d3      	lsrs	r3, r2
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d187      	bne.n	8002a42 <HAL_RCC_OscConfig+0x96e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b32:	1d3b      	adds	r3, r7, #4
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0304 	and.w	r3, r3, #4
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 818f 	beq.w	8002e60 <HAL_RCC_OscConfig+0xd8c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b42:	2300      	movs	r3, #0
 8002b44:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b48:	4b6f      	ldr	r3, [pc, #444]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002b4a:	69db      	ldr	r3, [r3, #28]
 8002b4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d112      	bne.n	8002b7a <HAL_RCC_OscConfig+0xaa6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b54:	4a6c      	ldr	r2, [pc, #432]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002b56:	4b6c      	ldr	r3, [pc, #432]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b5e:	61d3      	str	r3, [r2, #28]
 8002b60:	4b69      	ldr	r3, [pc, #420]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002b62:	69db      	ldr	r3, [r3, #28]
 8002b64:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002b68:	f107 030c 	add.w	r3, r7, #12
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	f107 030c 	add.w	r3, r7, #12
 8002b72:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002b74:	2301      	movs	r3, #1
 8002b76:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7a:	4b64      	ldr	r3, [pc, #400]	; (8002d0c <HAL_RCC_OscConfig+0xc38>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d11a      	bne.n	8002bbc <HAL_RCC_OscConfig+0xae8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b86:	4a61      	ldr	r2, [pc, #388]	; (8002d0c <HAL_RCC_OscConfig+0xc38>)
 8002b88:	4b60      	ldr	r3, [pc, #384]	; (8002d0c <HAL_RCC_OscConfig+0xc38>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b92:	f7fd ff01 	bl	8000998 <HAL_GetTick>
 8002b96:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9a:	e009      	b.n	8002bb0 <HAL_RCC_OscConfig+0xadc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b9c:	f7fd fefc 	bl	8000998 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b64      	cmp	r3, #100	; 0x64
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0xadc>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e34b      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb0:	4b56      	ldr	r3, [pc, #344]	; (8002d0c <HAL_RCC_OscConfig+0xc38>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0ef      	beq.n	8002b9c <HAL_RCC_OscConfig+0xac8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d106      	bne.n	8002bd4 <HAL_RCC_OscConfig+0xb00>
 8002bc6:	4a50      	ldr	r2, [pc, #320]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002bc8:	4b4f      	ldr	r3, [pc, #316]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	6213      	str	r3, [r2, #32]
 8002bd2:	e02f      	b.n	8002c34 <HAL_RCC_OscConfig+0xb60>
 8002bd4:	1d3b      	adds	r3, r7, #4
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0xb24>
 8002bde:	4a4a      	ldr	r2, [pc, #296]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002be0:	4b49      	ldr	r3, [pc, #292]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	f023 0301 	bic.w	r3, r3, #1
 8002be8:	6213      	str	r3, [r2, #32]
 8002bea:	4a47      	ldr	r2, [pc, #284]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002bec:	4b46      	ldr	r3, [pc, #280]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	f023 0304 	bic.w	r3, r3, #4
 8002bf4:	6213      	str	r3, [r2, #32]
 8002bf6:	e01d      	b.n	8002c34 <HAL_RCC_OscConfig+0xb60>
 8002bf8:	1d3b      	adds	r3, r7, #4
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCC_OscConfig+0xb48>
 8002c02:	4a41      	ldr	r2, [pc, #260]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c04:	4b40      	ldr	r3, [pc, #256]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c06:	6a1b      	ldr	r3, [r3, #32]
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	6213      	str	r3, [r2, #32]
 8002c0e:	4a3e      	ldr	r2, [pc, #248]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c10:	4b3d      	ldr	r3, [pc, #244]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6213      	str	r3, [r2, #32]
 8002c1a:	e00b      	b.n	8002c34 <HAL_RCC_OscConfig+0xb60>
 8002c1c:	4a3a      	ldr	r2, [pc, #232]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c1e:	4b3a      	ldr	r3, [pc, #232]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	f023 0301 	bic.w	r3, r3, #1
 8002c26:	6213      	str	r3, [r2, #32]
 8002c28:	4a37      	ldr	r2, [pc, #220]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c2a:	4b37      	ldr	r3, [pc, #220]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	f023 0304 	bic.w	r3, r3, #4
 8002c32:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c34:	1d3b      	adds	r3, r7, #4
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 8087 	beq.w	8002d4e <HAL_RCC_OscConfig+0xc7a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c40:	f7fd feaa 	bl	8000998 <HAL_GetTick>
 8002c44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c48:	e00b      	b.n	8002c62 <HAL_RCC_OscConfig+0xb8e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c4a:	f7fd fea5 	bl	8000998 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0xb8e>
        {
          return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e2f2      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
 8002c62:	2302      	movs	r3, #2
 8002c64:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c68:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002c6c:	fa93 f2a3 	rbit	r2, r3
 8002c70:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002c74:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002c76:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002c7a:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c7c:	fab3 f383 	clz	r3, r3
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	095b      	lsrs	r3, r3, #5
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d102      	bne.n	8002c98 <HAL_RCC_OscConfig+0xbc4>
 8002c92:	4b1d      	ldr	r3, [pc, #116]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	e03d      	b.n	8002d14 <HAL_RCC_OscConfig+0xc40>
 8002c98:	2302      	movs	r3, #2
 8002c9a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002ca2:	fa93 f2a3 	rbit	r2, r3
 8002ca6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002caa:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002cac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	fab3 f383 	clz	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	095b      	lsrs	r3, r3, #5
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d102      	bne.n	8002cce <HAL_RCC_OscConfig+0xbfa>
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	e022      	b.n	8002d14 <HAL_RCC_OscConfig+0xc40>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd4:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002cd8:	fa93 f2a3 	rbit	r2, r3
 8002cdc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002ce0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002ce2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	fab3 f383 	clz	r3, r3
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d108      	bne.n	8002d10 <HAL_RCC_OscConfig+0xc3c>
 8002cfe:	4b02      	ldr	r3, [pc, #8]	; (8002d08 <HAL_RCC_OscConfig+0xc34>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	e007      	b.n	8002d14 <HAL_RCC_OscConfig+0xc40>
 8002d04:	42420480 	.word	0x42420480
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	40007000 	.word	0x40007000
 8002d10:	4bbf      	ldr	r3, [pc, #764]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d14:	2202      	movs	r2, #2
 8002d16:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1a:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002d1e:	fa92 f1a2 	rbit	r1, r2
 8002d22:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002d26:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d28:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002d2c:	6812      	ldr	r2, [r2, #0]
 8002d2e:	fab2 f282 	clz	r2, r2
 8002d32:	b2d2      	uxtb	r2, r2
 8002d34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d38:	b2d2      	uxtb	r2, r2
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	f002 021f 	and.w	r2, r2, #31
 8002d40:	40d3      	lsrs	r3, r2
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f43f af7f 	beq.w	8002c4a <HAL_RCC_OscConfig+0xb76>
 8002d4c:	e07e      	b.n	8002e4c <HAL_RCC_OscConfig+0xd78>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d4e:	f7fd fe23 	bl	8000998 <HAL_GetTick>
 8002d52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d56:	e00b      	b.n	8002d70 <HAL_RCC_OscConfig+0xc9c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d58:	f7fd fe1e 	bl	8000998 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_OscConfig+0xc9c>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e26b      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
 8002d70:	2302      	movs	r3, #2
 8002d72:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d76:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002d7a:	fa93 f2a3 	rbit	r2, r3
 8002d7e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d82:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d84:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d88:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d8a:	fab3 f383 	clz	r3, r3
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	095b      	lsrs	r3, r3, #5
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d102      	bne.n	8002da6 <HAL_RCC_OscConfig+0xcd2>
 8002da0:	4b9b      	ldr	r3, [pc, #620]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	e037      	b.n	8002e16 <HAL_RCC_OscConfig+0xd42>
 8002da6:	2302      	movs	r3, #2
 8002da8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dac:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002db0:	fa93 f2a3 	rbit	r2, r3
 8002db4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002db8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002dba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	fab3 f383 	clz	r3, r3
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d102      	bne.n	8002ddc <HAL_RCC_OscConfig+0xd08>
 8002dd6:	4b8e      	ldr	r3, [pc, #568]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	e01c      	b.n	8002e16 <HAL_RCC_OscConfig+0xd42>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002de6:	fa93 f2a3 	rbit	r2, r3
 8002dea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002dee:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002df0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	fab3 f383 	clz	r3, r3
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	095b      	lsrs	r3, r3, #5
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b04      	cmp	r3, #4
 8002e0a:	d102      	bne.n	8002e12 <HAL_RCC_OscConfig+0xd3e>
 8002e0c:	4b80      	ldr	r3, [pc, #512]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	e001      	b.n	8002e16 <HAL_RCC_OscConfig+0xd42>
 8002e12:	4b7f      	ldr	r3, [pc, #508]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	2202      	movs	r2, #2
 8002e18:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1c:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002e20:	fa92 f1a2 	rbit	r1, r2
 8002e24:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002e28:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e2a:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	fab2 f282 	clz	r2, r2
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	f002 021f 	and.w	r2, r2, #31
 8002e42:	40d3      	lsrs	r3, r2
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d185      	bne.n	8002d58 <HAL_RCC_OscConfig+0xc84>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e4c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d105      	bne.n	8002e60 <HAL_RCC_OscConfig+0xd8c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e54:	4a6e      	ldr	r2, [pc, #440]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002e56:	4b6e      	ldr	r3, [pc, #440]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e5e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e60:	1d3b      	adds	r3, r7, #4
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 81ed 	beq.w	8003246 <HAL_RCC_OscConfig+0x1172>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e6c:	4b68      	ldr	r3, [pc, #416]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f003 030c 	and.w	r3, r3, #12
 8002e74:	2b08      	cmp	r3, #8
 8002e76:	f000 81e4 	beq.w	8003242 <HAL_RCC_OscConfig+0x116e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e7a:	1d3b      	adds	r3, r7, #4
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	69db      	ldr	r3, [r3, #28]
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	f040 8144 	bne.w	800310e <HAL_RCC_OscConfig+0x103a>
 8002e86:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e8a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002e92:	fa93 f2a3 	rbit	r2, r3
 8002e96:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002e9a:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e9c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ea0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea2:	fab3 f383 	clz	r3, r3
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002eac:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb6:	f7fd fd6f 	bl	8000998 <HAL_GetTick>
 8002eba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ebe:	e009      	b.n	8002ed4 <HAL_RCC_OscConfig+0xe00>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ec0:	f7fd fd6a 	bl	8000998 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d901      	bls.n	8002ed4 <HAL_RCC_OscConfig+0xe00>
          {
            return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e1b9      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
 8002ed4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ed8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002edc:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002ee0:	fa93 f2a3 	rbit	r2, r3
 8002ee4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ee8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002eea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002eee:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ef0:	fab3 f383 	clz	r3, r3
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	f043 0320 	orr.w	r3, r3, #32
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	095b      	lsrs	r3, r3, #5
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d102      	bne.n	8002f0c <HAL_RCC_OscConfig+0xe38>
 8002f06:	4b42      	ldr	r3, [pc, #264]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	e039      	b.n	8002f80 <HAL_RCC_OscConfig+0xeac>
 8002f0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f10:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f14:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002f18:	fa93 f2a3 	rbit	r2, r3
 8002f1c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002f20:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	fab3 f383 	clz	r3, r3
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	f043 0320 	orr.w	r3, r3, #32
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d102      	bne.n	8002f44 <HAL_RCC_OscConfig+0xe70>
 8002f3e:	4b34      	ldr	r3, [pc, #208]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	e01d      	b.n	8002f80 <HAL_RCC_OscConfig+0xeac>
 8002f44:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f48:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002f50:	fa93 f2a3 	rbit	r2, r3
 8002f54:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f58:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f5a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	fab3 f383 	clz	r3, r3
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	f043 0320 	orr.w	r3, r3, #32
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	095b      	lsrs	r3, r3, #5
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d102      	bne.n	8002f7c <HAL_RCC_OscConfig+0xea8>
 8002f76:	4b26      	ldr	r3, [pc, #152]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	e001      	b.n	8002f80 <HAL_RCC_OscConfig+0xeac>
 8002f7c:	4b24      	ldr	r3, [pc, #144]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f84:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f88:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8002f8c:	fa92 f1a2 	rbit	r1, r2
 8002f90:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002f94:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f96:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	fab2 f282 	clz	r2, r2
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	f042 0220 	orr.w	r2, r2, #32
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	b2d2      	uxtb	r2, r2
 8002faa:	f002 021f 	and.w	r2, r2, #31
 8002fae:	40d3      	lsrs	r3, r2
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d183      	bne.n	8002ec0 <HAL_RCC_OscConfig+0xdec>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fb8:	4815      	ldr	r0, [pc, #84]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002fba:	4b15      	ldr	r3, [pc, #84]	; (8003010 <HAL_RCC_OscConfig+0xf3c>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002fc2:	1d3b      	adds	r3, r7, #4
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002fc8:	1d3b      	adds	r3, r7, #4
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	430b      	orrs	r3, r1
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	6043      	str	r3, [r0, #4]
 8002fd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fd8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fdc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002fe0:	fa93 f2a3 	rbit	r2, r3
 8002fe4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fe8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002fea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fee:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ff0:	fab3 f383 	clz	r3, r3
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002ffa:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002ffe:	461a      	mov	r2, r3
 8003000:	2301      	movs	r3, #1
 8003002:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003004:	f7fd fcc8 	bl	8000998 <HAL_GetTick>
 8003008:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800300c:	e00c      	b.n	8003028 <HAL_RCC_OscConfig+0xf54>
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003014:	f7fd fcc0 	bl	8000998 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0xf54>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e10f      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
 8003028:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800302c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003030:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003034:	fa93 f2a3 	rbit	r2, r3
 8003038:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800303c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800303e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003042:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003044:	fab3 f383 	clz	r3, r3
 8003048:	b2db      	uxtb	r3, r3
 800304a:	f043 0320 	orr.w	r3, r3, #32
 800304e:	b2db      	uxtb	r3, r3
 8003050:	b2db      	uxtb	r3, r3
 8003052:	095b      	lsrs	r3, r3, #5
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b01      	cmp	r3, #1
 8003058:	d102      	bne.n	8003060 <HAL_RCC_OscConfig+0xf8c>
 800305a:	4b7e      	ldr	r3, [pc, #504]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	e039      	b.n	80030d4 <HAL_RCC_OscConfig+0x1000>
 8003060:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003064:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003068:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800306c:	fa93 f2a3 	rbit	r2, r3
 8003070:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003074:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003076:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	fab3 f383 	clz	r3, r3
 8003080:	b2db      	uxtb	r3, r3
 8003082:	f043 0320 	orr.w	r3, r3, #32
 8003086:	b2db      	uxtb	r3, r3
 8003088:	b2db      	uxtb	r3, r3
 800308a:	095b      	lsrs	r3, r3, #5
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d102      	bne.n	8003098 <HAL_RCC_OscConfig+0xfc4>
 8003092:	4b70      	ldr	r3, [pc, #448]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	e01d      	b.n	80030d4 <HAL_RCC_OscConfig+0x1000>
 8003098:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800309c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80030a4:	fa93 f2a3 	rbit	r2, r3
 80030a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030ac:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80030ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	fab3 f383 	clz	r3, r3
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	f043 0320 	orr.w	r3, r3, #32
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	095b      	lsrs	r3, r3, #5
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	d102      	bne.n	80030d0 <HAL_RCC_OscConfig+0xffc>
 80030ca:	4b62      	ldr	r3, [pc, #392]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	e001      	b.n	80030d4 <HAL_RCC_OscConfig+0x1000>
 80030d0:	4b60      	ldr	r3, [pc, #384]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030d8:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030dc:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80030e0:	fa92 f1a2 	rbit	r1, r2
 80030e4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80030e8:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80030ea:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	fab2 f282 	clz	r2, r2
 80030f4:	b2d2      	uxtb	r2, r2
 80030f6:	f042 0220 	orr.w	r2, r2, #32
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	b2d2      	uxtb	r2, r2
 80030fe:	f002 021f 	and.w	r2, r2, #31
 8003102:	40d3      	lsrs	r3, r2
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d083      	beq.n	8003014 <HAL_RCC_OscConfig+0xf40>
 800310c:	e09b      	b.n	8003246 <HAL_RCC_OscConfig+0x1172>
 800310e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003112:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003116:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800311a:	fa93 f2a3 	rbit	r2, r3
 800311e:	f107 0320 	add.w	r3, r7, #32
 8003122:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003124:	f107 0320 	add.w	r3, r7, #32
 8003128:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800312a:	fab3 f383 	clz	r3, r3
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8003134:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8003138:	461a      	mov	r2, r3
 800313a:	2300      	movs	r3, #0
 800313c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7fd fc2b 	bl	8000998 <HAL_GetTick>
 8003142:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003146:	e009      	b.n	800315c <HAL_RCC_OscConfig+0x1088>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003148:	f7fd fc26 	bl	8000998 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x1088>
          {
            return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e075      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
 800315c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003160:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003164:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003168:	fa93 f2a3 	rbit	r2, r3
 800316c:	f107 031c 	add.w	r3, r7, #28
 8003170:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003172:	f107 031c 	add.w	r3, r7, #28
 8003176:	681b      	ldr	r3, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003178:	fab3 f383 	clz	r3, r3
 800317c:	b2db      	uxtb	r3, r3
 800317e:	f043 0320 	orr.w	r3, r3, #32
 8003182:	b2db      	uxtb	r3, r3
 8003184:	b2db      	uxtb	r3, r3
 8003186:	095b      	lsrs	r3, r3, #5
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b01      	cmp	r3, #1
 800318c:	d102      	bne.n	8003194 <HAL_RCC_OscConfig+0x10c0>
 800318e:	4b31      	ldr	r3, [pc, #196]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	e039      	b.n	8003208 <HAL_RCC_OscConfig+0x1134>
 8003194:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003198:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031a0:	fa93 f2a3 	rbit	r2, r3
 80031a4:	f107 0318 	add.w	r3, r7, #24
 80031a8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80031aa:	f107 0318 	add.w	r3, r7, #24
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	fab3 f383 	clz	r3, r3
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	f043 0320 	orr.w	r3, r3, #32
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	095b      	lsrs	r3, r3, #5
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d102      	bne.n	80031cc <HAL_RCC_OscConfig+0x10f8>
 80031c6:	4b23      	ldr	r3, [pc, #140]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	e01d      	b.n	8003208 <HAL_RCC_OscConfig+0x1134>
 80031cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031d0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031d8:	fa93 f2a3 	rbit	r2, r3
 80031dc:	f107 0314 	add.w	r3, r7, #20
 80031e0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80031e2:	f107 0314 	add.w	r3, r7, #20
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	fab3 f383 	clz	r3, r3
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	f043 0320 	orr.w	r3, r3, #32
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	095b      	lsrs	r3, r3, #5
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d102      	bne.n	8003204 <HAL_RCC_OscConfig+0x1130>
 80031fe:	4b15      	ldr	r3, [pc, #84]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	e001      	b.n	8003208 <HAL_RCC_OscConfig+0x1134>
 8003204:	4b13      	ldr	r3, [pc, #76]	; (8003254 <HAL_RCC_OscConfig+0x1180>)
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800320c:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003214:	fa92 f1a2 	rbit	r1, r2
 8003218:	f107 0210 	add.w	r2, r7, #16
 800321c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800321e:	f107 0210 	add.w	r2, r7, #16
 8003222:	6812      	ldr	r2, [r2, #0]
 8003224:	fab2 f282 	clz	r2, r2
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	f042 0220 	orr.w	r2, r2, #32
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	f002 021f 	and.w	r2, r2, #31
 8003236:	40d3      	lsrs	r3, r2
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b00      	cmp	r3, #0
 800323e:	d183      	bne.n	8003148 <HAL_RCC_OscConfig+0x1074>
 8003240:	e001      	b.n	8003246 <HAL_RCC_OscConfig+0x1172>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e000      	b.n	8003248 <HAL_RCC_OscConfig+0x1174>
    }
  }
  
  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	f507 7701 	add.w	r7, r7, #516	; 0x204
 800324e:	46bd      	mov	sp, r7
 8003250:	bd90      	pop	{r4, r7, pc}
 8003252:	bf00      	nop
 8003254:	40021000 	.word	0x40021000

08003258 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b09e      	sub	sp, #120	; 0x78
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003266:	4ba3      	ldr	r3, [pc, #652]	; (80034f4 <HAL_RCC_ClockConfig+0x29c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0207 	and.w	r2, r3, #7
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	429a      	cmp	r2, r3
 8003272:	d210      	bcs.n	8003296 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003274:	499f      	ldr	r1, [pc, #636]	; (80034f4 <HAL_RCC_ClockConfig+0x29c>)
 8003276:	4b9f      	ldr	r3, [pc, #636]	; (80034f4 <HAL_RCC_ClockConfig+0x29c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f023 0207 	bic.w	r2, r3, #7
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	4313      	orrs	r3, r2
 8003282:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003284:	4b9b      	ldr	r3, [pc, #620]	; (80034f4 <HAL_RCC_ClockConfig+0x29c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0207 	and.w	r2, r3, #7
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d001      	beq.n	8003296 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e1d0      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d008      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032a2:	4995      	ldr	r1, [pc, #596]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 80032a4:	4b94      	ldr	r3, [pc, #592]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 8168 	beq.w	8003592 <HAL_RCC_ClockConfig+0x33a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d15c      	bne.n	8003384 <HAL_RCC_ClockConfig+0x12c>
 80032ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032ce:	643b      	str	r3, [r7, #64]	; 0x40
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032d2:	fa93 f3a3 	rbit	r3, r3
 80032d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80032d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032da:	fab3 f383 	clz	r3, r3
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	f043 0320 	orr.w	r3, r3, #32
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	095b      	lsrs	r3, r3, #5
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d102      	bne.n	80032f6 <HAL_RCC_ClockConfig+0x9e>
 80032f0:	4b81      	ldr	r3, [pc, #516]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	e02d      	b.n	8003352 <HAL_RCC_ClockConfig+0xfa>
 80032f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032fa:	673b      	str	r3, [r7, #112]	; 0x70
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032fe:	fa93 f3a3 	rbit	r3, r3
 8003302:	63bb      	str	r3, [r7, #56]	; 0x38
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003306:	fab3 f383 	clz	r3, r3
 800330a:	b2db      	uxtb	r3, r3
 800330c:	f043 0320 	orr.w	r3, r3, #32
 8003310:	b2db      	uxtb	r3, r3
 8003312:	b2db      	uxtb	r3, r3
 8003314:	095b      	lsrs	r3, r3, #5
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d102      	bne.n	8003322 <HAL_RCC_ClockConfig+0xca>
 800331c:	4b76      	ldr	r3, [pc, #472]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 800331e:	6a1b      	ldr	r3, [r3, #32]
 8003320:	e017      	b.n	8003352 <HAL_RCC_ClockConfig+0xfa>
 8003322:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003326:	66fb      	str	r3, [r7, #108]	; 0x6c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003328:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800332a:	fa93 f3a3 	rbit	r3, r3
 800332e:	637b      	str	r3, [r7, #52]	; 0x34
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003330:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003332:	fab3 f383 	clz	r3, r3
 8003336:	b2db      	uxtb	r3, r3
 8003338:	f043 0320 	orr.w	r3, r3, #32
 800333c:	b2db      	uxtb	r3, r3
 800333e:	b2db      	uxtb	r3, r3
 8003340:	095b      	lsrs	r3, r3, #5
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b04      	cmp	r3, #4
 8003346:	d102      	bne.n	800334e <HAL_RCC_ClockConfig+0xf6>
 8003348:	4b6b      	ldr	r3, [pc, #428]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	e001      	b.n	8003352 <HAL_RCC_ClockConfig+0xfa>
 800334e:	4b6a      	ldr	r3, [pc, #424]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 8003350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003352:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003356:	66ba      	str	r2, [r7, #104]	; 0x68
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800335a:	fa92 f2a2 	rbit	r2, r2
 800335e:	633a      	str	r2, [r7, #48]	; 0x30
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003362:	fab2 f282 	clz	r2, r2
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	f042 0220 	orr.w	r2, r2, #32
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	f002 021f 	and.w	r2, r2, #31
 8003374:	40d3      	lsrs	r3, r2
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b00      	cmp	r3, #0
 800337c:	f040 80be 	bne.w	80034fc <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e159      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b02      	cmp	r3, #2
 800338a:	d15b      	bne.n	8003444 <HAL_RCC_ClockConfig+0x1ec>
 800338c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003390:	667b      	str	r3, [r7, #100]	; 0x64
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003392:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003394:	fa93 f3a3 	rbit	r3, r3
 8003398:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800339a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800339c:	fab3 f383 	clz	r3, r3
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	f043 0320 	orr.w	r3, r3, #32
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	095b      	lsrs	r3, r3, #5
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d102      	bne.n	80033b8 <HAL_RCC_ClockConfig+0x160>
 80033b2:	4b51      	ldr	r3, [pc, #324]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	e02d      	b.n	8003414 <HAL_RCC_ClockConfig+0x1bc>
 80033b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033bc:	663b      	str	r3, [r7, #96]	; 0x60
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80033c0:	fa93 f3a3 	rbit	r3, r3
 80033c4:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80033c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	f043 0320 	orr.w	r3, r3, #32
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	095b      	lsrs	r3, r3, #5
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d102      	bne.n	80033e4 <HAL_RCC_ClockConfig+0x18c>
 80033de:	4b46      	ldr	r3, [pc, #280]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	e017      	b.n	8003414 <HAL_RCC_ClockConfig+0x1bc>
 80033e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033e8:	65fb      	str	r3, [r7, #92]	; 0x5c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033ec:	fa93 f3a3 	rbit	r3, r3
 80033f0:	627b      	str	r3, [r7, #36]	; 0x24
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80033f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f4:	fab3 f383 	clz	r3, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f043 0320 	orr.w	r3, r3, #32
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	b2db      	uxtb	r3, r3
 8003402:	095b      	lsrs	r3, r3, #5
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b04      	cmp	r3, #4
 8003408:	d102      	bne.n	8003410 <HAL_RCC_ClockConfig+0x1b8>
 800340a:	4b3b      	ldr	r3, [pc, #236]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	e001      	b.n	8003414 <HAL_RCC_ClockConfig+0x1bc>
 8003410:	4b39      	ldr	r3, [pc, #228]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 8003412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003414:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003418:	65ba      	str	r2, [r7, #88]	; 0x58
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800341c:	fa92 f2a2 	rbit	r2, r2
 8003420:	623a      	str	r2, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003422:	6a3a      	ldr	r2, [r7, #32]
 8003424:	fab2 f282 	clz	r2, r2
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	f042 0220 	orr.w	r2, r2, #32
 800342e:	b2d2      	uxtb	r2, r2
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	f002 021f 	and.w	r2, r2, #31
 8003436:	40d3      	lsrs	r3, r2
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d15d      	bne.n	80034fc <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e0f9      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
 8003444:	2302      	movs	r3, #2
 8003446:	657b      	str	r3, [r7, #84]	; 0x54
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003448:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800344a:	fa93 f3a3 	rbit	r3, r3
 800344e:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003450:	69fb      	ldr	r3, [r7, #28]
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003452:	fab3 f383 	clz	r3, r3
 8003456:	b2db      	uxtb	r3, r3
 8003458:	f043 0320 	orr.w	r3, r3, #32
 800345c:	b2db      	uxtb	r3, r3
 800345e:	b2db      	uxtb	r3, r3
 8003460:	095b      	lsrs	r3, r3, #5
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d102      	bne.n	800346e <HAL_RCC_ClockConfig+0x216>
 8003468:	4b23      	ldr	r3, [pc, #140]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	e02b      	b.n	80034c6 <HAL_RCC_ClockConfig+0x26e>
 800346e:	2302      	movs	r3, #2
 8003470:	653b      	str	r3, [r7, #80]	; 0x50
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003474:	fa93 f3a3 	rbit	r3, r3
 8003478:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	fab3 f383 	clz	r3, r3
 8003480:	b2db      	uxtb	r3, r3
 8003482:	f043 0320 	orr.w	r3, r3, #32
 8003486:	b2db      	uxtb	r3, r3
 8003488:	b2db      	uxtb	r3, r3
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d102      	bne.n	8003498 <HAL_RCC_ClockConfig+0x240>
 8003492:	4b19      	ldr	r3, [pc, #100]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	e016      	b.n	80034c6 <HAL_RCC_ClockConfig+0x26e>
 8003498:	2302      	movs	r3, #2
 800349a:	64fb      	str	r3, [r7, #76]	; 0x4c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800349e:	fa93 f3a3 	rbit	r3, r3
 80034a2:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	fab3 f383 	clz	r3, r3
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f043 0320 	orr.w	r3, r3, #32
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	095b      	lsrs	r3, r3, #5
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d102      	bne.n	80034c2 <HAL_RCC_ClockConfig+0x26a>
 80034bc:	4b0e      	ldr	r3, [pc, #56]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	e001      	b.n	80034c6 <HAL_RCC_ClockConfig+0x26e>
 80034c2:	4b0d      	ldr	r3, [pc, #52]	; (80034f8 <HAL_RCC_ClockConfig+0x2a0>)
 80034c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c6:	2202      	movs	r2, #2
 80034c8:	64ba      	str	r2, [r7, #72]	; 0x48
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034cc:	fa92 f2a2 	rbit	r2, r2
 80034d0:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80034d2:	693a      	ldr	r2, [r7, #16]
 80034d4:	fab2 f282 	clz	r2, r2
 80034d8:	b2d2      	uxtb	r2, r2
 80034da:	f042 0220 	orr.w	r2, r2, #32
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	f002 021f 	and.w	r2, r2, #31
 80034e6:	40d3      	lsrs	r3, r2
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d105      	bne.n	80034fc <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e0a1      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
 80034f4:	40022000 	.word	0x40022000
 80034f8:	40021000 	.word	0x40021000
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034fc:	4950      	ldr	r1, [pc, #320]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 80034fe:	4b50      	ldr	r3, [pc, #320]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f023 0203 	bic.w	r2, r3, #3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	4313      	orrs	r3, r2
 800350c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800350e:	f7fd fa43 	bl	8000998 <HAL_GetTick>
 8003512:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d112      	bne.n	8003542 <HAL_RCC_ClockConfig+0x2ea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800351c:	e00a      	b.n	8003534 <HAL_RCC_ClockConfig+0x2dc>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800351e:	f7fd fa3b 	bl	8000998 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	f241 3288 	movw	r2, #5000	; 0x1388
 800352c:	4293      	cmp	r3, r2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_ClockConfig+0x2dc>
        {
          return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e081      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003534:	4b42      	ldr	r3, [pc, #264]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f003 030c 	and.w	r3, r3, #12
 800353c:	2b04      	cmp	r3, #4
 800353e:	d1ee      	bne.n	800351e <HAL_RCC_ClockConfig+0x2c6>
 8003540:	e027      	b.n	8003592 <HAL_RCC_ClockConfig+0x33a>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b02      	cmp	r3, #2
 8003548:	d11d      	bne.n	8003586 <HAL_RCC_ClockConfig+0x32e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800354a:	e00a      	b.n	8003562 <HAL_RCC_ClockConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800354c:	f7fd fa24 	bl	8000998 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	f241 3288 	movw	r2, #5000	; 0x1388
 800355a:	4293      	cmp	r3, r2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_ClockConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e06a      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003562:	4b37      	ldr	r3, [pc, #220]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f003 030c 	and.w	r3, r3, #12
 800356a:	2b08      	cmp	r3, #8
 800356c:	d1ee      	bne.n	800354c <HAL_RCC_ClockConfig+0x2f4>
 800356e:	e010      	b.n	8003592 <HAL_RCC_ClockConfig+0x33a>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003570:	f7fd fa12 	bl	8000998 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	f241 3288 	movw	r2, #5000	; 0x1388
 800357e:	4293      	cmp	r3, r2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_ClockConfig+0x32e>
        {
          return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e058      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003586:	4b2e      	ldr	r3, [pc, #184]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1ee      	bne.n	8003570 <HAL_RCC_ClockConfig+0x318>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003592:	4b2c      	ldr	r3, [pc, #176]	; (8003644 <HAL_RCC_ClockConfig+0x3ec>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0207 	and.w	r2, r3, #7
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	d910      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x36a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a0:	4928      	ldr	r1, [pc, #160]	; (8003644 <HAL_RCC_ClockConfig+0x3ec>)
 80035a2:	4b28      	ldr	r3, [pc, #160]	; (8003644 <HAL_RCC_ClockConfig+0x3ec>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f023 0207 	bic.w	r2, r3, #7
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035b0:	4b24      	ldr	r3, [pc, #144]	; (8003644 <HAL_RCC_ClockConfig+0x3ec>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0207 	and.w	r2, r3, #7
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d001      	beq.n	80035c2 <HAL_RCC_ClockConfig+0x36a>
    {
      return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e03a      	b.n	8003638 <HAL_RCC_ClockConfig+0x3e0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0304 	and.w	r3, r3, #4
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d008      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x388>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035ce:	491c      	ldr	r1, [pc, #112]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 80035d0:	4b1b      	ldr	r3, [pc, #108]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	4313      	orrs	r3, r2
 80035de:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d009      	beq.n	8003600 <HAL_RCC_ClockConfig+0x3a8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035ec:	4914      	ldr	r1, [pc, #80]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 80035ee:	4b14      	ldr	r3, [pc, #80]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	4313      	orrs	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003600:	f000 f826 	bl	8003650 <HAL_RCC_GetSysClockFreq>
 8003604:	4601      	mov	r1, r0
 8003606:	4b0e      	ldr	r3, [pc, #56]	; (8003640 <HAL_RCC_ClockConfig+0x3e8>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800360e:	23f0      	movs	r3, #240	; 0xf0
 8003610:	647b      	str	r3, [r7, #68]	; 0x44
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003614:	fa93 f3a3 	rbit	r3, r3
 8003618:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	fab3 f383 	clz	r3, r3
 8003620:	fa22 f303 	lsr.w	r3, r2, r3
 8003624:	4a08      	ldr	r2, [pc, #32]	; (8003648 <HAL_RCC_ClockConfig+0x3f0>)
 8003626:	5cd3      	ldrb	r3, [r2, r3]
 8003628:	fa21 f303 	lsr.w	r3, r1, r3
 800362c:	4a07      	ldr	r2, [pc, #28]	; (800364c <HAL_RCC_ClockConfig+0x3f4>)
 800362e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003630:	2000      	movs	r0, #0
 8003632:	f7fd f987 	bl	8000944 <HAL_InitTick>
  
  return HAL_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3778      	adds	r7, #120	; 0x78
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40021000 	.word	0x40021000
 8003644:	40022000 	.word	0x40022000
 8003648:	08003a70 	.word	0x08003a70
 800364c:	20000428 	.word	0x20000428

08003650 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003650:	b480      	push	{r7}
 8003652:	b08b      	sub	sp, #44	; 0x2c
 8003654:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 8003656:	2300      	movs	r3, #0
 8003658:	61fb      	str	r3, [r7, #28]
 800365a:	2300      	movs	r3, #0
 800365c:	61bb      	str	r3, [r7, #24]
 800365e:	2300      	movs	r3, #0
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
 8003662:	2300      	movs	r3, #0
 8003664:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0;
 8003666:	2300      	movs	r3, #0
 8003668:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800366a:	4b29      	ldr	r3, [pc, #164]	; (8003710 <HAL_RCC_GetSysClockFreq+0xc0>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	f003 030c 	and.w	r3, r3, #12
 8003676:	2b04      	cmp	r3, #4
 8003678:	d002      	beq.n	8003680 <HAL_RCC_GetSysClockFreq+0x30>
 800367a:	2b08      	cmp	r3, #8
 800367c:	d003      	beq.n	8003686 <HAL_RCC_GetSysClockFreq+0x36>
 800367e:	e03c      	b.n	80036fa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003680:	4b24      	ldr	r3, [pc, #144]	; (8003714 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003682:	623b      	str	r3, [r7, #32]
      break;
 8003684:	e03c      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800368c:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8003690:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	fa93 f3a3 	rbit	r3, r3
 8003698:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	fab3 f383 	clz	r3, r3
 80036a0:	fa22 f303 	lsr.w	r3, r2, r3
 80036a4:	4a1c      	ldr	r2, [pc, #112]	; (8003718 <HAL_RCC_GetSysClockFreq+0xc8>)
 80036a6:	5cd3      	ldrb	r3, [r2, r3]
 80036a8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80036aa:	4b19      	ldr	r3, [pc, #100]	; (8003710 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ae:	f003 020f 	and.w	r2, r3, #15
 80036b2:	230f      	movs	r3, #15
 80036b4:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	fa93 f3a3 	rbit	r3, r3
 80036bc:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	fab3 f383 	clz	r3, r3
 80036c4:	fa22 f303 	lsr.w	r3, r2, r3
 80036c8:	4a14      	ldr	r2, [pc, #80]	; (800371c <HAL_RCC_GetSysClockFreq+0xcc>)
 80036ca:	5cd3      	ldrb	r3, [r2, r3]
 80036cc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d008      	beq.n	80036ea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80036d8:	4a0e      	ldr	r2, [pc, #56]	; (8003714 <HAL_RCC_GetSysClockFreq+0xc4>)
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	fb02 f303 	mul.w	r3, r2, r3
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
 80036e8:	e004      	b.n	80036f4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	4a0c      	ldr	r2, [pc, #48]	; (8003720 <HAL_RCC_GetSysClockFreq+0xd0>)
 80036ee:	fb02 f303 	mul.w	r3, r2, r3
 80036f2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80036f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f6:	623b      	str	r3, [r7, #32]
      break;
 80036f8:	e002      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036fa:	4b06      	ldr	r3, [pc, #24]	; (8003714 <HAL_RCC_GetSysClockFreq+0xc4>)
 80036fc:	623b      	str	r3, [r7, #32]
      break;
 80036fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003700:	6a3b      	ldr	r3, [r7, #32]
}
 8003702:	4618      	mov	r0, r3
 8003704:	372c      	adds	r7, #44	; 0x2c
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	40021000 	.word	0x40021000
 8003714:	007a1200 	.word	0x007a1200
 8003718:	08003a88 	.word	0x08003a88
 800371c:	08003a98 	.word	0x08003a98
 8003720:	003d0900 	.word	0x003d0900

08003724 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003728:	4b03      	ldr	r3, [pc, #12]	; (8003738 <HAL_RCC_GetHCLKFreq+0x14>)
 800372a:	681b      	ldr	r3, [r3, #0]
}
 800372c:	4618      	mov	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	20000428 	.word	0x20000428

0800373c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003742:	f7ff ffef 	bl	8003724 <HAL_RCC_GetHCLKFreq>
 8003746:	4601      	mov	r1, r0
 8003748:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003750:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003754:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	fa93 f3a3 	rbit	r3, r3
 800375c:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	fab3 f383 	clz	r3, r3
 8003764:	fa22 f303 	lsr.w	r3, r2, r3
 8003768:	4a04      	ldr	r2, [pc, #16]	; (800377c <HAL_RCC_GetPCLK1Freq+0x40>)
 800376a:	5cd3      	ldrb	r3, [r2, r3]
 800376c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003770:	4618      	mov	r0, r3
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40021000 	.word	0x40021000
 800377c:	08003a80 	.word	0x08003a80

08003780 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003786:	f7ff ffcd 	bl	8003724 <HAL_RCC_GetHCLKFreq>
 800378a:	4601      	mov	r1, r0
 800378c:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8003794:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003798:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	fa93 f3a3 	rbit	r3, r3
 80037a0:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	fab3 f383 	clz	r3, r3
 80037a8:	fa22 f303 	lsr.w	r3, r2, r3
 80037ac:	4a04      	ldr	r2, [pc, #16]	; (80037c0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80037ae:	5cd3      	ldrb	r3, [r2, r3]
 80037b0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80037b4:	4618      	mov	r0, r3
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40021000 	.word	0x40021000
 80037c0:	08003a80 	.word	0x08003a80

080037c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b092      	sub	sp, #72	; 0x48
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0;
 80037d0:	2300      	movs	r3, #0
 80037d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80ef 	beq.w	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80037e2:	2300      	movs	r3, #0
 80037e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037e8:	4b96      	ldr	r3, [pc, #600]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10e      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037f4:	4a93      	ldr	r2, [pc, #588]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80037f6:	4b93      	ldr	r3, [pc, #588]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037fe:	61d3      	str	r3, [r2, #28]
 8003800:	4b90      	ldr	r3, [pc, #576]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003802:	69db      	ldr	r3, [r3, #28]
 8003804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800380c:	2301      	movs	r3, #1
 800380e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003812:	4b8d      	ldr	r3, [pc, #564]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d118      	bne.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800381e:	4a8a      	ldr	r2, [pc, #552]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003820:	4b89      	ldr	r3, [pc, #548]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003828:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800382a:	f7fd f8b5 	bl	8000998 <HAL_GetTick>
 800382e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003830:	e008      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003832:	f7fd f8b1 	bl	8000998 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b64      	cmp	r3, #100	; 0x64
 800383e:	d901      	bls.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e0fa      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x276>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003844:	4b80      	ldr	r3, [pc, #512]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003850:	4b7c      	ldr	r3, [pc, #496]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003858:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800385a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 809c 	beq.w	800399a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800386a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800386c:	429a      	cmp	r2, r3
 800386e:	f000 8094 	beq.w	800399a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003872:	4b74      	ldr	r3, [pc, #464]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800387a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800387c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003880:	637b      	str	r3, [r7, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003884:	fa93 f3a3 	rbit	r3, r3
 8003888:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800388a:	69fb      	ldr	r3, [r7, #28]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800388c:	fab3 f383 	clz	r3, r3
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	461a      	mov	r2, r3
 8003894:	4b6d      	ldr	r3, [pc, #436]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003896:	4413      	add	r3, r2
 8003898:	461a      	mov	r2, r3
 800389a:	2301      	movs	r3, #1
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a6:	fa93 f3a3 	rbit	r3, r3
 80038aa:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80038ac:	6a3b      	ldr	r3, [r7, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038ae:	fab3 f383 	clz	r3, r3
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	461a      	mov	r2, r3
 80038b6:	4b65      	ldr	r3, [pc, #404]	; (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80038b8:	4413      	add	r3, r2
 80038ba:	461a      	mov	r2, r3
 80038bc:	2300      	movs	r3, #0
 80038be:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038c0:	4a60      	ldr	r2, [pc, #384]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80038c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038c4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038c8:	f003 0301 	and.w	r3, r3, #1
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d064      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7fd f862 	bl	8000998 <HAL_GetTick>
 80038d4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d6:	e00a      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d8:	f7fd f85e 	bl	8000998 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d901      	bls.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e0a5      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x276>
 80038ee:	2302      	movs	r3, #2
 80038f0:	63bb      	str	r3, [r7, #56]	; 0x38
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f4:	fa93 f3a3 	rbit	r3, r3
 80038f8:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80038fa:	69bb      	ldr	r3, [r7, #24]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fc:	fab3 f383 	clz	r3, r3
 8003900:	b2db      	uxtb	r3, r3
 8003902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003906:	b2db      	uxtb	r3, r3
 8003908:	b2db      	uxtb	r3, r3
 800390a:	095b      	lsrs	r3, r3, #5
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b01      	cmp	r3, #1
 8003910:	d102      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003912:	4b4c      	ldr	r3, [pc, #304]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	e02b      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8003918:	2302      	movs	r3, #2
 800391a:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391e:	fa93 f3a3 	rbit	r3, r3
 8003922:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	fab3 f383 	clz	r3, r3
 800392a:	b2db      	uxtb	r3, r3
 800392c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003930:	b2db      	uxtb	r3, r3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	095b      	lsrs	r3, r3, #5
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d102      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800393c:	4b41      	ldr	r3, [pc, #260]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	e016      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8003942:	2302      	movs	r3, #2
 8003944:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003948:	fa93 f3a3 	rbit	r3, r3
 800394c:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	fab3 f383 	clz	r3, r3
 8003954:	b2db      	uxtb	r3, r3
 8003956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800395a:	b2db      	uxtb	r3, r3
 800395c:	b2db      	uxtb	r3, r3
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b04      	cmp	r3, #4
 8003964:	d102      	bne.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003966:	4b37      	ldr	r3, [pc, #220]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	e001      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800396c:	4b35      	ldr	r3, [pc, #212]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800396e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003970:	2202      	movs	r2, #2
 8003972:	62ba      	str	r2, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003974:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003976:	fa92 f2a2 	rbit	r2, r2
 800397a:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	fab2 f282 	clz	r2, r2
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003988:	b2d2      	uxtb	r2, r2
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	f002 021f 	and.w	r2, r2, #31
 8003990:	40d3      	lsrs	r3, r2
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d09e      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800399a:	492a      	ldr	r1, [pc, #168]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800399c:	4b29      	ldr	r3, [pc, #164]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80039ac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d105      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b4:	4a23      	ldr	r2, [pc, #140]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039b6:	4b23      	ldr	r3, [pc, #140]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d008      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039cc:	491d      	ldr	r1, [pc, #116]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039ce:	4b1d      	ldr	r3, [pc, #116]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	f023 0203 	bic.w	r2, r3, #3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	4313      	orrs	r3, r2
 80039dc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0320 	and.w	r3, r3, #32
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d008      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039ea:	4916      	ldr	r1, [pc, #88]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039ec:	4b15      	ldr	r3, [pc, #84]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f0:	f023 0210 	bic.w	r2, r3, #16
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a08:	490e      	ldr	r1, [pc, #56]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a0a:	4b0e      	ldr	r3, [pc, #56]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d008      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003a26:	4907      	ldr	r1, [pc, #28]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a28:	4b06      	ldr	r3, [pc, #24]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	695b      	ldr	r3, [r3, #20]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3748      	adds	r7, #72	; 0x48
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	40021000 	.word	0x40021000
 8003a48:	40007000 	.word	0x40007000
 8003a4c:	42420400 	.word	0x42420400

08003a50 <_init>:
 8003a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a52:	bf00      	nop
 8003a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a56:	bc08      	pop	{r3}
 8003a58:	469e      	mov	lr, r3
 8003a5a:	4770      	bx	lr

08003a5c <_fini>:
 8003a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a5e:	bf00      	nop
 8003a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a62:	bc08      	pop	{r3}
 8003a64:	469e      	mov	lr, r3
 8003a66:	4770      	bx	lr
