Record=TopLevelDocument|FileName=Vanilla SCB.SchDoc
Record=SheetSymbol|SourceDocument=Vanilla SCB.SchDoc|Designator=BLOCK DIAGRAM|SchDesignator=BLOCK DIAGRAM|FileName=[02] - BLOCK DIAGRAM.SchDoc|SymbolType=Normal|RawFileName=[02] - BLOCK DIAGRAM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Vanilla SCB.SchDoc|Designator=COVER PAGE|SchDesignator=COVER PAGE|FileName=[01] - COVER PAGE.SchDoc|SymbolType=Normal|RawFileName=[01] - COVER PAGE.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Vanilla SCB.SchDoc|Designator=CPU IO|SchDesignator=CPU IO|FileName=[05] - CPU IO.SchDoc|SymbolType=Normal|RawFileName=[05] - CPU IO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Vanilla SCB.SchDoc|Designator=CPU POWER|SchDesignator=CPU POWER|FileName=[03] - CPU POWER.SchDoc|SymbolType=Normal|RawFileName=[03] - CPU POWER.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Vanilla SCB.SchDoc|Designator=CPU SIGNALS|SchDesignator=CPU SIGNALS|FileName=[04] - CPU SIGNALS.SchDoc|SymbolType=Normal|RawFileName=[04] - CPU SIGNALS.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Vanilla SCB.SchDoc|Designator=DRAM|SchDesignator=DRAM|FileName=[06] - DRAM.SchDoc|SymbolType=Normal|RawFileName=[06] - DRAM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Vanilla SCB.SchDoc|Designator=ETHERNET|SchDesignator=ETHERNET|FileName=[07] - ETHERNET.SchDoc|SymbolType=Normal|RawFileName=[07] - ETHERNET.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
