// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_local_req_handler_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_sq_meta_TVALID,
        retransmitter2exh_eventFifo_dout,
        retransmitter2exh_eventFifo_num_data_valid,
        retransmitter2exh_eventFifo_fifo_cap,
        retransmitter2exh_eventFifo_empty_n,
        retransmitter2exh_eventFifo_read,
        tx_appMetaFifo_din,
        tx_appMetaFifo_num_data_valid,
        tx_appMetaFifo_fifo_cap,
        tx_appMetaFifo_full_n,
        tx_appMetaFifo_write,
        tx_localMemCmdFifo_din,
        tx_localMemCmdFifo_num_data_valid,
        tx_localMemCmdFifo_fifo_cap,
        tx_localMemCmdFifo_full_n,
        tx_localMemCmdFifo_write,
        tx2retrans_insertAddrLen_din,
        tx2retrans_insertAddrLen_num_data_valid,
        tx2retrans_insertAddrLen_fifo_cap,
        tx2retrans_insertAddrLen_full_n,
        tx2retrans_insertAddrLen_write,
        sqMeta2wqetable_din,
        sqMeta2wqetable_num_data_valid,
        sqMeta2wqetable_fifo_cap,
        sqMeta2wqetable_full_n,
        sqMeta2wqetable_write,
        s_axis_sq_meta_TDATA,
        s_axis_sq_meta_TREADY,
        regRetransCount,
        regRetransCount_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_sq_meta_TVALID;
input  [319:0] retransmitter2exh_eventFifo_dout;
input  [3:0] retransmitter2exh_eventFifo_num_data_valid;
input  [3:0] retransmitter2exh_eventFifo_fifo_cap;
input   retransmitter2exh_eventFifo_empty_n;
output   retransmitter2exh_eventFifo_read;
output  [255:0] tx_appMetaFifo_din;
input  [5:0] tx_appMetaFifo_num_data_valid;
input  [5:0] tx_appMetaFifo_fifo_cap;
input   tx_appMetaFifo_full_n;
output   tx_appMetaFifo_write;
output  [122:0] tx_localMemCmdFifo_din;
input  [1:0] tx_localMemCmdFifo_num_data_valid;
input  [1:0] tx_localMemCmdFifo_fifo_cap;
input   tx_localMemCmdFifo_full_n;
output   tx_localMemCmdFifo_write;
output  [191:0] tx2retrans_insertAddrLen_din;
input  [3:0] tx2retrans_insertAddrLen_num_data_valid;
input  [3:0] tx2retrans_insertAddrLen_fifo_cap;
input   tx2retrans_insertAddrLen_full_n;
output   tx2retrans_insertAddrLen_write;
output  [95:0] sqMeta2wqetable_din;
input  [4:0] sqMeta2wqetable_num_data_valid;
input  [4:0] sqMeta2wqetable_fifo_cap;
input   sqMeta2wqetable_full_n;
output   sqMeta2wqetable_write;
input  [319:0] s_axis_sq_meta_TDATA;
output   s_axis_sq_meta_TREADY;
output  [31:0] regRetransCount;
output   regRetransCount_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg retransmitter2exh_eventFifo_read;
reg[255:0] tx_appMetaFifo_din;
reg tx_appMetaFifo_write;
reg[122:0] tx_localMemCmdFifo_din;
reg tx_localMemCmdFifo_write;
reg tx2retrans_insertAddrLen_write;
reg sqMeta2wqetable_write;
reg[31:0] regRetransCount;
reg regRetransCount_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_206_p3;
wire   [0:0] tmp_i_302_nbreadreq_fu_214_p3;
reg    ap_predicate_op29_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_650;
reg   [0:0] tmp_i_302_reg_654;
reg   [4:0] code_V_reg_692;
reg    ap_predicate_op57_write_state2;
reg    ap_predicate_op61_write_state2;
reg    ap_predicate_op66_write_state2;
reg    ap_predicate_op71_write_state2;
reg    ap_predicate_op75_write_state2;
reg   [0:0] icmp_ln1023_reg_735;
reg    ap_predicate_op91_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] retransCount_V;
reg    s_axis_sq_meta_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    retransmitter2exh_eventFifo_blk_n;
reg    tx_appMetaFifo_blk_n;
reg    tx_localMemCmdFifo_blk_n;
reg    tx2retrans_insertAddrLen_blk_n;
reg    sqMeta2wqetable_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [319:0] s_axis_sq_meta_read_reg_658;
wire   [15:0] trunc_ln1166_fu_290_p1;
reg   [15:0] trunc_ln1166_reg_664;
reg   [31:0] length_V_1_reg_669;
reg   [0:0] tmp_159_reg_677;
reg   [0:0] tmp_160_reg_682;
reg   [3:0] trunc_ln1166_3_reg_687;
wire   [4:0] code_V_fu_330_p4;
reg   [63:0] raddr_V_reg_698;
reg   [9:0] tmp_462_i_reg_705;
wire   [4:0] rev_op_code_V_fu_360_p1;
reg   [4:0] rev_op_code_V_reg_713;
reg   [23:0] tmp_450_i_reg_720;
reg   [31:0] tmp_451_i_reg_725;
reg   [119:0] tmp_452_i_reg_730;
wire   [0:0] icmp_ln1023_fu_394_p2;
reg   [15:0] tmp_454_i_reg_739;
reg   [63:0] tmp_455_i_reg_744;
reg   [3:0] tmp_456_i_reg_749;
wire   [1:0] ap_phi_reg_pp0_iter0_ref_tmp129_0_i_reg_269;
reg   [1:0] ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269;
wire   [31:0] add_ln840_fu_564_p2;
wire   [255:0] zext_ln1186_fu_442_p1;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] zext_ln1179_fu_491_p1;
wire   [255:0] zext_ln1147_fu_555_p1;
wire   [122:0] zext_ln1187_fu_469_p1;
wire   [122:0] p_08_fu_636_p6;
reg   [31:0] regRetransCount_preg;
wire   [159:0] tmp_466_i_fu_430_p7;
wire   [95:0] tmp_70_fu_447_p4;
wire   [118:0] or_ln1187_9_i_fu_456_p7;
wire   [159:0] or_ln1179_1_fu_474_p6;
wire   [159:0] or_ln1179_fu_485_p2;
wire   [63:0] tmp_71_fu_496_p4;
wire   [171:0] tmp_s_fu_505_p7;
wire   [90:0] or_ln1193_1_fu_522_p8;
wire   [192:0] zext_ln1147_cast_fu_542_p7;
wire   [179:0] tmp_457_i_fu_577_p9;
wire   [179:0] or_ln1156_fu_592_p2;
wire   [3:0] tmp_460_i_fu_616_p4;
wire   [0:0] tmp_fu_608_p3;
wire   [96:0] tmp_461_i_fu_626_p4;
wire   [15:0] tmp_458_i_fu_598_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_s_axis_sq_meta_U_apdone_blk;
wire   [319:0] s_axis_sq_meta_TDATA_int_regslice;
wire    s_axis_sq_meta_TVALID_int_regslice;
reg    s_axis_sq_meta_TREADY_int_regslice;
wire    regslice_both_s_axis_sq_meta_U_ack_in;
reg    ap_condition_291;
reg    ap_condition_295;
reg    ap_condition_308;
reg    ap_condition_321;
reg    ap_condition_248;
reg    ap_condition_336;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 retransCount_V = 32'd0;
#0 regRetransCount_preg = 32'd0;
end

rocev2_top_regslice_both #(
    .DataWidth( 320 ))
regslice_both_s_axis_sq_meta_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(s_axis_sq_meta_TDATA),
    .vld_in(s_axis_sq_meta_TVALID),
    .ack_in(regslice_both_s_axis_sq_meta_U_ack_in),
    .data_out(s_axis_sq_meta_TDATA_int_regslice),
    .vld_out(s_axis_sq_meta_TVALID_int_regslice),
    .ack_out(s_axis_sq_meta_TREADY_int_regslice),
    .apdone_blk(regslice_both_s_axis_sq_meta_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        regRetransCount_preg <= 32'd0;
    end else begin
        if (((tmp_i_reg_650 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
            regRetransCount_preg <= add_ln840_fu_564_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_248)) begin
        if ((1'b1 == ap_condition_321)) begin
            ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= 2'd2;
        end else if ((1'b1 == ap_condition_308)) begin
            ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= 2'd1;
        end else if ((1'b1 == ap_condition_295)) begin
            ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= 2'd3;
        end else if ((1'b1 == ap_condition_291)) begin
            ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= ap_phi_reg_pp0_iter0_ref_tmp129_0_i_reg_269;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        code_V_reg_692 <= {{s_axis_sq_meta_TDATA_int_regslice[63:59]}};
        length_V_1_reg_669 <= {{s_axis_sq_meta_TDATA_int_regslice[287:256]}};
        raddr_V_reg_698 <= {{s_axis_sq_meta_TDATA_int_regslice[127:64]}};
        tmp_159_reg_677 <= s_axis_sq_meta_TDATA_int_regslice[32'd26];
        tmp_160_reg_682 <= s_axis_sq_meta_TDATA_int_regslice[32'd27];
        tmp_462_i_reg_705 <= {{s_axis_sq_meta_TDATA_int_regslice[25:16]}};
        trunc_ln1166_3_reg_687 <= {{s_axis_sq_meta_TDATA_int_regslice[31:28]}};
        trunc_ln1166_reg_664 <= trunc_ln1166_fu_290_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_206_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1023_reg_735 <= icmp_ln1023_fu_394_p2;
        rev_op_code_V_reg_713 <= rev_op_code_V_fu_360_p1;
        tmp_450_i_reg_720 <= {{retransmitter2exh_eventFifo_dout[55:32]}};
        tmp_451_i_reg_725 <= {{retransmitter2exh_eventFifo_dout[223:192]}};
        tmp_452_i_reg_730 <= {{retransmitter2exh_eventFifo_dout[247:128]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_650 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransCount_V <= add_ln840_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op29_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_sq_meta_read_reg_658 <= s_axis_sq_meta_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_206_p3 == 1'd1) & (icmp_ln1023_fu_394_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_454_i_reg_739 <= {{retransmitter2exh_eventFifo_dout[47:32]}};
        tmp_455_i_reg_744 <= {{retransmitter2exh_eventFifo_dout[127:64]}};
        tmp_456_i_reg_749 <= {{retransmitter2exh_eventFifo_dout[267:264]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_302_reg_654 <= tmp_i_302_nbreadreq_fu_214_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_650 <= tmp_i_nbreadreq_fu_206_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_650 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        regRetransCount = add_ln840_fu_564_p2;
    end else begin
        regRetransCount = regRetransCount_preg;
    end
end

always @ (*) begin
    if (((tmp_i_reg_650 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        regRetransCount_ap_vld = 1'b1;
    end else begin
        regRetransCount_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_206_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        retransmitter2exh_eventFifo_blk_n = retransmitter2exh_eventFifo_empty_n;
    end else begin
        retransmitter2exh_eventFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_206_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitter2exh_eventFifo_read = 1'b1;
    end else begin
        retransmitter2exh_eventFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_sq_meta_TDATA_blk_n = s_axis_sq_meta_TVALID_int_regslice;
    end else begin
        s_axis_sq_meta_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_sq_meta_TREADY_int_regslice = 1'b1;
    end else begin
        s_axis_sq_meta_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op75_write_state2 == 1'b1))) begin
        sqMeta2wqetable_blk_n = sqMeta2wqetable_full_n;
    end else begin
        sqMeta2wqetable_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op75_write_state2 == 1'b1))) begin
        sqMeta2wqetable_write = 1'b1;
    end else begin
        sqMeta2wqetable_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op71_write_state2 == 1'b1))) begin
        tx2retrans_insertAddrLen_blk_n = tx2retrans_insertAddrLen_full_n;
    end else begin
        tx2retrans_insertAddrLen_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op71_write_state2 == 1'b1))) begin
        tx2retrans_insertAddrLen_write = 1'b1;
    end else begin
        tx2retrans_insertAddrLen_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op66_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op57_write_state2 == 1'b1)) | ((tmp_i_reg_650 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_blk_n = tx_appMetaFifo_full_n;
    end else begin
        tx_appMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_336)) begin
        if ((tmp_i_reg_650 == 1'd1)) begin
            tx_appMetaFifo_din = zext_ln1147_fu_555_p1;
        end else if ((ap_predicate_op66_write_state2 == 1'b1)) begin
            tx_appMetaFifo_din = zext_ln1179_fu_491_p1;
        end else if ((ap_predicate_op57_write_state2 == 1'b1)) begin
            tx_appMetaFifo_din = zext_ln1186_fu_442_p1;
        end else begin
            tx_appMetaFifo_din = 'bx;
        end
    end else begin
        tx_appMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op66_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op57_write_state2 == 1'b1)) | ((tmp_i_reg_650 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_write = 1'b1;
    end else begin
        tx_appMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op91_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op61_write_state2 == 1'b1)))) begin
        tx_localMemCmdFifo_blk_n = tx_localMemCmdFifo_full_n;
    end else begin
        tx_localMemCmdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_336)) begin
        if ((ap_predicate_op91_write_state2 == 1'b1)) begin
            tx_localMemCmdFifo_din = p_08_fu_636_p6;
        end else if ((ap_predicate_op61_write_state2 == 1'b1)) begin
            tx_localMemCmdFifo_din = zext_ln1187_fu_469_p1;
        end else begin
            tx_localMemCmdFifo_din = 'bx;
        end
    end else begin
        tx_localMemCmdFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op91_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op61_write_state2 == 1'b1)))) begin
        tx_localMemCmdFifo_write = 1'b1;
    end else begin
        tx_localMemCmdFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln840_fu_564_p2 = (retransCount_V + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_206_p3 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)) | ((ap_predicate_op91_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_650 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (sqMeta2wqetable_full_n == 1'b0)) | ((ap_predicate_op71_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op61_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_206_p3 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)) | ((ap_predicate_op91_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_650 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (sqMeta2wqetable_full_n == 1'b0)) | ((ap_predicate_op71_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op61_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_206_p3 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)) | ((ap_predicate_op91_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_650 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (sqMeta2wqetable_full_n == 1'b0)) | ((ap_predicate_op71_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op61_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_206_p3 == 1'd1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op57_write_state2 == 1'b1)) | ((ap_predicate_op91_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_650 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state2 == 1'b1) & (sqMeta2wqetable_full_n == 1'b0)) | ((ap_predicate_op71_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op61_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_248 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_291 = (~(code_V_fu_330_p4 == 5'd11) & ~(code_V_fu_330_p4 == 5'd9) & ~(code_V_fu_330_p4 == 5'd5) & ~(code_V_fu_330_p4 == 5'd3) & ~(code_V_fu_330_p4 == 5'd0) & ~(code_V_fu_330_p4 == 5'd1) & ~(code_V_fu_330_p4 == 5'd2) & ~(code_V_fu_330_p4 == 5'd4) & ~(code_V_fu_330_p4 == 5'd6) & ~(code_V_fu_330_p4 == 5'd7) & ~(code_V_fu_330_p4 == 5'd8) & ~(code_V_fu_330_p4 == 5'd10) & ~(code_V_fu_330_p4 == 5'd12) & (tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_295 = ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd12));
end

always @ (*) begin
    ap_condition_308 = (((((((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd5)) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd3))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd0))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd1))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd2))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd4)));
end

always @ (*) begin
    ap_condition_321 = (((((((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd11)) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd9))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd6))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd7))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd8))) | ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0) & (code_V_fu_330_p4 == 5'd10)));
end

always @ (*) begin
    ap_condition_336 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ref_tmp129_0_i_reg_269 = 'bx;

always @ (*) begin
    ap_predicate_op29_read_state1 = ((tmp_i_302_nbreadreq_fu_214_p3 == 1'd1) & (tmp_i_nbreadreq_fu_206_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op57_write_state2 = (((((((((code_V_reg_692 == 5'd1) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0)) | ((code_V_reg_692 == 5'd0) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd2) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd4) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd6) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd7) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd8) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd10) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op61_write_state2 = (((((((((code_V_reg_692 == 5'd1) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0)) | ((code_V_reg_692 == 5'd0) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd2) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd4) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd6) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd7) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd8) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0))) | ((code_V_reg_692 == 5'd10) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op66_write_state2 = ((code_V_reg_692 == 5'd12) & (tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0));
end

always @ (*) begin
    ap_predicate_op71_write_state2 = ((tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_write_state2 = ((tmp_i_302_reg_654 == 1'd1) & (tmp_i_reg_650 == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_write_state2 = ((tmp_i_reg_650 == 1'd1) & (icmp_ln1023_reg_735 == 1'd0));
end

assign code_V_fu_330_p4 = {{s_axis_sq_meta_TDATA_int_regslice[63:59]}};

assign icmp_ln1023_fu_394_p2 = ((rev_op_code_V_fu_360_p1 == 5'd12) ? 1'b1 : 1'b0);

assign or_ln1156_fu_592_p2 = (tmp_457_i_fu_577_p9 | 180'd374144419156711147060143317175368453031918731001856);

assign or_ln1179_1_fu_474_p6 = {{{{{length_V_1_reg_669}, {raddr_V_reg_698}}, {22'd0}}, {tmp_462_i_reg_705}}, {32'd0}};

assign or_ln1179_fu_485_p2 = (or_ln1179_1_fu_474_p6 | 160'd12);

assign or_ln1187_9_i_fu_456_p7 = {{{{{{{{{{1'd0}, {tmp_159_reg_677}}}, {tmp_70_fu_447_p4}}}, {6'd0}}}, {tmp_462_i_reg_705}}}, {code_V_reg_692}};

assign or_ln1193_1_fu_522_p8 = {{{{{{{{{{{{1'd0}, {tmp_462_i_reg_705}}}, {14'd0}}}, {ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269}}}, {length_V_1_reg_669}}}, {16'd0}}}, {trunc_ln1166_reg_664}};

assign p_08_fu_636_p6 = {{{{{tmp_460_i_fu_616_p4}, {tmp_fu_608_p3}}, {tmp_461_i_fu_626_p4}}, {tmp_458_i_fu_598_p4}}, {rev_op_code_V_reg_713}};

assign rev_op_code_V_fu_360_p1 = retransmitter2exh_eventFifo_dout[4:0];

assign s_axis_sq_meta_TREADY = regslice_both_s_axis_sq_meta_U_ack_in;

assign sqMeta2wqetable_din = or_ln1193_1_fu_522_p8;

assign tmp_457_i_fu_577_p9 = {{{{{{{{tmp_456_i_reg_749}, {16'd0}}, {tmp_451_i_reg_725}}, {tmp_455_i_reg_744}}, {32'd0}}, {tmp_454_i_reg_739}}, {11'd0}}, {rev_op_code_V_reg_713}};

assign tmp_458_i_fu_598_p4 = {{or_ln1156_fu_592_p2[31:16]}};

assign tmp_460_i_fu_616_p4 = {{or_ln1156_fu_592_p2[179:176]}};

assign tmp_461_i_fu_626_p4 = {{or_ln1156_fu_592_p2[160:64]}};

assign tmp_466_i_fu_430_p7 = {{{{{{length_V_1_reg_669}, {raddr_V_reg_698}}, {22'd0}}, {tmp_462_i_reg_705}}, {27'd0}}, {code_V_reg_692}};

assign tmp_70_fu_447_p4 = {{s_axis_sq_meta_read_reg_658[287:192]}};

assign tmp_71_fu_496_p4 = {{s_axis_sq_meta_read_reg_658[255:192]}};

assign tmp_fu_608_p3 = or_ln1156_fu_592_p2[32'd168];

assign tmp_i_302_nbreadreq_fu_214_p3 = s_axis_sq_meta_TVALID_int_regslice;

assign tmp_i_nbreadreq_fu_206_p3 = retransmitter2exh_eventFifo_empty_n;

assign tmp_s_fu_505_p7 = {{{{{{trunc_ln1166_3_reg_687}, {7'd0}}, {tmp_160_reg_682}}, {length_V_1_reg_669}}, {raddr_V_reg_698}}, {tmp_71_fu_496_p4}};

assign trunc_ln1166_fu_290_p1 = s_axis_sq_meta_TDATA_int_regslice[15:0];

assign tx2retrans_insertAddrLen_din = tmp_s_fu_505_p7;

assign zext_ln1147_cast_fu_542_p7 = {{{{{{{{{{9'd256}, {tmp_452_i_reg_730}}}, {8'd0}}}, {tmp_450_i_reg_720}}}, {27'd0}}}, {rev_op_code_V_reg_713}};

assign zext_ln1147_fu_555_p1 = zext_ln1147_cast_fu_542_p7;

assign zext_ln1179_fu_491_p1 = or_ln1179_fu_485_p2;

assign zext_ln1186_fu_442_p1 = tmp_466_i_fu_430_p7;

assign zext_ln1187_fu_469_p1 = or_ln1187_9_i_fu_456_p7;

endmodule //rocev2_top_local_req_handler_0_s
