PPA Report for sync_decoder_with_reset.v (Module: sync_decoder_with_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 6
IO Count: 8
Cell Count: 29

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1149.43 MHz
Reg-to-Reg Critical Path Delay: 0.733 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
