{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 13:50:51 2011 " "Info: Processing started: Thu Feb 03 13:50:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "part4.v(30) " "Warning (10263): Verilog HDL Event Control warning at part4.v(30): event expression contains \"\|\" or \"\|\|\"" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 30 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info: Found entity 1: part4" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Info: Found entity 3: char_7seg" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(45) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(45): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(46) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(46): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(47) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(47): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(48) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(48): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info: Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6..0\] part4.v(13) " "Warning (10034): Output port \"LEDG\[6..0\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:comb_43 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:comb_43\"" {  } { { "part4.v" "comb_43" { Text "H:/eeLab2/lab2/part4/part4.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H0 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H0\"" {  } { { "part4.v" "H0" { Text "H:/eeLab2/lab2/part4/part4.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(99) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(99): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b0 part4.v(99) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(99): variable \"b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(100) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(100): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(100) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(100): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(101) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(101): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 part4.v(101) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(101): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(102) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(102): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 part4.v(102) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(102): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(103) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(103): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 part4.v(103) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(103): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(104) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(104): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 part4.v(104) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(104): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(105) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(105): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 part4.v(105) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(105): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(106) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(106): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b7 part4.v(106) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(106): variable \"b7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(107) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(107): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b8 part4.v(107) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(107): variable \"b8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(108) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(108): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b9 part4.v(108) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(108): variable \"b9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(109) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(109): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b0 part4.v(109) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(109): variable \"b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(110) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(110): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(111) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(111): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 part4.v(111) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(111): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(112) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(112): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 part4.v(112) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(112): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(113) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(113): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 part4.v(113) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(113): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(114) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(114): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 part4.v(114) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(114): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(115) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(115): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 part4.v(115) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(115): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(116) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(116): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b7 part4.v(116) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(116): variable \"b7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(117) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(117): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b8 part4.v(117) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(117): variable \"b8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(118) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(118): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b9 part4.v(118) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(118): variable \"b9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(97) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(97): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT part4.v(96) " "Warning (10240): Verilog HDL Always Construct warning at part4.v(96): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[0\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[1\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[2\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[3\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[4\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[5\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[6\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[7\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[8\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[9\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[10\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[11\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[12\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] part4.v(96) " "Info (10041): Inferred latch for \"OUT\[13\]\" at part4.v(96)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Co full_adder:comb_46\|C " "Error: Net \"Co\", which fans out to \"full_adder:comb_46\|C\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:comb_43\|Cout " "Error: Net is fed by \"full_adder:comb_43\|Cout\"" {  } { { "part4.v" "Cout" { Text "H:/eeLab2/lab2/part4/part4.v" 68 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:comb_44\|Cout " "Error: Net is fed by \"full_adder:comb_44\|Cout\"" {  } { { "part4.v" "Cout" { Text "H:/eeLab2/lab2/part4/part4.v" 68 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:comb_45\|Cout " "Error: Net is fed by \"full_adder:comb_45\|Cout\"" {  } { { "part4.v" "Cout" { Text "H:/eeLab2/lab2/part4/part4.v" 68 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part4.v" "Co" { Text "H:/eeLab2/lab2/part4/part4.v" 20 -1 0 } } { "part4.v" "C" { Text "H:/eeLab2/lab2/part4/part4.v" 67 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 47 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Error: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 03 13:50:52 2011 " "Error: Processing ended: Thu Feb 03 13:50:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
