<stg><name>xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false></name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="11" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_479, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_grad_x_480, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_grad_y_481, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop:3 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop:4 %img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop:5 %buf_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop:6 %buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop:7 %buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop:8 %specmemcore_ln338 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln338"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:9 %br_ln347 = br void

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %col_V = phi i13 0, void %arrayctor.loop, i13 %col_V_1, void %.split11

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1 %col_V_1 = add i13 %col_V, i13 1

]]></Node>
<StgValue><ssdm name="col_V_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="13">
<![CDATA[
:2 %zext_ln878 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %icmp_ln878 = icmp_ult  i16 %zext_ln878, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln347 = br i1 %icmp_ln878, void %._crit_edge88.loopexit, void %.split11

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="13">
<![CDATA[
.split11:3 %zext_ln534 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:4 %buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="buf_V_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.split11:5 %store_ln353 = store i8 0, i11 %buf_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split11:0 %specpipeline_ln309 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln309"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split11:1 %speclooptripcount_ln309 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln309"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:2 %specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln309"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split11:6 %tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_gray_479

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:7 %buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.split11:8 %store_ln354 = store i8 %tmp_V, i11 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.split11:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge88.loopexit:0 %bottom = alloca i32 1

]]></Node>
<StgValue><ssdm name="bottom"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge88.loopexit:1 %mid = alloca i32 1

]]></Node>
<StgValue><ssdm name="mid"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge88.loopexit:2 %tp = alloca i32 1

]]></Node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge88.loopexit:3 %img_height_cast = zext i16 %img_height_read

]]></Node>
<StgValue><ssdm name="img_height_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge88.loopexit:4 %op2_assign = add i17 %img_height_cast, i17 1

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge88.loopexit:5 %br_ln359 = br void

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %row_V = phi i13 1, void %._crit_edge88.loopexit, i13 %row_V_1, void %._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="row_V"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1 %row_ind_V = phi i13 2, void %._crit_edge88.loopexit, i13 %row_ind_V_2, void %._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="row_ind_V"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="13">
<![CDATA[
:2 %zext_ln878_2 = zext i13 %row_V

]]></Node>
<StgValue><ssdm name="zext_ln878_2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3 %icmp_ln878_1 = icmp_ult  i17 %zext_ln878_2, i17 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln359 = br i1 %icmp_ln878_1, void %._crit_edge.loopexit, void %.split8

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="13">
<![CDATA[
.split8:0 %zext_ln878_1 = zext i13 %row_V

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:1 %speclooptripcount_ln305 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln305"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:2 %specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln305"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0">
<![CDATA[
.split8:3 %switch_ln363 = switch i13 %row_ind_V, void, i13 2, void %.split8..lr.ph56_crit_edge, i13 0, void %.fold.split

]]></Node>
<StgValue><ssdm name="switch_ln363"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:0 %store_ln378 = store i2 1, i2 %tp

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:1 %store_ln378 = store i2 2, i2 %mid

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:2 %store_ln378 = store i2 0, i2 %bottom

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.fold.split:3 %br_ln378 = br void %.lr.ph56

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8..lr.ph56_crit_edge:0 %store_ln363 = store i2 0, i2 %tp

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8..lr.ph56_crit_edge:1 %store_ln363 = store i2 1, i2 %mid

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8..lr.ph56_crit_edge:2 %store_ln363 = store i2 2, i2 %bottom

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split8..lr.ph56_crit_edge:3 %br_ln363 = br void %.lr.ph56

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2">
<![CDATA[
:0 %bottom_load = load i2 %bottom

]]></Node>
<StgValue><ssdm name="bottom_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2">
<![CDATA[
:1 %mid_load = load i2 %mid

]]></Node>
<StgValue><ssdm name="mid_load"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2">
<![CDATA[
:2 %tp_load = load i2 %tp

]]></Node>
<StgValue><ssdm name="tp_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %icmp_ln870 = icmp_eq  i13 %row_ind_V, i13 1

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4 %bottom_1 = select i1 %icmp_ln870, i2 1, i2 %bottom_load

]]></Node>
<StgValue><ssdm name="bottom_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5 %mid_1 = select i1 %icmp_ln870, i2 0, i2 %mid_load

]]></Node>
<StgValue><ssdm name="mid_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6 %tp_1 = select i1 %icmp_ln870, i2 2, i2 %tp_load

]]></Node>
<StgValue><ssdm name="tp_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:7 %store_ln372 = store i2 %tp_1, i2 %tp

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:8 %store_ln372 = store i2 %mid_1, i2 %mid

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:9 %store_ln372 = store i2 %bottom_1, i2 %bottom

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
<literal name="row_ind_V" val="!2"/>
<literal name="row_ind_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void %.lr.ph56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph56:0 %cmp_i_i501_i = icmp_ult  i16 %zext_ln878_1, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="cmp_i_i501_i"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="13">
<![CDATA[
.lr.ph56:1 %trunc_ln228 = trunc i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph56:2 %br_ln222 = br void

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln454 = ret

]]></Node>
<StgValue><ssdm name="ret_ln454"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:6 %col_V_2 = phi i13 0, void %.lr.ph56, i13 %col_V_3, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="col_V_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %col_V_3 = add i13 %col_V_2, i13 1

]]></Node>
<StgValue><ssdm name="col_V_3"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="13">
<![CDATA[
:8 %zext_ln878_3 = zext i13 %col_V_2

]]></Node>
<StgValue><ssdm name="zext_ln878_3"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9 %icmp_ln878_2 = icmp_ult  i16 %zext_ln878_3, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln222 = br i1 %icmp_ln878_2, void %._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln222 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln222"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln222 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln222"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln222"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:3 %br_ln227 = br i1 %cmp_i_i501_i, void, void

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:5 %switch_ln228 = switch i2 %trunc_ln228, void %branch5, i2 0, void %branch3, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln228"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln228 = br void

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %bottom_load_1 = load i2 %bottom

]]></Node>
<StgValue><ssdm name="bottom_load_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
:1 %zext_ln534_2 = zext i13 %col_V_2

]]></Node>
<StgValue><ssdm name="zext_ln534_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %buf_V_0_addr_2 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_2

]]></Node>
<StgValue><ssdm name="buf_V_0_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %buf_V_1_addr_2 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_2

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %buf_V_2_addr_1 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_2

]]></Node>
<StgValue><ssdm name="buf_V_2_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:5 %switch_ln230 = switch i2 %bottom_load_1, void %branch2, i2 0, void %branch0, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln230"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
<literal name="bottom_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1:0 %store_ln230 = store i8 0, i11 %buf_V_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
<literal name="bottom_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln230 = br void

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
<literal name="bottom_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch0:0 %store_ln230 = store i8 0, i11 %buf_V_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
<literal name="bottom_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln230 = br void

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
<literal name="bottom_load_1" val="!0"/>
<literal name="bottom_load_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch2:0 %store_ln230 = store i8 0, i11 %buf_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="0"/>
<literal name="bottom_load_1" val="!0"/>
<literal name="bottom_load_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln230 = br void

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %tmp_V_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_gray_479

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="13">
<![CDATA[
:1 %zext_ln534_1 = zext i13 %col_V_2

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %buf_V_0_addr_1 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="buf_V_0_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %buf_V_1_addr_1 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
<literal name="trunc_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch4:0 %store_ln228 = store i8 %tmp_V_3, i11 %buf_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
<literal name="trunc_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln228 = br void

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
<literal name="trunc_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch3:0 %store_ln228 = store i8 %tmp_V_3, i11 %buf_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
<literal name="trunc_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln228 = br void

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
<literal name="trunc_ln228" val="!0"/>
<literal name="trunc_ln228" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch5:0 %store_ln228 = store i8 %tmp_V_3, i11 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
<literal name="cmp_i_i501_i" val="1"/>
<literal name="trunc_ln228" val="!0"/>
<literal name="trunc_ln228" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln228 = br void

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
:3 %zext_ln231 = zext i13 %col_V_2

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %buf_V_0_addr_3 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="buf_V_0_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %buf_V_0_load = load i11 %buf_V_0_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_0_load"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %buf_V_1_addr_3 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %buf_V_1_load = load i11 %buf_V_1_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %buf_V_2_addr_2 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="buf_V_2_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %buf_V_2_load = load i11 %buf_V_2_addr_2

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:16 %icmp_ln870_2 = icmp_eq  i13 %col_V_2, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln870_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln247 = br i1 %icmp_ln870_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit267.i91, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %p_Val2_2 = phi i8 0, void %.lr.ph56, i8 %src_buf3_V_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %p_Val2_1 = phi i8 0, void %.lr.ph56, i8 %src_buf2_V_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %src_buf3_V_0 = phi i8 0, void %.lr.ph56, i8 %src_buf3_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="src_buf3_V_0"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %src_buf1_V_0 = phi i8 0, void %.lr.ph56, i8 %src_buf1_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="src_buf1_V_0"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %p_Val2_s = phi i8 0, void %.lr.ph56, i8 %src_buf1_V_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5 %src_buf2_V_0 = phi i8 0, void %.lr.ph56, i8 %src_buf2_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="src_buf2_V_0"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %bottom_load_2 = load i2 %bottom

]]></Node>
<StgValue><ssdm name="bottom_load_2"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %mid_load_1 = load i2 %mid

]]></Node>
<StgValue><ssdm name="mid_load_1"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %tp_load_1 = load i2 %tp

]]></Node>
<StgValue><ssdm name="tp_load_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %buf_V_0_load = load i11 %buf_V_0_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_0_load"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %buf_V_1_load = load i11 %buf_V_1_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %buf_V_2_load = load i11 %buf_V_2_addr_2

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:10 %src_buf1_V_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %tp_load_1

]]></Node>
<StgValue><ssdm name="src_buf1_V_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:11 %src_buf2_V_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %mid_load_1

]]></Node>
<StgValue><ssdm name="src_buf2_V_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:12 %src_buf3_V_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %bottom_load_2

]]></Node>
<StgValue><ssdm name="src_buf3_V_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:13 %call_ret = call i16 @xFSobel3x3<1, 1, 0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 %src_buf1_V_2, i8 %p_Val2_1, i8 %src_buf2_V_2, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 %src_buf3_V_2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:13 %call_ret = call i16 @xFSobel3x3<1, 1, 0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 %src_buf1_V_2, i8 %p_Val2_1, i8 %src_buf2_V_2, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 %src_buf3_V_2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16">
<![CDATA[
:14 %GradientValuesX_V_0 = extractvalue i16 %call_ret

]]></Node>
<StgValue><ssdm name="GradientValuesX_V_0"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16">
<![CDATA[
:15 %GradientValuesY_V_0 = extractvalue i16 %call_ret

]]></Node>
<StgValue><ssdm name="GradientValuesY_V_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit267.i91:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_x_480, i8 %GradientValuesX_V_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit267.i91:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_y_481, i8 %GradientValuesY_V_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit267.i91:2 %br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:0 %row_V_1 = add i13 %row_V, i13 1

]]></Node>
<StgValue><ssdm name="row_V_1"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:1 %tmp_V_4 = call i8 @xFGradientX3x3<0, 0>, i8 %p_Val2_s, i8 0, i8 %p_Val2_1, i8 0, i8 %p_Val2_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:2 %tmp_V_5 = call i8 @xFGradientY3x3<0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 0, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 0

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:5 %row_ind_V_1 = add i13 %row_ind_V, i13 1

]]></Node>
<StgValue><ssdm name="row_ind_V_1"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:6 %icmp_ln870_1 = icmp_eq  i13 %row_ind_V_1, i13 3

]]></Node>
<StgValue><ssdm name="icmp_ln870_1"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:7 %row_ind_V_2 = select i1 %icmp_ln870_1, i13 0, i13 %row_ind_V_1

]]></Node>
<StgValue><ssdm name="row_ind_V_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="151" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:1 %tmp_V_4 = call i8 @xFGradientX3x3<0, 0>, i8 %p_Val2_s, i8 0, i8 %p_Val2_1, i8 0, i8 %p_Val2_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:2 %tmp_V_5 = call i8 @xFGradientY3x3<0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 0, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 0

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_x_480, i8 %tmp_V_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_y_481, i8 %tmp_V_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
