Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v" into library work
Parsing module <incdec>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v" into library work
Parsing module <register>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\mux.v" into library work
Parsing module <mux2>.
Parsing module <mux4>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 84: Port cmd_w is not connected to this instance

Elaborating module <CPU>.
WARNING:HDLCompiler:1127 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 35: Assignment to in_val ignored, since the identifier is never used

Elaborating module <register>.
WARNING:HDLCompiler:1127 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 37: Assignment to cmd_o ignored, since the identifier is never used

Elaborating module <register(start_value=32'b011111111)>.

Elaborating module <register(start_value=16'b0100000)>.

Elaborating module <incdec>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v" Line 13: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v" Line 14: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <mux4>.

Elaborating module <ALU>.

Elaborating module <ControlUnit>.
WARNING:HDLCompiler:634 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 24: Net <cmd_w> does not have a driver.
WARNING:Xst:2972 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" line 37. All outputs of instance <cmd> of block <register> are unconnected in block <CPU>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v".
INFO:Xst:3210 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" line 37: Output port <out> of the instance <cmd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" line 84: Output port <cmd_w> of the instance <CU> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cmd_w> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <register>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v".
        start_value = 0
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <register_1>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v".
        start_value = 32'b00000000000000000000000011111111
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_1> synthesized.

Synthesizing Unit <register_2>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v".
        start_value = 16'b0000000000100000
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_2> synthesized.

Synthesizing Unit <incdec>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v".
    Found 16-bit adder for signal <i0[15]_GND_5_o_add_1_OUT> created at line 14.
    Found 16-bit subtractor for signal <GND_5_o_GND_5_o_sub_1_OUT<15:0>> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <incdec> synthesized.

Synthesizing Unit <mux4>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\mux.v".
    Found 16-bit 4-to-1 multiplexer for signal <o0> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ALU.v".
    Found 16-bit subtractor for signal <i0[15]_i1[15]_sub_2_OUT> created at line 27.
    Found 16-bit adder for signal <i0[15]_i1[15]_add_0_OUT> created at line 26.
    Found 16x16-bit multiplier for signal <n0017> created at line 28.
    Found 16-bit 7-to-1 multiplexer for signal <_n0031> created at line 16.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ControlUnit.v".
    Found 2-bit register for signal <addr_sel>.
    Found 2-bit register for signal <data_sel>.
    Found 1-bit register for signal <SR_inc>.
    Found 2-bit register for signal <SR_incc>.
    Found 1-bit register for signal <memory_w>.
    Found 1-bit register for signal <R1_w>.
    Found 1-bit register for signal <R2_w>.
    Found 1-bit register for signal <SR_w>.
    Found 1-bit register for signal <PC_w>.
    Found 1-bit register for signal <cmd_w>.
    Found 1-bit register for signal <PC_inc>.
    Found 2-bit register for signal <PC_incc>.
    Found 4-bit register for signal <ALU_func>.
    Found 1-bit register for signal <error>.
    Found 8-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (falling_edge)                             |
    | Power Up State     | 00001111                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 3
# Registers                                            : 18
 1-bit register                                        : 9
 16-bit register                                       : 4
 2-bit register                                        : 4
 4-bit register                                        : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 7
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <PC_inc> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ALU_func_1> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ALU_func_2> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ALU_func_3> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PC_incc_0> has a constant value of 1 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PC_incc_1> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 3
# Registers                                            : 85
 Flip-Flops                                            : 85
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 7
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <PC_incc_0> has a constant value of 1 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_incc_1> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_inc> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ALU_func_1> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ALU_func_2> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ALU_func_3> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CU/FSM_0> on signal <state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00001111 | 000
 00010000 | 001
 00010001 | 011
 00010010 | 010
 00010011 | 110
 00010100 | 111
 00001110 | 101
 11111111 | 100
----------------------

Optimizing unit <register_1> ...

Optimizing unit <register_2> ...

Optimizing unit <CPU> ...

Optimizing unit <ControlUnit> ...
WARNING:Xst:1293 - FF/Latch <SR_incc_0> has a constant value of 1 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SR_incc_1> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_sel_1> has a constant value of 1 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmd_w> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmd_w> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SR_incc_0> has a constant value of 1 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SR_incc_1> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_sel_1> has a constant value of 1 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <alu/Mmult_n0017> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 148
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 17
#      LUT4                        : 1
#      LUT5                        : 28
#      LUT6                        : 22
#      MUXCY                       : 30
#      XORCY                       : 32
# FlipFlops/Latches                : 78
#      FD_1                        : 5
#      FDE                         : 64
#      FDE_1                       : 4
#      FDR_1                       : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 17
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  18224     0%  
 Number of Slice LUTs:                   85  out of   9112     0%  
    Number used as Logic:                85  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:       7  out of     85     8%  
   Number with an unused LUT:             0  out of     85     0%  
   Number of fully used LUT-FF pairs:    78  out of     85    91%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of    232    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 78    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.844ns (Maximum Frequency: 206.449MHz)
   Minimum input arrival time before clock: 4.226ns
   Maximum output required time after clock: 6.537ns
   Maximum combinational path delay: 5.379ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.844ns (frequency: 206.449MHz)
  Total number of paths / destination ports: 790 / 110
-------------------------------------------------------------------------
Delay:               2.422ns (Levels of Logic = 17)
  Source:            CU/SR_inc (FF)
  Destination:       SR/out_15 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: CU/SR_inc to SR/out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           18   0.447   1.050  CU/SR_inc (CU/SR_inc)
     LUT2:I1->O            1   0.205   0.000  SR_idc/Maddsub_o0_lut<0> (SR_idc/Maddsub_o0_lut<0>)
     MUXCY:S->O            1   0.172   0.000  SR_idc/Maddsub_o0_cy<0> (SR_idc/Maddsub_o0_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<1> (SR_idc/Maddsub_o0_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<2> (SR_idc/Maddsub_o0_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<3> (SR_idc/Maddsub_o0_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<4> (SR_idc/Maddsub_o0_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<5> (SR_idc/Maddsub_o0_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<6> (SR_idc/Maddsub_o0_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<7> (SR_idc/Maddsub_o0_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<8> (SR_idc/Maddsub_o0_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<9> (SR_idc/Maddsub_o0_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<10> (SR_idc/Maddsub_o0_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<11> (SR_idc/Maddsub_o0_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<12> (SR_idc/Maddsub_o0_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<13> (SR_idc/Maddsub_o0_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  SR_idc/Maddsub_o0_cy<14> (SR_idc/Maddsub_o0_cy<14>)
     XORCY:CI->O           2   0.180   0.000  SR_idc/Maddsub_o0_xor<15> (SR_id<15>)
     FDE:D                     0.102          SR/out_15
    ----------------------------------------
    Total                      2.422ns (1.372ns logic, 1.050ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 124 / 55
-------------------------------------------------------------------------
Offset:              4.226ns (Levels of Logic = 4)
  Source:            in_data<13> (PAD)
  Destination:       CU/SR_inc (FF)
  Destination Clock: clk falling

  Data Path: in_data<13> to CU/SR_inc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.021  in_data_13_IBUF (in_data_13_IBUF)
     LUT4:I0->O            2   0.203   0.617  CU/opcode[5]_GND_9_o_equal_20_o<5>11 (CU/opcode[5]_GND_9_o_equal_20_o<5>1)
     LUT6:I5->O            3   0.205   0.651  CU/state[7]_opcode[5]_select_34_OUT<2>21 (CU/state[7]_opcode[5]_select_34_OUT<2>2)
     LUT5:I4->O            1   0.205   0.000  CU/state[7]_opcode[5]_select_35_OUT<0>1 (CU/state[7]_opcode[5]_select_35_OUT<0>)
     FDE_1:D                   0.102          CU/data_sel_0
    ----------------------------------------
    Total                      4.226ns (1.937ns logic, 2.289ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 554 / 34
-------------------------------------------------------------------------
Offset:              6.537ns (Levels of Logic = 19)
  Source:            CU/SR_inc (FF)
  Destination:       addr<15> (PAD)
  Source Clock:      clk falling

  Data Path: CU/SR_inc to addr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           18   0.447   1.050  CU/SR_inc (CU/SR_inc)
     LUT2:I1->O            1   0.205   0.000  SR_idc/Maddsub_o0_lut<0> (SR_idc/Maddsub_o0_lut<0>)
     MUXCY:S->O            1   0.172   0.000  SR_idc/Maddsub_o0_cy<0> (SR_idc/Maddsub_o0_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<1> (SR_idc/Maddsub_o0_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<2> (SR_idc/Maddsub_o0_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<3> (SR_idc/Maddsub_o0_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<4> (SR_idc/Maddsub_o0_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<5> (SR_idc/Maddsub_o0_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<6> (SR_idc/Maddsub_o0_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<7> (SR_idc/Maddsub_o0_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<8> (SR_idc/Maddsub_o0_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<9> (SR_idc/Maddsub_o0_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<10> (SR_idc/Maddsub_o0_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<11> (SR_idc/Maddsub_o0_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<12> (SR_idc/Maddsub_o0_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  SR_idc/Maddsub_o0_cy<13> (SR_idc/Maddsub_o0_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  SR_idc/Maddsub_o0_cy<14> (SR_idc/Maddsub_o0_cy<14>)
     XORCY:CI->O           2   0.180   0.864  SR_idc/Maddsub_o0_xor<15> (SR_id<15>)
     LUT6:I2->O            1   0.203   0.579  addr_mux/Mmux_o071 (addr_15_OBUF)
     OBUF:I->O                 2.571          addr_15_OBUF (addr<15>)
    ----------------------------------------
    Total                      6.537ns (4.044ns logic, 2.493ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               5.379ns (Levels of Logic = 3)
  Source:            in_data<15> (PAD)
  Destination:       out_data<15> (PAD)

  Data Path: in_data<15> to out_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.803  in_data_15_IBUF (in_data_15_IBUF)
     LUT5:I4->O            1   0.205   0.579  data_mux/Mmux_o071 (out_data_15_OBUF)
     OBUF:I->O                 2.571          out_data_15_OBUF (out_data<15>)
    ----------------------------------------
    Total                      5.379ns (3.998ns logic, 1.381ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.091|    2.422|    2.954|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.59 secs
 
--> 

Total memory usage is 265364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    3 (   0 filtered)

